
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f08c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008f0  0800f330  0800f330  00010330  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fc20  0800fc20  00010c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fc28  0800fc28  00010c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800fc2c  0800fc2c  00010c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000224  24000000  0800fc30  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000724  24000224  0800fe54  00011224  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000948  0800fe54  00011948  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00011224  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e8e2  00000000  00000000  00011252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000037ae  00000000  00000000  0002fb34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000018f0  00000000  00000000  000332e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000013d9  00000000  00000000  00034bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003990a  00000000  00000000  00035fb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020d90  00000000  00000000  0006f8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00169658  00000000  00000000  0009064b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f9ca3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007e80  00000000  00000000  001f9ce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  00201b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000224 	.word	0x24000224
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f314 	.word	0x0800f314

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000228 	.word	0x24000228
 80002dc:	0800f314 	.word	0x0800f314

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:

/**
 * @brief Lê um canal específico do ADC (Mode 2 - Command Mode)
 */
static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f003 ff58 	bl	80045f4 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f002 fde6 	bl	8003324 <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f004 f859 	bl	8004824 <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f002 fd89 	bl	800330c <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

/**
 * @brief Configura o ADC para conversão sequencial de todos os canais
 */
static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f003 fede 	bl	80045f4 <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

// ============================================================================
// FUNÇÕES PÚBLICAS
// ============================================================================

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f00c f9da 	bl	800cc24 <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f00c f9d5 	bl	800cc24 <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f004 f8c5 	bl	8004a10 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f00c f861 	bl	800c958 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f00c f854 	bl	800c958 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f00c f84b 	bl	800c958 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f00c f9a3 	bl	800cc24 <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f00c f99e 	bl	800cc24 <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f004 f88e 	bl	8004a10 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f00c f82a 	bl	800c958 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f00c f81d 	bl	800c958 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f00c f814 	bl	800c958 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	24000240 	.word	0x24000240
 8000940:	24000248 	.word	0x24000248
 8000944:	24000258 	.word	0x24000258
 8000948:	0800f330 	.word	0x0800f330
 800094c:	0800f35c 	.word	0x0800f35c
 8000950:	0800f384 	.word	0x0800f384
 8000954:	24000284 	.word	0x24000284
 8000958:	2400028c 	.word	0x2400028c
 800095c:	2400029c 	.word	0x2400029c
 8000960:	0800f3b0 	.word	0x0800f3b0
 8000964:	0800f3dc 	.word	0x0800f3dc
 8000968:	0800f404 	.word	0x0800f404

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1); // Pequeno delay entre leituras
 80009a6:	2001      	movs	r0, #1
 80009a8:	f002 fcbc 	bl	8003324 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	24000240 	.word	0x24000240

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f002 fc8e 	bl	8003324 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	24000284 	.word	0x24000284

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	0800f430 	.word	0x0800f430

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	0800f430 	.word	0x0800f430

08000a84 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000a90:	2234      	movs	r2, #52	@ 0x34
 8000a92:	2100      	movs	r1, #0
 8000a94:	4815      	ldr	r0, [pc, #84]	@ (8000aec <VR_Init+0x68>)
 8000a96:	f00c f8c5 	bl	800cc24 <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000a9a:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <VR_Init+0x68>)
 8000a9c:	4a14      	ldr	r2, [pc, #80]	@ (8000af0 <VR_Init+0x6c>)
 8000a9e:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000aa0:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <VR_Init+0x68>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <VR_Init+0x68>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000aac:	4a0f      	ldr	r2, [pc, #60]	@ (8000aec <VR_Init+0x68>)
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000ab2:	4a0e      	ldr	r2, [pc, #56]	@ (8000aec <VR_Init+0x68>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000ab8:	2234      	movs	r2, #52	@ 0x34
 8000aba:	2100      	movs	r1, #0
 8000abc:	480d      	ldr	r0, [pc, #52]	@ (8000af4 <VR_Init+0x70>)
 8000abe:	f00c f8b1 	bl	800cc24 <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <VR_Init+0x70>)
 8000ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8000af0 <VR_Init+0x6c>)
 8000ac6:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <VR_Init+0x70>)
 8000aca:	2202      	movs	r2, #2
 8000acc:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000ace:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <VR_Init+0x70>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000ad4:	4a07      	ldr	r2, [pc, #28]	@ (8000af4 <VR_Init+0x70>)
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000ada:	4a06      	ldr	r2, [pc, #24]	@ (8000af4 <VR_Init+0x70>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	62d3      	str	r3, [r2, #44]	@ 0x2c

    return HAL_OK;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	240002c8 	.word	0x240002c8
 8000af0:	58020000 	.word	0x58020000
 8000af4:	240002fc 	.word	0x240002fc

08000af8 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000b02:	687a      	ldr	r2, [r7, #4]
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d303      	bcc.n	8000b12 <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	e002      	b.n	8000b18 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	1ad3      	subs	r3, r2, r3
    }
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000b24:	b5b0      	push	{r4, r5, r7, lr}
 8000b26:	b094      	sub	sp, #80	@ 0x50
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	64fb      	str	r3, [r7, #76]	@ 0x4c
	VR_Sensor_t temp;

	if(type == SENSOR_CKP){
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d114      	bne.n	8000b62 <VR_InputCaptureCallback+0x3e>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4855      	ldr	r0, [pc, #340]	@ (8000c90 <VR_InputCaptureCallback+0x16c>)
 8000b3c:	f007 fe9c 	bl	8008878 <HAL_TIM_ReadCapturedValue>
 8000b40:	64f8      	str	r0, [r7, #76]	@ 0x4c
		ckp_sensor.current_edge_time = current_time;
 8000b42:	4a54      	ldr	r2, [pc, #336]	@ (8000c94 <VR_InputCaptureCallback+0x170>)
 8000b44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b46:	6193      	str	r3, [r2, #24]
		temp = ckp_sensor;
 8000b48:	4b52      	ldr	r3, [pc, #328]	@ (8000c94 <VR_InputCaptureCallback+0x170>)
 8000b4a:	f107 040c 	add.w	r4, r7, #12
 8000b4e:	461d      	mov	r5, r3
 8000b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b5c:	682b      	ldr	r3, [r5, #0]
 8000b5e:	6023      	str	r3, [r4, #0]
 8000b60:	e013      	b.n	8000b8a <VR_InputCaptureCallback+0x66>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000b62:	2104      	movs	r1, #4
 8000b64:	484a      	ldr	r0, [pc, #296]	@ (8000c90 <VR_InputCaptureCallback+0x16c>)
 8000b66:	f007 fe87 	bl	8008878 <HAL_TIM_ReadCapturedValue>
 8000b6a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		cmp_sensor.current_edge_time = current_time;
 8000b6c:	4a4a      	ldr	r2, [pc, #296]	@ (8000c98 <VR_InputCaptureCallback+0x174>)
 8000b6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b70:	6193      	str	r3, [r2, #24]
		temp = cmp_sensor;
 8000b72:	4b49      	ldr	r3, [pc, #292]	@ (8000c98 <VR_InputCaptureCallback+0x174>)
 8000b74:	f107 040c 	add.w	r4, r7, #12
 8000b78:	461d      	mov	r5, r3
 8000b7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b86:	682b      	ldr	r3, [r5, #0]
 8000b88:	6023      	str	r3, [r4, #0]
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000b8a:	6a3b      	ldr	r3, [r7, #32]
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000b90:	f7ff ffb2 	bl	8000af8 <VR_CalculateDeltaT>
 8000b94:	64b8      	str	r0, [r7, #72]	@ 0x48

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000b96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b98:	2b3b      	cmp	r3, #59	@ 0x3b
 8000b9a:	d974      	bls.n	8000c86 <VR_InputCaptureCallback+0x162>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000b9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b9e:	ee07 3a90 	vmov	s15, r3
 8000ba2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000baa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bae:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8000c9c <VR_InputCaptureCallback+0x178>
 8000bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bba:	ee17 3a90 	vmov	r3, s15
 8000bbe:	647b      	str	r3, [r7, #68]	@ 0x44
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000bc2:	ee07 3a90 	vmov	s15, r3
 8000bc6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bca:	69bb      	ldr	r3, [r7, #24]
 8000bcc:	ee07 3a90 	vmov	s15, r3
 8000bd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000bd4:	ed9f 6a32 	vldr	s12, [pc, #200]	@ 8000ca0 <VR_InputCaptureCallback+0x17c>
 8000bd8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000be0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000be4:	ee17 3a90 	vmov	r3, s15
 8000be8:	647b      	str	r3, [r7, #68]	@ 0x44

    float ratio = delta/temp.period;
 8000bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bf2:	ee07 3a90 	vmov	s15, r3
 8000bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bfa:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    if(ratio >= 2.5f){
 8000bfe:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000c02:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0e:	db07      	blt.n	8000c20 <VR_InputCaptureCallback+0xfc>
    	temp.isSync = true;
 8000c10:	2301      	movs	r3, #1
 8000c12:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    	temp.pulse_count = 0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
    	temp.revolution_count += 1;
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	61fb      	str	r3, [r7, #28]
    }

	if(type == SENSOR_CKP){
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d117      	bne.n	8000c56 <VR_InputCaptureCallback+0x132>
		ckp_sensor = temp;
 8000c26:	4b1b      	ldr	r3, [pc, #108]	@ (8000c94 <VR_InputCaptureCallback+0x170>)
 8000c28:	461d      	mov	r5, r3
 8000c2a:	f107 040c 	add.w	r4, r7, #12
 8000c2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c3a:	6823      	ldr	r3, [r4, #0]
 8000c3c:	602b      	str	r3, [r5, #0]

		ckp_sensor.pulse_count+=1;
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <VR_InputCaptureCallback+0x170>)
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	3301      	adds	r3, #1
 8000c44:	4a13      	ldr	r2, [pc, #76]	@ (8000c94 <VR_InputCaptureCallback+0x170>)
 8000c46:	6093      	str	r3, [r2, #8]
		ckp_sensor.last_edge_time = current_time;
 8000c48:	4a12      	ldr	r2, [pc, #72]	@ (8000c94 <VR_InputCaptureCallback+0x170>)
 8000c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c4c:	6153      	str	r3, [r2, #20]
		ckp_sensor.period = delta;
 8000c4e:	4a11      	ldr	r2, [pc, #68]	@ (8000c94 <VR_InputCaptureCallback+0x170>)
 8000c50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c52:	6213      	str	r3, [r2, #32]
 8000c54:	e018      	b.n	8000c88 <VR_InputCaptureCallback+0x164>
	}else{
		cmp_sensor = temp;
 8000c56:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <VR_InputCaptureCallback+0x174>)
 8000c58:	461d      	mov	r5, r3
 8000c5a:	f107 040c 	add.w	r4, r7, #12
 8000c5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c6a:	6823      	ldr	r3, [r4, #0]
 8000c6c:	602b      	str	r3, [r5, #0]

		cmp_sensor.pulse_count+=1;
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <VR_InputCaptureCallback+0x174>)
 8000c70:	689b      	ldr	r3, [r3, #8]
 8000c72:	3301      	adds	r3, #1
 8000c74:	4a08      	ldr	r2, [pc, #32]	@ (8000c98 <VR_InputCaptureCallback+0x174>)
 8000c76:	6093      	str	r3, [r2, #8]
		cmp_sensor.last_edge_time = current_time;
 8000c78:	4a07      	ldr	r2, [pc, #28]	@ (8000c98 <VR_InputCaptureCallback+0x174>)
 8000c7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000c7c:	6153      	str	r3, [r2, #20]
		cmp_sensor.period = delta;
 8000c7e:	4a06      	ldr	r2, [pc, #24]	@ (8000c98 <VR_InputCaptureCallback+0x174>)
 8000c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c82:	6213      	str	r3, [r2, #32]
 8000c84:	e000      	b.n	8000c88 <VR_InputCaptureCallback+0x164>
        return;
 8000c86:	bf00      	nop
	}
}
 8000c88:	3750      	adds	r7, #80	@ 0x50
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	24000678 	.word	0x24000678
 8000c94:	240002c8 	.word	0x240002c8
 8000c98:	240002fc 	.word	0x240002fc
 8000c9c:	49742400 	.word	0x49742400
 8000ca0:	42700000 	.word	0x42700000

08000ca4 <VR_GenerateJSON>:
}

/**
 * @brief Gera JSON com dados dos sensores VR
 */
int VR_GenerateJSON(char *buffer, size_t buffer_size) {
 8000ca4:	b5b0      	push	{r4, r5, r7, lr}
 8000ca6:	b094      	sub	sp, #80	@ 0x50
 8000ca8:	af10      	add	r7, sp, #64	@ 0x40
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	6039      	str	r1, [r7, #0]
    if (buffer == NULL || buffer_size == 0) {
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d002      	beq.n	8000cba <VR_GenerateJSON+0x16>
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d102      	bne.n	8000cc0 <VR_GenerateJSON+0x1c>
        return -1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	e03b      	b.n	8000d38 <VR_GenerateJSON+0x94>
    int offset = snprintf(buffer, buffer_size,
        "VRSENSORS:{\"ckp\":{\"rpm\":%.2f,\"freq_hz\":%.2f,\"pulses\":%lu,"
        "\"revolutions\":%lu,\"period_ms\":%lu,\"valid\":%s},"
        "\"cmp\":{\"rpm\":%.2f,\"freq_hz\":%.2f,\"pulses\":%lu,"
        "\"revolutions\":%lu,\"period_ms\":%lu,\"valid\":%s}}\r\n",
        ckp_sensor.rpm,
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d40 <VR_GenerateJSON+0x9c>)
 8000cc2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
    int offset = snprintf(buffer, buffer_size,
 8000cc6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
        ckp_sensor.frequency_hz,
 8000cca:	4b1d      	ldr	r3, [pc, #116]	@ (8000d40 <VR_GenerateJSON+0x9c>)
 8000ccc:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
    int offset = snprintf(buffer, buffer_size,
 8000cd0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d40 <VR_GenerateJSON+0x9c>)
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	4a19      	ldr	r2, [pc, #100]	@ (8000d40 <VR_GenerateJSON+0x9c>)
 8000cda:	6912      	ldr	r2, [r2, #16]
 8000cdc:	4918      	ldr	r1, [pc, #96]	@ (8000d40 <VR_GenerateJSON+0x9c>)
 8000cde:	6a09      	ldr	r1, [r1, #32]
        ckp_sensor.pulse_count,
        ckp_sensor.revolution_count,
        ckp_sensor.period,

        cmp_sensor.rpm,
 8000ce0:	4818      	ldr	r0, [pc, #96]	@ (8000d44 <VR_GenerateJSON+0xa0>)
 8000ce2:	edd0 5a09 	vldr	s11, [r0, #36]	@ 0x24
    int offset = snprintf(buffer, buffer_size,
 8000ce6:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
        cmp_sensor.frequency_hz,
 8000cea:	4816      	ldr	r0, [pc, #88]	@ (8000d44 <VR_GenerateJSON+0xa0>)
 8000cec:	edd0 4a0a 	vldr	s9, [r0, #40]	@ 0x28
    int offset = snprintf(buffer, buffer_size,
 8000cf0:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8000cf4:	4813      	ldr	r0, [pc, #76]	@ (8000d44 <VR_GenerateJSON+0xa0>)
 8000cf6:	6880      	ldr	r0, [r0, #8]
 8000cf8:	4c12      	ldr	r4, [pc, #72]	@ (8000d44 <VR_GenerateJSON+0xa0>)
 8000cfa:	6924      	ldr	r4, [r4, #16]
 8000cfc:	4d11      	ldr	r5, [pc, #68]	@ (8000d44 <VR_GenerateJSON+0xa0>)
 8000cfe:	6a2d      	ldr	r5, [r5, #32]
 8000d00:	950e      	str	r5, [sp, #56]	@ 0x38
 8000d02:	940d      	str	r4, [sp, #52]	@ 0x34
 8000d04:	900c      	str	r0, [sp, #48]	@ 0x30
 8000d06:	ed8d 4b0a 	vstr	d4, [sp, #40]	@ 0x28
 8000d0a:	ed8d 5b08 	vstr	d5, [sp, #32]
 8000d0e:	9106      	str	r1, [sp, #24]
 8000d10:	9205      	str	r2, [sp, #20]
 8000d12:	9304      	str	r3, [sp, #16]
 8000d14:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000d18:	ed8d 7b00 	vstr	d7, [sp]
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <VR_GenerateJSON+0xa4>)
 8000d1e:	6839      	ldr	r1, [r7, #0]
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f00b fe21 	bl	800c968 <sniprintf>
 8000d26:	60f8      	str	r0, [r7, #12]
        cmp_sensor.pulse_count,
        cmp_sensor.revolution_count,
        cmp_sensor.period
    );

    return (offset < buffer_size) ? offset : -1;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d901      	bls.n	8000d34 <VR_GenerateJSON+0x90>
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	e001      	b.n	8000d38 <VR_GenerateJSON+0x94>
 8000d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bdb0      	pop	{r4, r5, r7, pc}
 8000d40:	240002c8 	.word	0x240002c8
 8000d44:	240002fc 	.word	0x240002fc
 8000d48:	0800f558 	.word	0x0800f558

08000d4c <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d101      	bne.n	8000d68 <cJSON_strdup+0x1c>
    {
        return NULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	e015      	b.n	8000d94 <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f7ff fb09 	bl	8000380 <strlen>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	3301      	adds	r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	68f8      	ldr	r0, [r7, #12]
 8000d7a:	4798      	blx	r3
 8000d7c:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d101      	bne.n	8000d88 <cJSON_strdup+0x3c>
    {
        return NULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	e005      	b.n	8000d94 <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8000d88:	68fa      	ldr	r2, [r7, #12]
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	68b8      	ldr	r0, [r7, #8]
 8000d8e:	f00b ffee 	bl	800cd6e <memcpy>

    return copy;
 8000d92:	68bb      	ldr	r3, [r7, #8]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3710      	adds	r7, #16
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2028      	movs	r0, #40	@ 0x28
 8000daa:	4798      	blx	r3
 8000dac:	60f8      	str	r0, [r7, #12]
    if (node)
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d004      	beq.n	8000dbe <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000db4:	2228      	movs	r2, #40	@ 0x28
 8000db6:	2100      	movs	r1, #0
 8000db8:	68f8      	ldr	r0, [r7, #12]
 8000dba:	f00b ff33 	bl	800cc24 <memset>
    }

    return node;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000dd4:	e03d      	b.n	8000e52 <cJSON_Delete+0x8a>
    {
        next = item->next;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d108      	bne.n	8000dfa <cJSON_Delete+0x32>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d004      	beq.n	8000dfa <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff ffe7 	bl	8000dc8 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d10c      	bne.n	8000e20 <cJSON_Delete+0x58>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	691b      	ldr	r3, [r3, #16]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d008      	beq.n	8000e20 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <cJSON_Delete+0x9c>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	6912      	ldr	r2, [r2, #16]
 8000e16:	4610      	mov	r0, r2
 8000e18:	4798      	blx	r3
            item->valuestring = NULL;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d10c      	bne.n	8000e46 <cJSON_Delete+0x7e>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a1b      	ldr	r3, [r3, #32]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d008      	beq.n	8000e46 <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8000e34:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <cJSON_Delete+0x9c>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	6a12      	ldr	r2, [r2, #32]
 8000e3c:	4610      	mov	r0, r2
 8000e3e:	4798      	blx	r3
            item->string = NULL;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2200      	movs	r2, #0
 8000e44:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8000e46:	4b07      	ldr	r3, [pc, #28]	@ (8000e64 <cJSON_Delete+0x9c>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	4798      	blx	r3
        item = next;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d1be      	bne.n	8000dd6 <cJSON_Delete+0xe>
    }
}
 8000e58:	bf00      	nop
 8000e5a:	bf00      	nop
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	24000040 	.word	0x24000040

08000e68 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000e6c:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d003      	beq.n	8000e98 <ensure+0x20>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d101      	bne.n	8000e9c <ensure+0x24>
    {
        return NULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	e083      	b.n	8000fa4 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d007      	beq.n	8000eb4 <ensure+0x3c>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	689a      	ldr	r2, [r3, #8]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	429a      	cmp	r2, r3
 8000eae:	d301      	bcc.n	8000eb4 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	e077      	b.n	8000fa4 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	da01      	bge.n	8000ebe <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	e072      	b.n	8000fa4 <ensure+0x12c>
    }

    needed += p->offset + 1;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	683a      	ldr	r2, [r7, #0]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d805      	bhi.n	8000ee0 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	4413      	add	r3, r2
 8000ede:	e061      	b.n	8000fa4 <ensure+0x12c>
    }

    if (p->noalloc) {
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	691b      	ldr	r3, [r3, #16]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <ensure+0x74>
        return NULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	e05b      	b.n	8000fa4 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ef2:	d308      	bcc.n	8000f06 <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	db03      	blt.n	8000f02 <ensure+0x8a>
        {
            newsize = INT_MAX;
 8000efa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	e004      	b.n	8000f0c <ensure+0x94>
        }
        else
        {
            return NULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	e04e      	b.n	8000fa4 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a1b      	ldr	r3, [r3, #32]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d018      	beq.n	8000f46 <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6a1b      	ldr	r3, [r3, #32]
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	6812      	ldr	r2, [r2, #0]
 8000f1c:	68b9      	ldr	r1, [r7, #8]
 8000f1e:	4610      	mov	r0, r2
 8000f20:	4798      	blx	r3
 8000f22:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d132      	bne.n	8000f90 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	6812      	ldr	r2, [r2, #0]
 8000f32:	4610      	mov	r0, r2
 8000f34:	4798      	blx	r3
            p->length = 0;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]

            return NULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e02e      	b.n	8000fa4 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	699b      	ldr	r3, [r3, #24]
 8000f4a:	68b8      	ldr	r0, [r7, #8]
 8000f4c:	4798      	blx	r3
 8000f4e:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d10d      	bne.n	8000f72 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	69db      	ldr	r3, [r3, #28]
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	6812      	ldr	r2, [r2, #0]
 8000f5e:	4610      	mov	r0, r2
 8000f60:	4798      	blx	r3
            p->length = 0;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]

            return NULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	e018      	b.n	8000fa4 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6819      	ldr	r1, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	68f8      	ldr	r0, [r7, #12]
 8000f80:	f00b fef5 	bl	800cd6e <memcpy>
        p->hooks.deallocate(p->buffer);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	69db      	ldr	r3, [r3, #28]
 8000f88:	687a      	ldr	r2, [r7, #4]
 8000f8a:	6812      	ldr	r2, [r2, #0]
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	4798      	blx	r3
    }
    p->length = newsize;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	68fa      	ldr	r2, [r7, #12]
 8000f9a:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	68fa      	ldr	r2, [r7, #12]
 8000fa2:	4413      	add	r3, r2
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8000fac:	b590      	push	{r4, r7, lr}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d013      	beq.n	8000fe6 <update_offset+0x3a>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00f      	beq.n	8000fe6 <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	4413      	add	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	689c      	ldr	r4, [r3, #8]
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f7ff f9d2 	bl	8000380 <strlen>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	18e2      	adds	r2, r4, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	e000      	b.n	8000fe8 <update_offset+0x3c>
        return;
 8000fe6:	bf00      	nop
}
 8000fe8:	3714      	adds	r7, #20
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd90      	pop	{r4, r7, pc}
	...

08000ff0 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b087      	sub	sp, #28
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	ed87 0b02 	vstr	d0, [r7, #8]
 8000ffa:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8000ffe:	ed97 7b02 	vldr	d7, [r7, #8]
 8001002:	eeb0 6bc7 	vabs.f64	d6, d7
 8001006:	ed97 7b00 	vldr	d7, [r7]
 800100a:	eeb0 7bc7 	vabs.f64	d7, d7
 800100e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001016:	dd04      	ble.n	8001022 <compare_double+0x32>
 8001018:	ed97 7b02 	vldr	d7, [r7, #8]
 800101c:	eeb0 7bc7 	vabs.f64	d7, d7
 8001020:	e003      	b.n	800102a <compare_double+0x3a>
 8001022:	ed97 7b00 	vldr	d7, [r7]
 8001026:	eeb0 7bc7 	vabs.f64	d7, d7
 800102a:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 800102e:	ed97 6b02 	vldr	d6, [r7, #8]
 8001032:	ed97 7b00 	vldr	d7, [r7]
 8001036:	ee36 7b47 	vsub.f64	d7, d6, d7
 800103a:	eeb0 6bc7 	vabs.f64	d6, d7
 800103e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001042:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8001068 <compare_double+0x78>
 8001046:	ee27 7b05 	vmul.f64	d7, d7, d5
 800104a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800104e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001052:	bf94      	ite	ls
 8001054:	2301      	movls	r3, #1
 8001056:	2300      	movhi	r3, #0
 8001058:	b2db      	uxtb	r3, r3
}
 800105a:	4618      	mov	r0, r3
 800105c:	371c      	adds	r7, #28
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	00000000 	.word	0x00000000
 800106c:	3cb00000 	.word	0x3cb00000

08001070 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b092      	sub	sp, #72	@ 0x48
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800107a:	2300      	movs	r3, #0
 800107c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001084:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
 80010a0:	615a      	str	r2, [r3, #20]
 80010a2:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 80010a4:	f7ff fee0 	bl	8000e68 <get_decimal_point>
 80010a8:	4603      	mov	r3, r0
 80010aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 80010ae:	f04f 0200 	mov.w	r2, #0
 80010b2:	f04f 0300 	mov.w	r3, #0
 80010b6:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <print_number+0x54>
    {
        return false;
 80010c0:	2300      	movs	r3, #0
 80010c2:	e0a2      	b.n	800120a <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 80010c4:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80010c8:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80010cc:	eeb4 6b47 	vcmp.f64	d6, d7
 80010d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d4:	d612      	bvs.n	80010fc <print_number+0x8c>
 80010d6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80010da:	eeb0 7bc7 	vabs.f64	d7, d7
 80010de:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 8001218 <print_number+0x1a8>
 80010e2:	eeb4 7b46 	vcmp.f64	d7, d6
 80010e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ea:	bfd4      	ite	le
 80010ec:	2301      	movle	r3, #1
 80010ee:	2300      	movgt	r3, #0
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	f083 0301 	eor.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d007      	beq.n	800110c <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4947      	ldr	r1, [pc, #284]	@ (8001220 <print_number+0x1b0>)
 8001102:	4618      	mov	r0, r3
 8001104:	f00b fc66 	bl	800c9d4 <siprintf>
 8001108:	6478      	str	r0, [r7, #68]	@ 0x44
 800110a:	e03c      	b.n	8001186 <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001118:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 800111c:	eeb4 6b47 	vcmp.f64	d6, d7
 8001120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001124:	d109      	bne.n	800113a <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	695a      	ldr	r2, [r3, #20]
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	493d      	ldr	r1, [pc, #244]	@ (8001224 <print_number+0x1b4>)
 8001130:	4618      	mov	r0, r3
 8001132:	f00b fc4f 	bl	800c9d4 <siprintf>
 8001136:	6478      	str	r0, [r7, #68]	@ 0x44
 8001138:	e025      	b.n	8001186 <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 800113a:	f107 0014 	add.w	r0, r7, #20
 800113e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001142:	4939      	ldr	r1, [pc, #228]	@ (8001228 <print_number+0x1b8>)
 8001144:	f00b fc46 	bl	800c9d4 <siprintf>
 8001148:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 800114a:	f107 0208 	add.w	r2, r7, #8
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	4936      	ldr	r1, [pc, #216]	@ (800122c <print_number+0x1bc>)
 8001154:	4618      	mov	r0, r3
 8001156:	f00b fc5f 	bl	800ca18 <siscanf>
 800115a:	4603      	mov	r3, r0
 800115c:	2b01      	cmp	r3, #1
 800115e:	d10a      	bne.n	8001176 <print_number+0x106>
 8001160:	ed97 7b02 	vldr	d7, [r7, #8]
 8001164:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001168:	eeb0 0b47 	vmov.f64	d0, d7
 800116c:	f7ff ff40 	bl	8000ff0 <compare_double>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d107      	bne.n	8001186 <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 8001176:	f107 0014 	add.w	r0, r7, #20
 800117a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800117e:	492c      	ldr	r1, [pc, #176]	@ (8001230 <print_number+0x1c0>)
 8001180:	f00b fc28 	bl	800c9d4 <siprintf>
 8001184:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 8001186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001188:	2b00      	cmp	r3, #0
 800118a:	db02      	blt.n	8001192 <print_number+0x122>
 800118c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800118e:	2b19      	cmp	r3, #25
 8001190:	dd01      	ble.n	8001196 <print_number+0x126>
    {
        return false;
 8001192:	2300      	movs	r3, #0
 8001194:	e039      	b.n	800120a <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8001196:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001198:	3301      	adds	r3, #1
 800119a:	4619      	mov	r1, r3
 800119c:	6838      	ldr	r0, [r7, #0]
 800119e:	f7ff fe6b 	bl	8000e78 <ensure>
 80011a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 80011a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <print_number+0x13e>
    {
        return false;
 80011aa:	2300      	movs	r3, #0
 80011ac:	e02d      	b.n	800120a <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 80011ae:	2300      	movs	r3, #0
 80011b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80011b2:	e01a      	b.n	80011ea <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 80011b4:	f107 0214 	add.w	r2, r7, #20
 80011b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011ba:	4413      	add	r3, r2
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d105      	bne.n	80011d2 <print_number+0x162>
        {
            output_pointer[i] = '.';
 80011c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80011c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011ca:	4413      	add	r3, r2
 80011cc:	222e      	movs	r2, #46	@ 0x2e
 80011ce:	701a      	strb	r2, [r3, #0]
            continue;
 80011d0:	e008      	b.n	80011e4 <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 80011d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80011d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011d6:	4413      	add	r3, r2
 80011d8:	f107 0114 	add.w	r1, r7, #20
 80011dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80011de:	440a      	add	r2, r1
 80011e0:	7812      	ldrb	r2, [r2, #0]
 80011e2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 80011e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011e6:	3301      	adds	r3, #1
 80011e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80011ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d3e0      	bcc.n	80011b4 <print_number+0x144>
    }
    output_pointer[i] = '\0';
 80011f2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80011f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011f6:	4413      	add	r3, r2
 80011f8:	2200      	movs	r2, #0
 80011fa:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	689a      	ldr	r2, [r3, #8]
 8001200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001202:	441a      	add	r2, r3
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	609a      	str	r2, [r3, #8]

    return true;
 8001208:	2301      	movs	r3, #1
}
 800120a:	4618      	mov	r0, r3
 800120c:	3748      	adds	r7, #72	@ 0x48
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	f3af 8000 	nop.w
 8001218:	ffffffff 	.word	0xffffffff
 800121c:	7fefffff 	.word	0x7fefffff
 8001220:	0800f62c 	.word	0x0800f62c
 8001224:	0800f634 	.word	0x0800f634
 8001228:	0800f638 	.word	0x0800f638
 800122c:	0800f640 	.word	0x0800f640
 8001230:	0800f644 	.word	0x0800f644

08001234 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 800123e:	2300      	movs	r3, #0
 8001240:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001242:	2300      	movs	r3, #0
 8001244:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <print_string_ptr+0x28>
    {
        return false;
 8001258:	2300      	movs	r3, #0
 800125a:	e110      	b.n	800147e <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d111      	bne.n	8001286 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001262:	2103      	movs	r1, #3
 8001264:	6838      	ldr	r0, [r7, #0]
 8001266:	f7ff fe07 	bl	8000e78 <ensure>
 800126a:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d101      	bne.n	8001276 <print_string_ptr+0x42>
        {
            return false;
 8001272:	2300      	movs	r3, #0
 8001274:	e103      	b.n	800147e <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	4a83      	ldr	r2, [pc, #524]	@ (8001488 <print_string_ptr+0x254>)
 800127a:	8811      	ldrh	r1, [r2, #0]
 800127c:	7892      	ldrb	r2, [r2, #2]
 800127e:	8019      	strh	r1, [r3, #0]
 8001280:	709a      	strb	r2, [r3, #2]

        return true;
 8001282:	2301      	movs	r3, #1
 8001284:	e0fb      	b.n	800147e <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	e024      	b.n	80012d6 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b22      	cmp	r3, #34	@ 0x22
 8001292:	dc0f      	bgt.n	80012b4 <print_string_ptr+0x80>
 8001294:	2b08      	cmp	r3, #8
 8001296:	db13      	blt.n	80012c0 <print_string_ptr+0x8c>
 8001298:	3b08      	subs	r3, #8
 800129a:	4a7c      	ldr	r2, [pc, #496]	@ (800148c <print_string_ptr+0x258>)
 800129c:	fa22 f303 	lsr.w	r3, r2, r3
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	bf14      	ite	ne
 80012a8:	2301      	movne	r3, #1
 80012aa:	2300      	moveq	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d102      	bne.n	80012b8 <print_string_ptr+0x84>
 80012b2:	e005      	b.n	80012c0 <print_string_ptr+0x8c>
 80012b4:	2b5c      	cmp	r3, #92	@ 0x5c
 80012b6:	d103      	bne.n	80012c0 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	3301      	adds	r3, #1
 80012bc:	617b      	str	r3, [r7, #20]
                break;
 80012be:	e007      	b.n	80012d0 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b1f      	cmp	r3, #31
 80012c6:	d802      	bhi.n	80012ce <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	3305      	adds	r3, #5
 80012cc:	617b      	str	r3, [r7, #20]
                }
                break;
 80012ce:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	3301      	adds	r3, #1
 80012d4:	61fb      	str	r3, [r7, #28]
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1d6      	bne.n	800128c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 80012de:	69fa      	ldr	r2, [r7, #28]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	4413      	add	r3, r2
 80012ea:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3303      	adds	r3, #3
 80012f0:	4619      	mov	r1, r3
 80012f2:	6838      	ldr	r0, [r7, #0]
 80012f4:	f7ff fdc0 	bl	8000e78 <ensure>
 80012f8:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <print_string_ptr+0xd0>
    {
        return false;
 8001300:	2300      	movs	r3, #0
 8001302:	e0bc      	b.n	800147e <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d117      	bne.n	800133a <print_string_ptr+0x106>
    {
        output[0] = '\"';
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	2222      	movs	r2, #34	@ 0x22
 800130e:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	3301      	adds	r3, #1
 8001314:	68fa      	ldr	r2, [r7, #12]
 8001316:	6879      	ldr	r1, [r7, #4]
 8001318:	4618      	mov	r0, r3
 800131a:	f00b fd28 	bl	800cd6e <memcpy>
        output[output_length + 1] = '\"';
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	3301      	adds	r3, #1
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4413      	add	r3, r2
 8001326:	2222      	movs	r2, #34	@ 0x22
 8001328:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	3302      	adds	r3, #2
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4413      	add	r3, r2
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]

        return true;
 8001336:	2301      	movs	r3, #1
 8001338:	e0a1      	b.n	800147e <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	2222      	movs	r2, #34	@ 0x22
 800133e:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	3301      	adds	r3, #1
 8001344:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	61fb      	str	r3, [r7, #28]
 800134a:	e086      	b.n	800145a <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b1f      	cmp	r3, #31
 8001352:	d90c      	bls.n	800136e <print_string_ptr+0x13a>
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b22      	cmp	r3, #34	@ 0x22
 800135a:	d008      	beq.n	800136e <print_string_ptr+0x13a>
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b5c      	cmp	r3, #92	@ 0x5c
 8001362:	d004      	beq.n	800136e <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	781a      	ldrb	r2, [r3, #0]
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	701a      	strb	r2, [r3, #0]
 800136c:	e06f      	b.n	800144e <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	1c5a      	adds	r2, r3, #1
 8001372:	61ba      	str	r2, [r7, #24]
 8001374:	225c      	movs	r2, #92	@ 0x5c
 8001376:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b22      	cmp	r3, #34	@ 0x22
 800137e:	dc3d      	bgt.n	80013fc <print_string_ptr+0x1c8>
 8001380:	2b08      	cmp	r3, #8
 8001382:	db59      	blt.n	8001438 <print_string_ptr+0x204>
 8001384:	3b08      	subs	r3, #8
 8001386:	2b1a      	cmp	r3, #26
 8001388:	d856      	bhi.n	8001438 <print_string_ptr+0x204>
 800138a:	a201      	add	r2, pc, #4	@ (adr r2, 8001390 <print_string_ptr+0x15c>)
 800138c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001390:	08001411 	.word	0x08001411
 8001394:	08001431 	.word	0x08001431
 8001398:	08001421 	.word	0x08001421
 800139c:	08001439 	.word	0x08001439
 80013a0:	08001419 	.word	0x08001419
 80013a4:	08001429 	.word	0x08001429
 80013a8:	08001439 	.word	0x08001439
 80013ac:	08001439 	.word	0x08001439
 80013b0:	08001439 	.word	0x08001439
 80013b4:	08001439 	.word	0x08001439
 80013b8:	08001439 	.word	0x08001439
 80013bc:	08001439 	.word	0x08001439
 80013c0:	08001439 	.word	0x08001439
 80013c4:	08001439 	.word	0x08001439
 80013c8:	08001439 	.word	0x08001439
 80013cc:	08001439 	.word	0x08001439
 80013d0:	08001439 	.word	0x08001439
 80013d4:	08001439 	.word	0x08001439
 80013d8:	08001439 	.word	0x08001439
 80013dc:	08001439 	.word	0x08001439
 80013e0:	08001439 	.word	0x08001439
 80013e4:	08001439 	.word	0x08001439
 80013e8:	08001439 	.word	0x08001439
 80013ec:	08001439 	.word	0x08001439
 80013f0:	08001439 	.word	0x08001439
 80013f4:	08001439 	.word	0x08001439
 80013f8:	08001409 	.word	0x08001409
 80013fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80013fe:	d11b      	bne.n	8001438 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	225c      	movs	r2, #92	@ 0x5c
 8001404:	701a      	strb	r2, [r3, #0]
                    break;
 8001406:	e022      	b.n	800144e <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	2222      	movs	r2, #34	@ 0x22
 800140c:	701a      	strb	r2, [r3, #0]
                    break;
 800140e:	e01e      	b.n	800144e <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	2262      	movs	r2, #98	@ 0x62
 8001414:	701a      	strb	r2, [r3, #0]
                    break;
 8001416:	e01a      	b.n	800144e <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	2266      	movs	r2, #102	@ 0x66
 800141c:	701a      	strb	r2, [r3, #0]
                    break;
 800141e:	e016      	b.n	800144e <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001420:	69bb      	ldr	r3, [r7, #24]
 8001422:	226e      	movs	r2, #110	@ 0x6e
 8001424:	701a      	strb	r2, [r3, #0]
                    break;
 8001426:	e012      	b.n	800144e <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	2272      	movs	r2, #114	@ 0x72
 800142c:	701a      	strb	r2, [r3, #0]
                    break;
 800142e:	e00e      	b.n	800144e <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	2274      	movs	r2, #116	@ 0x74
 8001434:	701a      	strb	r2, [r3, #0]
                    break;
 8001436:	e00a      	b.n	800144e <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	4914      	ldr	r1, [pc, #80]	@ (8001490 <print_string_ptr+0x25c>)
 8001440:	69b8      	ldr	r0, [r7, #24]
 8001442:	f00b fac7 	bl	800c9d4 <siprintf>
                    output_pointer += 4;
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	3304      	adds	r3, #4
 800144a:	61bb      	str	r3, [r7, #24]
                    break;
 800144c:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	3301      	adds	r3, #1
 8001452:	61fb      	str	r3, [r7, #28]
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	3301      	adds	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b00      	cmp	r3, #0
 8001460:	f47f af74 	bne.w	800134c <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	3301      	adds	r3, #1
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4413      	add	r3, r2
 800146c:	2222      	movs	r2, #34	@ 0x22
 800146e:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3302      	adds	r3, #2
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4413      	add	r3, r2
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]

    return true;
 800147c:	2301      	movs	r3, #1
}
 800147e:	4618      	mov	r0, r3
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	0800f64c 	.word	0x0800f64c
 800148c:	04000037 	.word	0x04000037
 8001490:	0800f650 	.word	0x0800f650

08001494 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	6839      	ldr	r1, [r7, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fec5 	bl	8001234 <print_string_ptr>
 80014aa:	4603      	mov	r3, r0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08e      	sub	sp, #56	@ 0x38
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 80014c4:	f107 0310 	add.w	r3, r7, #16
 80014c8:	2224      	movs	r2, #36	@ 0x24
 80014ca:	2100      	movs	r1, #0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f00b fba9 	bl	800cc24 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a3b      	ldr	r2, [pc, #236]	@ (80015c4 <print+0x110>)
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	4610      	mov	r0, r2
 80014dc:	4798      	blx	r3
 80014de:	4603      	mov	r3, r0
 80014e0:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 80014e2:	4b38      	ldr	r3, [pc, #224]	@ (80015c4 <print+0x110>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80014f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d042      	beq.n	8001584 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 80014fe:	f107 0310 	add.w	r3, r7, #16
 8001502:	4619      	mov	r1, r3
 8001504:	68f8      	ldr	r0, [r7, #12]
 8001506:	f000 f86f 	bl	80015e8 <print_value>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d03b      	beq.n	8001588 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8001510:	f107 0310 	add.w	r3, r7, #16
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fd49 	bl	8000fac <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00d      	beq.n	800153e <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	6938      	ldr	r0, [r7, #16]
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	3201      	adds	r2, #1
 800152c:	4611      	mov	r1, r2
 800152e:	4798      	blx	r3
 8001530:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 8001532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001534:	2b00      	cmp	r3, #0
 8001536:	d029      	beq.n	800158c <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	e020      	b.n	8001580 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	3201      	adds	r2, #1
 8001546:	4610      	mov	r0, r2
 8001548:	4798      	blx	r3
 800154a:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 800154c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800154e:	2b00      	cmp	r3, #0
 8001550:	d01e      	beq.n	8001590 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8001552:	6939      	ldr	r1, [r7, #16]
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	1c5a      	adds	r2, r3, #1
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	4293      	cmp	r3, r2
 800155c:	bf28      	it	cs
 800155e:	4613      	movcs	r3, r2
 8001560:	461a      	mov	r2, r3
 8001562:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001564:	f00b fc03 	bl	800cd6e <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800156c:	4413      	add	r3, r2
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	4610      	mov	r0, r2
 800157a:	4798      	blx	r3
        buffer->buffer = NULL;
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001582:	e01a      	b.n	80015ba <print+0x106>
        goto fail;
 8001584:	bf00      	nop
 8001586:	e004      	b.n	8001592 <print+0xde>
        goto fail;
 8001588:	bf00      	nop
 800158a:	e002      	b.n	8001592 <print+0xde>
            goto fail;
 800158c:	bf00      	nop
 800158e:	e000      	b.n	8001592 <print+0xde>
            goto fail;
 8001590:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d006      	beq.n	80015a6 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	4610      	mov	r0, r2
 80015a0:	4798      	blx	r3
        buffer->buffer = NULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 80015a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d005      	beq.n	80015b8 <print+0x104>
    {
        hooks->deallocate(printed);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80015b2:	4798      	blx	r3
        printed = NULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3738      	adds	r7, #56	@ 0x38
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	0800f858 	.word	0x0800f858

080015c8 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 80015d0:	4a04      	ldr	r2, [pc, #16]	@ (80015e4 <cJSON_PrintUnformatted+0x1c>)
 80015d2:	2100      	movs	r1, #0
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff ff6d 	bl	80014b4 <print>
 80015da:	4603      	mov	r3, r0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	24000040 	.word	0x24000040

080015e8 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d002      	beq.n	8001602 <print_value+0x1a>
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d101      	bne.n	8001606 <print_value+0x1e>
    {
        return false;
 8001602:	2300      	movs	r3, #0
 8001604:	e0c9      	b.n	800179a <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b80      	cmp	r3, #128	@ 0x80
 800160e:	f000 808e 	beq.w	800172e <print_value+0x146>
 8001612:	2b80      	cmp	r3, #128	@ 0x80
 8001614:	f300 80c0 	bgt.w	8001798 <print_value+0x1b0>
 8001618:	2b20      	cmp	r3, #32
 800161a:	dc49      	bgt.n	80016b0 <print_value+0xc8>
 800161c:	2b00      	cmp	r3, #0
 800161e:	f340 80bb 	ble.w	8001798 <print_value+0x1b0>
 8001622:	3b01      	subs	r3, #1
 8001624:	2b1f      	cmp	r3, #31
 8001626:	f200 80b7 	bhi.w	8001798 <print_value+0x1b0>
 800162a:	a201      	add	r2, pc, #4	@ (adr r2, 8001630 <print_value+0x48>)
 800162c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001630:	080016db 	.word	0x080016db
 8001634:	080016ff 	.word	0x080016ff
 8001638:	08001799 	.word	0x08001799
 800163c:	080016b7 	.word	0x080016b7
 8001640:	08001799 	.word	0x08001799
 8001644:	08001799 	.word	0x08001799
 8001648:	08001799 	.word	0x08001799
 800164c:	08001723 	.word	0x08001723
 8001650:	08001799 	.word	0x08001799
 8001654:	08001799 	.word	0x08001799
 8001658:	08001799 	.word	0x08001799
 800165c:	08001799 	.word	0x08001799
 8001660:	08001799 	.word	0x08001799
 8001664:	08001799 	.word	0x08001799
 8001668:	08001799 	.word	0x08001799
 800166c:	08001775 	.word	0x08001775
 8001670:	08001799 	.word	0x08001799
 8001674:	08001799 	.word	0x08001799
 8001678:	08001799 	.word	0x08001799
 800167c:	08001799 	.word	0x08001799
 8001680:	08001799 	.word	0x08001799
 8001684:	08001799 	.word	0x08001799
 8001688:	08001799 	.word	0x08001799
 800168c:	08001799 	.word	0x08001799
 8001690:	08001799 	.word	0x08001799
 8001694:	08001799 	.word	0x08001799
 8001698:	08001799 	.word	0x08001799
 800169c:	08001799 	.word	0x08001799
 80016a0:	08001799 	.word	0x08001799
 80016a4:	08001799 	.word	0x08001799
 80016a8:	08001799 	.word	0x08001799
 80016ac:	08001781 	.word	0x08001781
 80016b0:	2b40      	cmp	r3, #64	@ 0x40
 80016b2:	d06b      	beq.n	800178c <print_value+0x1a4>
 80016b4:	e070      	b.n	8001798 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 80016b6:	2105      	movs	r1, #5
 80016b8:	6838      	ldr	r0, [r7, #0]
 80016ba:	f7ff fbdd 	bl	8000e78 <ensure>
 80016be:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d101      	bne.n	80016ca <print_value+0xe2>
            {
                return false;
 80016c6:	2300      	movs	r3, #0
 80016c8:	e067      	b.n	800179a <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4a35      	ldr	r2, [pc, #212]	@ (80017a4 <print_value+0x1bc>)
 80016ce:	6810      	ldr	r0, [r2, #0]
 80016d0:	6018      	str	r0, [r3, #0]
 80016d2:	7912      	ldrb	r2, [r2, #4]
 80016d4:	711a      	strb	r2, [r3, #4]
            return true;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e05f      	b.n	800179a <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80016da:	2106      	movs	r1, #6
 80016dc:	6838      	ldr	r0, [r7, #0]
 80016de:	f7ff fbcb 	bl	8000e78 <ensure>
 80016e2:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d101      	bne.n	80016ee <print_value+0x106>
            {
                return false;
 80016ea:	2300      	movs	r3, #0
 80016ec:	e055      	b.n	800179a <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4a2d      	ldr	r2, [pc, #180]	@ (80017a8 <print_value+0x1c0>)
 80016f2:	6810      	ldr	r0, [r2, #0]
 80016f4:	6018      	str	r0, [r3, #0]
 80016f6:	8892      	ldrh	r2, [r2, #4]
 80016f8:	809a      	strh	r2, [r3, #4]
            return true;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e04d      	b.n	800179a <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80016fe:	2105      	movs	r1, #5
 8001700:	6838      	ldr	r0, [r7, #0]
 8001702:	f7ff fbb9 	bl	8000e78 <ensure>
 8001706:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <print_value+0x12a>
            {
                return false;
 800170e:	2300      	movs	r3, #0
 8001710:	e043      	b.n	800179a <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	4a25      	ldr	r2, [pc, #148]	@ (80017ac <print_value+0x1c4>)
 8001716:	6810      	ldr	r0, [r2, #0]
 8001718:	6018      	str	r0, [r3, #0]
 800171a:	7912      	ldrb	r2, [r2, #4]
 800171c:	711a      	strb	r2, [r3, #4]
            return true;
 800171e:	2301      	movs	r3, #1
 8001720:	e03b      	b.n	800179a <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 8001722:	6839      	ldr	r1, [r7, #0]
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff fca3 	bl	8001070 <print_number>
 800172a:	4603      	mov	r3, r0
 800172c:	e035      	b.n	800179a <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	691b      	ldr	r3, [r3, #16]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <print_value+0x156>
            {
                return false;
 800173a:	2300      	movs	r3, #0
 800173c:	e02d      	b.n	800179a <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe fe1c 	bl	8000380 <strlen>
 8001748:	4603      	mov	r3, r0
 800174a:	3301      	adds	r3, #1
 800174c:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 800174e:	68b9      	ldr	r1, [r7, #8]
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f7ff fb91 	bl	8000e78 <ensure>
 8001756:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <print_value+0x17a>
            {
                return false;
 800175e:	2300      	movs	r3, #0
 8001760:	e01b      	b.n	800179a <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	4619      	mov	r1, r3
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f00b faff 	bl	800cd6e <memcpy>
            return true;
 8001770:	2301      	movs	r3, #1
 8001772:	e012      	b.n	800179a <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8001774:	6839      	ldr	r1, [r7, #0]
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff fe8c 	bl	8001494 <print_string>
 800177c:	4603      	mov	r3, r0
 800177e:	e00c      	b.n	800179a <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001780:	6839      	ldr	r1, [r7, #0]
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f000 f814 	bl	80017b0 <print_array>
 8001788:	4603      	mov	r3, r0
 800178a:	e006      	b.n	800179a <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 800178c:	6839      	ldr	r1, [r7, #0]
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 f894 	bl	80018bc <print_object>
 8001794:	4603      	mov	r3, r0
 8001796:	e000      	b.n	800179a <print_value+0x1b2>

        default:
            return false;
 8001798:	2300      	movs	r3, #0
    }
}
 800179a:	4618      	mov	r0, r3
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	0800f62c 	.word	0x0800f62c
 80017a8:	0800f65c 	.word	0x0800f65c
 80017ac:	0800f664 	.word	0x0800f664

080017b0 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d101      	bne.n	80017d2 <print_array+0x22>
    {
        return false;
 80017ce:	2300      	movs	r3, #0
 80017d0:	e070      	b.n	80018b4 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 80017d2:	2101      	movs	r1, #1
 80017d4:	6838      	ldr	r0, [r7, #0]
 80017d6:	f7ff fb4f 	bl	8000e78 <ensure>
 80017da:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <print_array+0x36>
    {
        return false;
 80017e2:	2300      	movs	r3, #0
 80017e4:	e066      	b.n	80018b4 <print_array+0x104>
    }

    *output_pointer = '[';
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	225b      	movs	r2, #91	@ 0x5b
 80017ea:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	1c5a      	adds	r2, r3, #1
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	1c5a      	adds	r2, r3, #1
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001800:	e03d      	b.n	800187e <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8001802:	6839      	ldr	r1, [r7, #0]
 8001804:	6938      	ldr	r0, [r7, #16]
 8001806:	f7ff feef 	bl	80015e8 <print_value>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <print_array+0x64>
        {
            return false;
 8001810:	2300      	movs	r3, #0
 8001812:	e04f      	b.n	80018b4 <print_array+0x104>
        }
        update_offset(output_buffer);
 8001814:	6838      	ldr	r0, [r7, #0]
 8001816:	f7ff fbc9 	bl	8000fac <update_offset>
        if (current_element->next)
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d02a      	beq.n	8001878 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <print_array+0x7e>
 800182a:	2302      	movs	r3, #2
 800182c:	e000      	b.n	8001830 <print_array+0x80>
 800182e:	2301      	movs	r3, #1
 8001830:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	3301      	adds	r3, #1
 8001836:	4619      	mov	r1, r3
 8001838:	6838      	ldr	r0, [r7, #0]
 800183a:	f7ff fb1d 	bl	8000e78 <ensure>
 800183e:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <print_array+0x9a>
            {
                return false;
 8001846:	2300      	movs	r3, #0
 8001848:	e034      	b.n	80018b4 <print_array+0x104>
            }
            *output_pointer++ = ',';
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	1c5a      	adds	r2, r3, #1
 800184e:	617a      	str	r2, [r7, #20]
 8001850:	222c      	movs	r2, #44	@ 0x2c
 8001852:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	695b      	ldr	r3, [r3, #20]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d004      	beq.n	8001866 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	1c5a      	adds	r2, r3, #1
 8001860:	617a      	str	r2, [r7, #20]
 8001862:	2220      	movs	r2, #32
 8001864:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	2200      	movs	r2, #0
 800186a:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	441a      	add	r2, r3
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1be      	bne.n	8001802 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8001884:	2102      	movs	r1, #2
 8001886:	6838      	ldr	r0, [r7, #0]
 8001888:	f7ff faf6 	bl	8000e78 <ensure>
 800188c:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d101      	bne.n	8001898 <print_array+0xe8>
    {
        return false;
 8001894:	2300      	movs	r3, #0
 8001896:	e00d      	b.n	80018b4 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	1c5a      	adds	r2, r3, #1
 800189c:	617a      	str	r2, [r7, #20]
 800189e:	225d      	movs	r2, #93	@ 0x5d
 80018a0:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	1e5a      	subs	r2, r3, #1
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	60da      	str	r2, [r3, #12]

    return true;
 80018b2:	2301      	movs	r3, #1
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <print_object+0x22>
    {
        return false;
 80018da:	2300      	movs	r3, #0
 80018dc:	e108      	b.n	8001af0 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <print_object+0x2e>
 80018e6:	2302      	movs	r3, #2
 80018e8:	e000      	b.n	80018ec <print_object+0x30>
 80018ea:	2301      	movs	r3, #1
 80018ec:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	3301      	adds	r3, #1
 80018f2:	4619      	mov	r1, r3
 80018f4:	6838      	ldr	r0, [r7, #0]
 80018f6:	f7ff fabf 	bl	8000e78 <ensure>
 80018fa:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <print_object+0x4a>
    {
        return false;
 8001902:	2300      	movs	r3, #0
 8001904:	e0f4      	b.n	8001af0 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	1c5a      	adds	r2, r3, #1
 800190a:	61fa      	str	r2, [r7, #28]
 800190c:	227b      	movs	r2, #123	@ 0x7b
 800190e:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d004      	beq.n	800192c <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	1c5a      	adds	r2, r3, #1
 8001926:	61fa      	str	r2, [r7, #28]
 8001928:	220a      	movs	r2, #10
 800192a:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	441a      	add	r2, r3
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	609a      	str	r2, [r3, #8]

    while (current_item)
 8001938:	e0a0      	b.n	8001a7c <print_object+0x1c0>
    {
        if (output_buffer->format)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d022      	beq.n	8001988 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	4619      	mov	r1, r3
 8001948:	6838      	ldr	r0, [r7, #0]
 800194a:	f7ff fa95 	bl	8000e78 <ensure>
 800194e:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <print_object+0x9e>
            {
                return false;
 8001956:	2300      	movs	r3, #0
 8001958:	e0ca      	b.n	8001af0 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
 800195e:	e007      	b.n	8001970 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	61fa      	str	r2, [r7, #28]
 8001966:	2209      	movs	r2, #9
 8001968:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	3301      	adds	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	697a      	ldr	r2, [r7, #20]
 8001976:	429a      	cmp	r2, r3
 8001978:	d3f2      	bcc.n	8001960 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	689a      	ldr	r2, [r3, #8]
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	441a      	add	r2, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	6839      	ldr	r1, [r7, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff fc50 	bl	8001234 <print_string_ptr>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <print_object+0xe2>
        {
            return false;
 800199a:	2300      	movs	r3, #0
 800199c:	e0a8      	b.n	8001af0 <print_object+0x234>
        }
        update_offset(output_buffer);
 800199e:	6838      	ldr	r0, [r7, #0]
 80019a0:	f7ff fb04 	bl	8000fac <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	695b      	ldr	r3, [r3, #20]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <print_object+0xf4>
 80019ac:	2302      	movs	r3, #2
 80019ae:	e000      	b.n	80019b2 <print_object+0xf6>
 80019b0:	2301      	movs	r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 80019b4:	68f9      	ldr	r1, [r7, #12]
 80019b6:	6838      	ldr	r0, [r7, #0]
 80019b8:	f7ff fa5e 	bl	8000e78 <ensure>
 80019bc:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d101      	bne.n	80019c8 <print_object+0x10c>
        {
            return false;
 80019c4:	2300      	movs	r3, #0
 80019c6:	e093      	b.n	8001af0 <print_object+0x234>
        }
        *output_pointer++ = ':';
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	61fa      	str	r2, [r7, #28]
 80019ce:	223a      	movs	r2, #58	@ 0x3a
 80019d0:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d004      	beq.n	80019e4 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	1c5a      	adds	r2, r3, #1
 80019de:	61fa      	str	r2, [r7, #28]
 80019e0:	2209      	movs	r2, #9
 80019e2:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	441a      	add	r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 80019f0:	6839      	ldr	r1, [r7, #0]
 80019f2:	69b8      	ldr	r0, [r7, #24]
 80019f4:	f7ff fdf8 	bl	80015e8 <print_value>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <print_object+0x146>
        {
            return false;
 80019fe:	2300      	movs	r3, #0
 8001a00:	e076      	b.n	8001af0 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001a02:	6838      	ldr	r0, [r7, #0]
 8001a04:	f7ff fad2 	bl	8000fac <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	695b      	ldr	r3, [r3, #20]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <print_object+0x158>
 8001a10:	2201      	movs	r2, #1
 8001a12:	e000      	b.n	8001a16 <print_object+0x15a>
 8001a14:	2200      	movs	r2, #0
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <print_object+0x166>
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e000      	b.n	8001a24 <print_object+0x168>
 8001a22:	2300      	movs	r3, #0
 8001a24:	4413      	add	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	6838      	ldr	r0, [r7, #0]
 8001a30:	f7ff fa22 	bl	8000e78 <ensure>
 8001a34:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d101      	bne.n	8001a40 <print_object+0x184>
        {
            return false;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	e057      	b.n	8001af0 <print_object+0x234>
        }
        if (current_item->next)
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d004      	beq.n	8001a52 <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	61fa      	str	r2, [r7, #28]
 8001a4e:	222c      	movs	r2, #44	@ 0x2c
 8001a50:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d004      	beq.n	8001a64 <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	1c5a      	adds	r2, r3, #1
 8001a5e:	61fa      	str	r2, [r7, #28]
 8001a60:	220a      	movs	r2, #10
 8001a62:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	2200      	movs	r2, #0
 8001a68:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	441a      	add	r2, r3
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001a76:	69bb      	ldr	r3, [r7, #24]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f47f af5b 	bne.w	800193a <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <print_object+0x1d8>
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	3301      	adds	r3, #1
 8001a92:	e000      	b.n	8001a96 <print_object+0x1da>
 8001a94:	2302      	movs	r3, #2
 8001a96:	4619      	mov	r1, r3
 8001a98:	6838      	ldr	r0, [r7, #0]
 8001a9a:	f7ff f9ed 	bl	8000e78 <ensure>
 8001a9e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <print_object+0x1ee>
    {
        return false;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e022      	b.n	8001af0 <print_object+0x234>
    }
    if (output_buffer->format)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d010      	beq.n	8001ad4 <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	e007      	b.n	8001ac8 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	1c5a      	adds	r2, r3, #1
 8001abc:	61fa      	str	r2, [r7, #28]
 8001abe:	2209      	movs	r2, #9
 8001ac0:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	3b01      	subs	r3, #1
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d3f1      	bcc.n	8001ab8 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	1c5a      	adds	r2, r3, #1
 8001ad8:	61fa      	str	r2, [r7, #28]
 8001ada:	227d      	movs	r2, #125	@ 0x7d
 8001adc:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	1e5a      	subs	r2, r3, #1
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	60da      	str	r2, [r3, #12]

    return true;
 8001aee:	2301      	movs	r3, #1
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3720      	adds	r7, #32
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	605a      	str	r2, [r3, #4]
}
 8001b0e:	bf00      	nop
 8001b10:	370c      	adds	r7, #12
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b084      	sub	sp, #16
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
 8001b22:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d006      	beq.n	8001b3c <add_item_to_array+0x22>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d003      	beq.n	8001b3c <add_item_to_array+0x22>
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d101      	bne.n	8001b40 <add_item_to_array+0x26>
    {
        return false;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	e01e      	b.n	8001b7e <add_item_to_array+0x64>
    }

    child = array->child;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d109      	bne.n	8001b60 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	e00d      	b.n	8001b7c <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d009      	beq.n	8001b7c <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	6839      	ldr	r1, [r7, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff ffc2 	bl	8001af8 <suffix_object>
            array->child->prev = item;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001b90:	6839      	ldr	r1, [r7, #0]
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff ffc1 	bl	8001b1a <add_item_to_array>
 8001b98:	4603      	mov	r3, r0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001baa:	687b      	ldr	r3, [r7, #4]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
 8001bc4:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d009      	beq.n	8001be8 <add_item_to_object+0x30>
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d006      	beq.n	8001be8 <add_item_to_object+0x30>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d003      	beq.n	8001be8 <add_item_to_object+0x30>
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d101      	bne.n	8001bec <add_item_to_object+0x34>
    {
        return false;
 8001be8:	2300      	movs	r3, #0
 8001bea:	e036      	b.n	8001c5a <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d009      	beq.n	8001c06 <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001bf2:	68b8      	ldr	r0, [r7, #8]
 8001bf4:	f7ff ffd5 	bl	8001ba2 <cast_away_const>
 8001bf8:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	e00e      	b.n	8001c24 <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001c06:	6839      	ldr	r1, [r7, #0]
 8001c08:	68b8      	ldr	r0, [r7, #8]
 8001c0a:	f7ff f89f 	bl	8000d4c <cJSON_strdup>
 8001c0e:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <add_item_to_object+0x62>
        {
            return false;
 8001c16:	2300      	movs	r3, #0
 8001c18:	e01f      	b.n	8001c5a <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001c22:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d109      	bne.n	8001c44 <add_item_to_object+0x8c>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6a12      	ldr	r2, [r2, #32]
 8001c40:	4610      	mov	r0, r2
 8001c42:	4798      	blx	r3
    }

    item->string = new_key;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f7ff ff61 	bl	8001b1a <add_item_to_array>
 8001c58:	4603      	mov	r3, r0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001c70:	2300      	movs	r3, #0
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <cJSON_AddItemToObject+0x28>)
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	f7ff ff9c 	bl	8001bb8 <add_item_to_object>
 8001c80:	4603      	mov	r3, r0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	24000040 	.word	0x24000040

08001c90 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af02      	add	r7, sp, #8
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001c9e:	ed97 0b00 	vldr	d0, [r7]
 8001ca2:	f000 f83d 	bl	8001d20 <cJSON_CreateNumber>
 8001ca6:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <cJSON_AddNumberToObject+0x44>)
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	68b9      	ldr	r1, [r7, #8]
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f7ff ff80 	bl	8001bb8 <add_item_to_object>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	e003      	b.n	8001cca <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001cc2:	6978      	ldr	r0, [r7, #20]
 8001cc4:	f7ff f880 	bl	8000dc8 <cJSON_Delete>
    return NULL;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	24000040 	.word	0x24000040

08001cd8 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af02      	add	r7, sp, #8
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f000 f865 	bl	8001db4 <cJSON_CreateString>
 8001cea:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8001cec:	2300      	movs	r3, #0
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	4b09      	ldr	r3, [pc, #36]	@ (8001d18 <cJSON_AddStringToObject+0x40>)
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	68b9      	ldr	r1, [r7, #8]
 8001cf6:	68f8      	ldr	r0, [r7, #12]
 8001cf8:	f7ff ff5e 	bl	8001bb8 <add_item_to_object>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	e003      	b.n	8001d0e <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8001d06:	6978      	ldr	r0, [r7, #20]
 8001d08:	f7ff f85e 	bl	8000dc8 <cJSON_Delete>
    return NULL;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	24000040 	.word	0x24000040
 8001d1c:	00000000 	.word	0x00000000

08001d20 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001d2a:	4821      	ldr	r0, [pc, #132]	@ (8001db0 <cJSON_CreateNumber+0x90>)
 8001d2c:	f7ff f836 	bl	8000d9c <cJSON_New_Item>
 8001d30:	60f8      	str	r0, [r7, #12]
    if(item)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d02b      	beq.n	8001d90 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8001d3e:	68f9      	ldr	r1, [r7, #12]
 8001d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d44:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8001d48:	ed97 7b00 	vldr	d7, [r7]
 8001d4c:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8001da0 <cJSON_CreateNumber+0x80>
 8001d50:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d58:	db04      	blt.n	8001d64 <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001d60:	615a      	str	r2, [r3, #20]
 8001d62:	e015      	b.n	8001d90 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 8001d64:	ed97 7b00 	vldr	d7, [r7]
 8001d68:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8001da8 <cJSON_CreateNumber+0x88>
 8001d6c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d74:	d804      	bhi.n	8001d80 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001d7c:	615a      	str	r2, [r3, #20]
 8001d7e:	e007      	b.n	8001d90 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 8001d80:	ed97 7b00 	vldr	d7, [r7]
 8001d84:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001d88:	ee17 2a90 	vmov	r2, s15
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 8001d90:	68fb      	ldr	r3, [r7, #12]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	f3af 8000 	nop.w
 8001da0:	ffc00000 	.word	0xffc00000
 8001da4:	41dfffff 	.word	0x41dfffff
 8001da8:	00000000 	.word	0x00000000
 8001dac:	c1e00000 	.word	0xc1e00000
 8001db0:	24000040 	.word	0x24000040

08001db4 <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001dbc:	480f      	ldr	r0, [pc, #60]	@ (8001dfc <cJSON_CreateString+0x48>)
 8001dbe:	f7fe ffed 	bl	8000d9c <cJSON_New_Item>
 8001dc2:	60f8      	str	r0, [r7, #12]
    if(item)
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d012      	beq.n	8001df0 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2210      	movs	r2, #16
 8001dce:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8001dd0:	490a      	ldr	r1, [pc, #40]	@ (8001dfc <cJSON_CreateString+0x48>)
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7fe ffba 	bl	8000d4c <cJSON_strdup>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d104      	bne.n	8001df0 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f7fe ffee 	bl	8000dc8 <cJSON_Delete>
            return NULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	e000      	b.n	8001df2 <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8001df0:	68fb      	ldr	r3, [r7, #12]
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	24000040 	.word	0x24000040

08001e00 <cJSON_CreateArray>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001e06:	4807      	ldr	r0, [pc, #28]	@ (8001e24 <cJSON_CreateArray+0x24>)
 8001e08:	f7fe ffc8 	bl	8000d9c <cJSON_New_Item>
 8001e0c:	6078      	str	r0, [r7, #4]
    if(item)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2220      	movs	r2, #32
 8001e18:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001e1a:	687b      	ldr	r3, [r7, #4]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	24000040 	.word	0x24000040

08001e28 <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8001e2e:	4807      	ldr	r0, [pc, #28]	@ (8001e4c <cJSON_CreateObject+0x24>)
 8001e30:	f7fe ffb4 	bl	8000d9c <cJSON_New_Item>
 8001e34:	6078      	str	r0, [r7, #4]
    if (item)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2240      	movs	r2, #64	@ 0x40
 8001e40:	60da      	str	r2, [r3, #12]
    }

    return item;
 8001e42:	687b      	ldr	r3, [r7, #4]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	24000040 	.word	0x24000040

08001e50 <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 8001e58:	4b04      	ldr	r3, [pc, #16]	@ (8001e6c <cJSON_free+0x1c>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	4798      	blx	r3
    object = NULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	607b      	str	r3, [r7, #4]
}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	24000040 	.word	0x24000040

08001e70 <PROTOCOL_RX_Callback>:
volatile uint32_t last_read_serial_timestamp = 0;
volatile uint32_t last_send_at_timestamp = 0;

volatile uint8_t is_connected = 0;

void PROTOCOL_RX_Callback(void) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8001e74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <PROTOCOL_RX_Callback+0x38>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	1c5a      	adds	r2, r3, #1
 8001e7a:	490b      	ldr	r1, [pc, #44]	@ (8001ea8 <PROTOCOL_RX_Callback+0x38>)
 8001e7c:	600a      	str	r2, [r1, #0]
 8001e7e:	4a0b      	ldr	r2, [pc, #44]	@ (8001eac <PROTOCOL_RX_Callback+0x3c>)
 8001e80:	7811      	ldrb	r1, [r2, #0]
 8001e82:	4a0b      	ldr	r2, [pc, #44]	@ (8001eb0 <PROTOCOL_RX_Callback+0x40>)
 8001e84:	54d1      	strb	r1, [r2, r3]
	last_rx_tick = HAL_GetTick();
 8001e86:	f001 fa41 	bl	800330c <HAL_GetTick>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <PROTOCOL_RX_Callback+0x44>)
 8001e90:	801a      	strh	r2, [r3, #0]
	protocol_status = RX;
 8001e92:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <PROTOCOL_RX_Callback+0x48>)
 8001e94:	2202      	movs	r2, #2
 8001e96:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	4904      	ldr	r1, [pc, #16]	@ (8001eac <PROTOCOL_RX_Callback+0x3c>)
 8001e9c:	4807      	ldr	r0, [pc, #28]	@ (8001ebc <PROTOCOL_RX_Callback+0x4c>)
 8001e9e:	f007 fa03 	bl	80092a8 <HAL_UART_Receive_IT>
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	2400052c 	.word	0x2400052c
 8001eac:	24000528 	.word	0x24000528
 8001eb0:	24000334 	.word	0x24000334
 8001eb4:	24000530 	.word	0x24000530
 8001eb8:	24000532 	.word	0x24000532
 8001ebc:	24000534 	.word	0x24000534

08001ec0 <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	if (protocol_status == FREE) {
 8001ec4:	4b07      	ldr	r3, [pc, #28]	@ (8001ee4 <PROTOCOL_TX_Callback+0x24>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d108      	bne.n	8001ede <PROTOCOL_TX_Callback+0x1e>
		protocol_status = WAITING;
 8001ecc:	4b05      	ldr	r3, [pc, #20]	@ (8001ee4 <PROTOCOL_TX_Callback+0x24>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	701a      	strb	r2, [r3, #0]
		send_tick = HAL_GetTick();
 8001ed2:	f001 fa1b 	bl	800330c <HAL_GetTick>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	4b03      	ldr	r3, [pc, #12]	@ (8001ee8 <PROTOCOL_TX_Callback+0x28>)
 8001edc:	801a      	strh	r2, [r3, #0]
	}
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	24000532 	.word	0x24000532
 8001ee8:	24000330 	.word	0x24000330

08001eec <serial_ResetBuffers>:

void serial_ResetBuffers(void) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <serial_ResetBuffers+0x20>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 8001ef6:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <serial_ResetBuffers+0x24>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 8001efc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001f00:	2100      	movs	r1, #0
 8001f02:	4804      	ldr	r0, [pc, #16]	@ (8001f14 <serial_ResetBuffers+0x28>)
 8001f04:	f00a fe8e 	bl	800cc24 <memset>
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	24000528 	.word	0x24000528
 8001f10:	2400052c 	.word	0x2400052c
 8001f14:	24000334 	.word	0x24000334

08001f18 <serial_SendCommand>:

uint8_t serial_SendCommand(char command[], char answer[], uint32_t timeout) {
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	f2ad 4d1c 	subw	sp, sp, #1052	@ 0x41c
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f24:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001f28:	6018      	str	r0, [r3, #0]
 8001f2a:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f2e:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8001f32:	6019      	str	r1, [r3, #0]
 8001f34:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f38:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8001f3c:	601a      	str	r2, [r3, #0]
	uint8_t ATisOK = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
	if(!is_connected)
 8001f44:	4b47      	ldr	r3, [pc, #284]	@ (8002064 <serial_SendCommand+0x14c>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d105      	bne.n	8001f5a <serial_SendCommand+0x42>
	{
		ATisOK = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
		return ATisOK;
 8001f54:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8001f58:	e07e      	b.n	8002058 <serial_SendCommand+0x140>
	}

	send_tick = HAL_GetTick();
 8001f5a:	f001 f9d7 	bl	800330c <HAL_GetTick>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	4b41      	ldr	r3, [pc, #260]	@ (8002068 <serial_SendCommand+0x150>)
 8001f64:	801a      	strh	r2, [r3, #0]

	serial_ResetBuffers();
 8001f66:	f7ff ffc1 	bl	8001eec <serial_ResetBuffers>

	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	493f      	ldr	r1, [pc, #252]	@ (800206c <serial_SendCommand+0x154>)
 8001f6e:	4840      	ldr	r0, [pc, #256]	@ (8002070 <serial_SendCommand+0x158>)
 8001f70:	f007 f99a 	bl	80092a8 <HAL_UART_Receive_IT>

	uint8_t commandBuffer[1024] = { 0 };
 8001f74:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f78:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f82:	461a      	mov	r2, r3
 8001f84:	2100      	movs	r1, #0
 8001f86:	f00a fe4d 	bl	800cc24 <memset>
	memcpy(commandBuffer, (uint8_t*) command, strlen(command) + 1);
 8001f8a:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001f8e:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001f92:	6818      	ldr	r0, [r3, #0]
 8001f94:	f7fe f9f4 	bl	8000380 <strlen>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	1c5a      	adds	r2, r3, #1
 8001f9c:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001fa0:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8001fa4:	f107 0010 	add.w	r0, r7, #16
 8001fa8:	6819      	ldr	r1, [r3, #0]
 8001faa:	f00a fee0 	bl	800cd6e <memcpy>

	uint32_t previousTick = HAL_GetTick();
 8001fae:	f001 f9ad 	bl	800330c <HAL_GetTick>
 8001fb2:	f8c7 0410 	str.w	r0, [r7, #1040]	@ 0x410
	while (!ATisOK && previousTick + timeout > HAL_GetTick()) {
 8001fb6:	e02f      	b.n	8002018 <serial_SendCommand+0x100>

		if (HAL_GetTick() - last_send_at_timestamp >= SEND_AT_INTERVAL_MS) {
 8001fb8:	f001 f9a8 	bl	800330c <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8002074 <serial_SendCommand+0x15c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2232      	movs	r2, #50	@ 0x32
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d326      	bcc.n	8002018 <serial_SendCommand+0x100>
			last_send_at_timestamp = HAL_GetTick();
 8001fca:	f001 f99f 	bl	800330c <HAL_GetTick>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	4a28      	ldr	r2, [pc, #160]	@ (8002074 <serial_SendCommand+0x15c>)
 8001fd2:	6013      	str	r3, [r2, #0]

			if (protocol_status == FREE) {
 8001fd4:	4b28      	ldr	r3, [pc, #160]	@ (8002078 <serial_SendCommand+0x160>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d107      	bne.n	8001fec <serial_SendCommand+0xd4>
				HAL_UART_Transmit_IT(&huart_instance, commandBuffer,
 8001fdc:	f107 0310 	add.w	r3, r7, #16
 8001fe0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4822      	ldr	r0, [pc, #136]	@ (8002070 <serial_SendCommand+0x158>)
 8001fe8:	f007 f8ca 	bl	8009180 <HAL_UART_Transmit_IT>
						sizeof(commandBuffer));
			}

			if (protocol_status >= WAITING) {
 8001fec:	4b22      	ldr	r3, [pc, #136]	@ (8002078 <serial_SendCommand+0x160>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d011      	beq.n	8002018 <serial_SendCommand+0x100>
				if (protocol_status == RX) {
 8001ff4:	4b20      	ldr	r3, [pc, #128]	@ (8002078 <serial_SendCommand+0x160>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d10d      	bne.n	8002018 <serial_SendCommand+0x100>
					if (strstr((char*) PROTOCOL_RX_Buffer, answer)) {
 8001ffc:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002000:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8002004:	6819      	ldr	r1, [r3, #0]
 8002006:	481d      	ldr	r0, [pc, #116]	@ (800207c <serial_SendCommand+0x164>)
 8002008:	f00a fe14 	bl	800cc34 <strstr>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d002      	beq.n	8002018 <serial_SendCommand+0x100>
						ATisOK = 1;
 8002012:	2301      	movs	r3, #1
 8002014:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
	while (!ATisOK && previousTick + timeout > HAL_GetTick()) {
 8002018:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10c      	bne.n	800203a <serial_SendCommand+0x122>
 8002020:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002024:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8002028:	f8d7 2410 	ldr.w	r2, [r7, #1040]	@ 0x410
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	18d4      	adds	r4, r2, r3
 8002030:	f001 f96c 	bl	800330c <HAL_GetTick>
 8002034:	4603      	mov	r3, r0
 8002036:	429c      	cmp	r4, r3
 8002038:	d8be      	bhi.n	8001fb8 <serial_SendCommand+0xa0>

		}
		//HAL_Delay(50);
	}

	protocol_status = FREE;
 800203a:	4b0f      	ldr	r3, [pc, #60]	@ (8002078 <serial_SendCommand+0x160>)
 800203c:	2200      	movs	r2, #0
 800203e:	701a      	strb	r2, [r3, #0]

	if (!ATisOK) {
 8002040:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
 8002044:	2b00      	cmp	r3, #0
 8002046:	d105      	bne.n	8002054 <serial_SendCommand+0x13c>
		printf("\r\n");
 8002048:	480d      	ldr	r0, [pc, #52]	@ (8002080 <serial_SendCommand+0x168>)
 800204a:	f00a fc85 	bl	800c958 <puts>
		printf("CMD Timeout... \r\n");
 800204e:	480d      	ldr	r0, [pc, #52]	@ (8002084 <serial_SendCommand+0x16c>)
 8002050:	f00a fc82 	bl	800c958 <puts>
	}
	return ATisOK;
 8002054:	f897 3417 	ldrb.w	r3, [r7, #1047]	@ 0x417
}
 8002058:	4618      	mov	r0, r3
 800205a:	f207 471c 	addw	r7, r7, #1052	@ 0x41c
 800205e:	46bd      	mov	sp, r7
 8002060:	bd90      	pop	{r4, r7, pc}
 8002062:	bf00      	nop
 8002064:	240005cc 	.word	0x240005cc
 8002068:	24000330 	.word	0x24000330
 800206c:	24000528 	.word	0x24000528
 8002070:	24000534 	.word	0x24000534
 8002074:	240005c8 	.word	0x240005c8
 8002078:	24000532 	.word	0x24000532
 800207c:	24000334 	.word	0x24000334
 8002080:	0800f66c 	.word	0x0800f66c
 8002084:	0800f670 	.word	0x0800f670

08002088 <serial_CheckConnection>:

void serial_CheckConnection(void){
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
	if(serial_SendCommand("AT","OK",1000))
 800208c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002090:	4907      	ldr	r1, [pc, #28]	@ (80020b0 <serial_CheckConnection+0x28>)
 8002092:	4808      	ldr	r0, [pc, #32]	@ (80020b4 <serial_CheckConnection+0x2c>)
 8002094:	f7ff ff40 	bl	8001f18 <serial_SendCommand>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <serial_CheckConnection+0x1e>
		is_connected = 1;
 800209e:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <serial_CheckConnection+0x30>)
 80020a0:	2201      	movs	r2, #1
 80020a2:	701a      	strb	r2, [r3, #0]
	else
		is_connected = 0;
}
 80020a4:	e002      	b.n	80020ac <serial_CheckConnection+0x24>
		is_connected = 0;
 80020a6:	4b04      	ldr	r3, [pc, #16]	@ (80020b8 <serial_CheckConnection+0x30>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	0800f684 	.word	0x0800f684
 80020b4:	0800f688 	.word	0x0800f688
 80020b8:	240005cc 	.word	0x240005cc

080020bc <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    if (htim->Channel == CKP_ACTIVE_CHANNEL) {
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	7f1b      	ldrb	r3, [r3, #28]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d102      	bne.n	80020d2 <HAL_TIM_IC_CaptureCallback+0x16>
    	VR_InputCaptureCallback(SENSOR_CKP);
 80020cc:	2000      	movs	r0, #0
 80020ce:	f7fe fd29 	bl	8000b24 <VR_InputCaptureCallback>
    }
    if (htim->Channel == CMP_ACTIVE_CHANNEL) {
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	7f1b      	ldrb	r3, [r3, #28]
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d102      	bne.n	80020e0 <HAL_TIM_IC_CaptureCallback+0x24>
    	VR_InputCaptureCallback(SENSOR_CMP);
 80020da:	2001      	movs	r0, #1
 80020dc:	f7fe fd22 	bl	8000b24 <VR_InputCaptureCallback>
    }
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b088      	sub	sp, #32
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	char smallBuf[16];  // Buffer pequeno para conversões
	uint8_t devices_found = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 80020f4:	481e      	ldr	r0, [pc, #120]	@ (8002170 <I2C_Scanner+0x88>)
 80020f6:	f00a fc2f 	bl	800c958 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 80020fa:	2301      	movs	r3, #1
 80020fc:	77bb      	strb	r3, [r7, #30]
 80020fe:	e020      	b.n	8002142 <I2C_Scanner+0x5a>
		/* O HAL usa o endereço deslocado (shifted) à esquerda */
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 8002100:	7fbb      	ldrb	r3, [r7, #30]
 8002102:	b29b      	uxth	r3, r3
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	b299      	uxth	r1, r3
 8002108:	230a      	movs	r3, #10
 800210a:	2202      	movs	r2, #2
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f002 fc7f 	bl	8004a10 <HAL_I2C_IsDeviceReady>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d111      	bne.n	800213c <I2C_Scanner+0x54>
				== HAL_OK) {

			// Converte endereço 7-bit para hexadecimal
			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 8002118:	7fbb      	ldrb	r3, [r7, #30]
 800211a:	f107 000c 	add.w	r0, r7, #12
 800211e:	4a15      	ldr	r2, [pc, #84]	@ (8002174 <I2C_Scanner+0x8c>)
 8002120:	2110      	movs	r1, #16
 8002122:	f00a fc21 	bl	800c968 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 8002126:	7fbb      	ldrb	r3, [r7, #30]
 8002128:	005a      	lsls	r2, r3, #1
 800212a:	f107 030c 	add.w	r3, r7, #12
 800212e:	4619      	mov	r1, r3
 8002130:	4811      	ldr	r0, [pc, #68]	@ (8002178 <I2C_Scanner+0x90>)
 8002132:	f00a fba9 	bl	800c888 <iprintf>
					addr << 1);

			devices_found++;
 8002136:	7ffb      	ldrb	r3, [r7, #31]
 8002138:	3301      	adds	r3, #1
 800213a:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 800213c:	7fbb      	ldrb	r3, [r7, #30]
 800213e:	3301      	adds	r3, #1
 8002140:	77bb      	strb	r3, [r7, #30]
 8002142:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002146:	2b00      	cmp	r3, #0
 8002148:	dada      	bge.n	8002100 <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 800214a:	7ffb      	ldrb	r3, [r7, #31]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d103      	bne.n	8002158 <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 8002150:	480a      	ldr	r0, [pc, #40]	@ (800217c <I2C_Scanner+0x94>)
 8002152:	f00a fc01 	bl	800c958 <puts>
 8002156:	e004      	b.n	8002162 <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 8002158:	7ffb      	ldrb	r3, [r7, #31]
 800215a:	4619      	mov	r1, r3
 800215c:	4808      	ldr	r0, [pc, #32]	@ (8002180 <I2C_Scanner+0x98>)
 800215e:	f00a fb93 	bl	800c888 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 8002162:	4808      	ldr	r0, [pc, #32]	@ (8002184 <I2C_Scanner+0x9c>)
 8002164:	f00a fbf8 	bl	800c958 <puts>
}
 8002168:	bf00      	nop
 800216a:	3720      	adds	r7, #32
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	0800f68c 	.word	0x0800f68c
 8002174:	0800f6a8 	.word	0x0800f6a8
 8002178:	0800f6b0 	.word	0x0800f6b0
 800217c:	0800f6d8 	.word	0x0800f6d8
 8002180:	0800f6f0 	.word	0x0800f6f0
 8002184:	0800f70c 	.word	0x0800f70c

08002188 <ADC_GenerateJSON>:

char* ADC_GenerateJSON(void) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	@ 0x28
 800218c:	af00      	add	r7, sp, #0
	cJSON *root = cJSON_CreateObject();
 800218e:	f7ff fe4b 	bl	8001e28 <cJSON_CreateObject>
 8002192:	61f8      	str	r0, [r7, #28]

	if (root == NULL) {
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <ADC_GenerateJSON+0x16>
		return NULL;
 800219a:	2300      	movs	r3, #0
 800219c:	e0a8      	b.n	80022f0 <ADC_GenerateJSON+0x168>
	}

	// Array para ADC U16
	cJSON *adc_u16_array = cJSON_CreateArray();
 800219e:	f7ff fe2f 	bl	8001e00 <cJSON_CreateArray>
 80021a2:	61b8      	str	r0, [r7, #24]
	for (int i = 0; i < 8; i++) {
 80021a4:	2300      	movs	r3, #0
 80021a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80021a8:	e032      	b.n	8002210 <ADC_GenerateJSON+0x88>
		cJSON *sensor = cJSON_CreateObject();
 80021aa:	f7ff fe3d 	bl	8001e28 <cJSON_CreateObject>
 80021ae:	6038      	str	r0, [r7, #0]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 80021b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe fc35 	bl	8000a24 <AD7998_U16_GetSensorName>
 80021ba:	4603      	mov	r3, r0
 80021bc:	461a      	mov	r2, r3
 80021be:	494e      	ldr	r1, [pc, #312]	@ (80022f8 <ADC_GenerateJSON+0x170>)
 80021c0:	6838      	ldr	r0, [r7, #0]
 80021c2:	f7ff fd89 	bl	8001cd8 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 80021c6:	4a4d      	ldr	r2, [pc, #308]	@ (80022fc <ADC_GenerateJSON+0x174>)
 80021c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ca:	3304      	adds	r3, #4
 80021cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021d0:	ee07 3a90 	vmov	s15, r3
 80021d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80021d8:	eeb0 0b47 	vmov.f64	d0, d7
 80021dc:	4948      	ldr	r1, [pc, #288]	@ (8002300 <ADC_GenerateJSON+0x178>)
 80021de:	6838      	ldr	r0, [r7, #0]
 80021e0:	f7ff fd56 	bl	8001c90 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u16.voltages[i]);
 80021e4:	4a45      	ldr	r2, [pc, #276]	@ (80022fc <ADC_GenerateJSON+0x174>)
 80021e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e8:	3306      	adds	r3, #6
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	edd3 7a00 	vldr	s15, [r3]
 80021f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021f6:	eeb0 0b47 	vmov.f64	d0, d7
 80021fa:	4942      	ldr	r1, [pc, #264]	@ (8002304 <ADC_GenerateJSON+0x17c>)
 80021fc:	6838      	ldr	r0, [r7, #0]
 80021fe:	f7ff fd47 	bl	8001c90 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u16_array, sensor);
 8002202:	6839      	ldr	r1, [r7, #0]
 8002204:	69b8      	ldr	r0, [r7, #24]
 8002206:	f7ff fcbe 	bl	8001b86 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 800220a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220c:	3301      	adds	r3, #1
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002212:	2b07      	cmp	r3, #7
 8002214:	ddc9      	ble.n	80021aa <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	493b      	ldr	r1, [pc, #236]	@ (8002308 <ADC_GenerateJSON+0x180>)
 800221a:	69f8      	ldr	r0, [r7, #28]
 800221c:	f7ff fd22 	bl	8001c64 <cJSON_AddItemToObject>

	// Array para ADC U17
	cJSON *adc_u17_array = cJSON_CreateArray();
 8002220:	f7ff fdee 	bl	8001e00 <cJSON_CreateArray>
 8002224:	6178      	str	r0, [r7, #20]
	for (int i = 0; i < 8; i++) {
 8002226:	2300      	movs	r3, #0
 8002228:	623b      	str	r3, [r7, #32]
 800222a:	e032      	b.n	8002292 <ADC_GenerateJSON+0x10a>
		cJSON *sensor = cJSON_CreateObject();
 800222c:	f7ff fdfc 	bl	8001e28 <cJSON_CreateObject>
 8002230:	6078      	str	r0, [r7, #4]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe fc0c 	bl	8000a54 <AD7998_U17_GetSensorName>
 800223c:	4603      	mov	r3, r0
 800223e:	461a      	mov	r2, r3
 8002240:	492d      	ldr	r1, [pc, #180]	@ (80022f8 <ADC_GenerateJSON+0x170>)
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7ff fd48 	bl	8001cd8 <cJSON_AddStringToObject>
		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 8002248:	4a30      	ldr	r2, [pc, #192]	@ (800230c <ADC_GenerateJSON+0x184>)
 800224a:	6a3b      	ldr	r3, [r7, #32]
 800224c:	3304      	adds	r3, #4
 800224e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002252:	ee07 3a90 	vmov	s15, r3
 8002256:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800225a:	eeb0 0b47 	vmov.f64	d0, d7
 800225e:	4928      	ldr	r1, [pc, #160]	@ (8002300 <ADC_GenerateJSON+0x178>)
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7ff fd15 	bl	8001c90 <cJSON_AddNumberToObject>
		cJSON_AddNumberToObject(sensor, "voltage", adc_u17.voltages[i]);
 8002266:	4a29      	ldr	r2, [pc, #164]	@ (800230c <ADC_GenerateJSON+0x184>)
 8002268:	6a3b      	ldr	r3, [r7, #32]
 800226a:	3306      	adds	r3, #6
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	edd3 7a00 	vldr	s15, [r3]
 8002274:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002278:	eeb0 0b47 	vmov.f64	d0, d7
 800227c:	4921      	ldr	r1, [pc, #132]	@ (8002304 <ADC_GenerateJSON+0x17c>)
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7ff fd06 	bl	8001c90 <cJSON_AddNumberToObject>
		cJSON_AddItemToArray(adc_u17_array, sensor);
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	6978      	ldr	r0, [r7, #20]
 8002288:	f7ff fc7d 	bl	8001b86 <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 800228c:	6a3b      	ldr	r3, [r7, #32]
 800228e:	3301      	adds	r3, #1
 8002290:	623b      	str	r3, [r7, #32]
 8002292:	6a3b      	ldr	r3, [r7, #32]
 8002294:	2b07      	cmp	r3, #7
 8002296:	ddc9      	ble.n	800222c <ADC_GenerateJSON+0xa4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 8002298:	697a      	ldr	r2, [r7, #20]
 800229a:	491d      	ldr	r1, [pc, #116]	@ (8002310 <ADC_GenerateJSON+0x188>)
 800229c:	69f8      	ldr	r0, [r7, #28]
 800229e:	f7ff fce1 	bl	8001c64 <cJSON_AddItemToObject>

	// Converte para string
	char *json_string = cJSON_PrintUnformatted(root);
 80022a2:	69f8      	ldr	r0, [r7, #28]
 80022a4:	f7ff f990 	bl	80015c8 <cJSON_PrintUnformatted>
 80022a8:	6138      	str	r0, [r7, #16]

	// Adiciona o prefixo "ADCVALUES:"
	if (json_string != NULL) {
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d01b      	beq.n	80022e8 <ADC_GenerateJSON+0x160>
		size_t total_len = strlen(json_string) + 1;
 80022b0:	6938      	ldr	r0, [r7, #16]
 80022b2:	f7fe f865 	bl	8000380 <strlen>
 80022b6:	4603      	mov	r3, r0
 80022b8:	3301      	adds	r3, #1
 80022ba:	60fb      	str	r3, [r7, #12]
		char *final_string = (char*) malloc(total_len);
 80022bc:	68f8      	ldr	r0, [r7, #12]
 80022be:	f009 fcf7 	bl	800bcb0 <malloc>
 80022c2:	4603      	mov	r3, r0
 80022c4:	60bb      	str	r3, [r7, #8]
		if (final_string != NULL) {
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <ADC_GenerateJSON+0x150>
			snprintf(final_string, total_len, "%s", json_string);
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	4a11      	ldr	r2, [pc, #68]	@ (8002314 <ADC_GenerateJSON+0x18c>)
 80022d0:	68f9      	ldr	r1, [r7, #12]
 80022d2:	68b8      	ldr	r0, [r7, #8]
 80022d4:	f00a fb48 	bl	800c968 <sniprintf>
		}
		cJSON_free(json_string);
 80022d8:	6938      	ldr	r0, [r7, #16]
 80022da:	f7ff fdb9 	bl	8001e50 <cJSON_free>
		cJSON_Delete(root);
 80022de:	69f8      	ldr	r0, [r7, #28]
 80022e0:	f7fe fd72 	bl	8000dc8 <cJSON_Delete>
		return final_string;
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	e003      	b.n	80022f0 <ADC_GenerateJSON+0x168>
	}

	cJSON_Delete(root);
 80022e8:	69f8      	ldr	r0, [r7, #28]
 80022ea:	f7fe fd6d 	bl	8000dc8 <cJSON_Delete>
	return NULL;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3728      	adds	r7, #40	@ 0x28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	0800f724 	.word	0x0800f724
 80022fc:	24000240 	.word	0x24000240
 8002300:	0800f72c 	.word	0x0800f72c
 8002304:	0800f730 	.word	0x0800f730
 8002308:	0800f738 	.word	0x0800f738
 800230c:	24000284 	.word	0x24000284
 8002310:	0800f740 	.word	0x0800f740
 8002314:	0800f748 	.word	0x0800f748

08002318 <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 800231c:	f7fe fb26 	bl	800096c <AD7998_U16_ReadAllChannels>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 8002326:	4807      	ldr	r0, [pc, #28]	@ (8002344 <ADC_Read_Cycle+0x2c>)
 8002328:	f00a fb16 	bl	800c958 <puts>
		return;
 800232c:	e008      	b.n	8002340 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 800232e:	f7fe fb4b 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 8002338:	4803      	ldr	r0, [pc, #12]	@ (8002348 <ADC_Read_Cycle+0x30>)
 800233a:	f00a fb0d 	bl	800c958 <puts>
		return;
 800233e:	bf00      	nop
	}
}
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	0800f74c 	.word	0x0800f74c
 8002348:	0800f764 	.word	0x0800f764

0800234c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8002352:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002354:	f000 fb6a 	bl	8002a2c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002358:	f000 ff52 	bl	8003200 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800235c:	f000 f8d4 	bl	8002508 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002360:	f000 fae4 	bl	800292c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002364:	f000 fa96 	bl	8002894 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8002368:	f000 f94c 	bl	8002604 <MX_I2C1_Init>
  MX_I2C2_Init();
 800236c:	f000 f98a 	bl	8002684 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002370:	f000 fa44 	bl	80027fc <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8002374:	f000 f9c6 	bl	8002704 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 8002378:	484f      	ldr	r0, [pc, #316]	@ (80024b8 <main+0x16c>)
 800237a:	f7ff feb5 	bl	80020e8 <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 800237e:	484f      	ldr	r0, [pc, #316]	@ (80024bc <main+0x170>)
 8002380:	f7ff feb2 	bl	80020e8 <I2C_Scanner>

	TIM5_Start_IC();
 8002384:	f000 fb0a 	bl	800299c <TIM5_Start_IC>

	//Protocolo de Software Desktop
	huart_instance = huart1;
 8002388:	4a4d      	ldr	r2, [pc, #308]	@ (80024c0 <main+0x174>)
 800238a:	4b4e      	ldr	r3, [pc, #312]	@ (80024c4 <main+0x178>)
 800238c:	4610      	mov	r0, r2
 800238e:	4619      	mov	r1, r3
 8002390:	2394      	movs	r3, #148	@ 0x94
 8002392:	461a      	mov	r2, r3
 8002394:	f00a fceb 	bl	800cd6e <memcpy>

	serial_ResetBuffers();
 8002398:	f7ff fda8 	bl	8001eec <serial_ResetBuffers>
	HAL_UART_Receive_IT(&huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 800239c:	2201      	movs	r2, #1
 800239e:	494a      	ldr	r1, [pc, #296]	@ (80024c8 <main+0x17c>)
 80023a0:	4847      	ldr	r0, [pc, #284]	@ (80024c0 <main+0x174>)
 80023a2:	f006 ff81 	bl	80092a8 <HAL_UART_Receive_IT>

	serial_CheckConnection();
 80023a6:	f7ff fe6f 	bl	8002088 <serial_CheckConnection>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 80023aa:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 80024cc <main+0x180>
 80023ae:	4843      	ldr	r0, [pc, #268]	@ (80024bc <main+0x170>)
 80023b0:	f7fe fa4a 	bl	8000848 <AD7998_Init>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d002      	beq.n	80023c0 <main+0x74>
		printf("Failed to initialize ADCs!\r\n");
 80023ba:	4845      	ldr	r0, [pc, #276]	@ (80024d0 <main+0x184>)
 80023bc:	f00a facc 	bl	800c958 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 80023c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023c4:	2101      	movs	r1, #1
 80023c6:	203a      	movs	r0, #58	@ 0x3a
 80023c8:	f7fe fb5c 	bl	8000a84 <VR_Init>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d103      	bne.n	80023da <main+0x8e>
		printf("Sensores VR inicializados com sucesso!\r\n");
 80023d2:	4840      	ldr	r0, [pc, #256]	@ (80024d4 <main+0x188>)
 80023d4:	f00a fac0 	bl	800c958 <puts>
 80023d8:	e002      	b.n	80023e0 <main+0x94>
	}else printf("Erro ao iniciar os sensores VR!\r\n");
 80023da:	483f      	ldr	r0, [pc, #252]	@ (80024d8 <main+0x18c>)
 80023dc:	f00a fabc 	bl	800c958 <puts>

	printf("\r\n");
 80023e0:	483e      	ldr	r0, [pc, #248]	@ (80024dc <main+0x190>)
 80023e2:	f00a fab9 	bl	800c958 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		ADC_Read_Cycle();
 80023e6:	f7ff ff97 	bl	8002318 <ADC_Read_Cycle>
		HAL_Delay(10000);
 80023ea:	f242 7010 	movw	r0, #10000	@ 0x2710
 80023ee:	f000 ff99 	bl	8003324 <HAL_Delay>

		static uint32_t last_vr_send = 0;
		if (HAL_GetTick() - last_vr_send >= 1000) {
 80023f2:	f000 ff8b 	bl	800330c <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	4b39      	ldr	r3, [pc, #228]	@ (80024e0 <main+0x194>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002402:	d32c      	bcc.n	800245e <main+0x112>
			last_vr_send = HAL_GetTick();
 8002404:	f000 ff82 	bl	800330c <HAL_GetTick>
 8002408:	4603      	mov	r3, r0
 800240a:	4a35      	ldr	r2, [pc, #212]	@ (80024e0 <main+0x194>)
 800240c:	6013      	str	r3, [r2, #0]

			char vr_json[512];
			if (VR_GenerateJSON(vr_json, sizeof(vr_json)) > 0) {
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe fc45 	bl	8000ca4 <VR_GenerateJSON>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	dd04      	ble.n	800242a <main+0xde>
				printf("%s", vr_json);
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	4619      	mov	r1, r3
 8002424:	482f      	ldr	r0, [pc, #188]	@ (80024e4 <main+0x198>)
 8002426:	f00a fa2f 	bl	800c888 <iprintf>
				// ou: sendCommand(vr_json, "OK", 5000);
			}

			// Debug individual
			printf("CKP: RPM=%.1f, Pulsos=%lu\r\n", ckp_sensor.rpm,
 800242a:	4b2f      	ldr	r3, [pc, #188]	@ (80024e8 <main+0x19c>)
 800242c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002430:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002434:	4b2c      	ldr	r3, [pc, #176]	@ (80024e8 <main+0x19c>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	ec53 2b17 	vmov	r2, r3, d7
 800243e:	482b      	ldr	r0, [pc, #172]	@ (80024ec <main+0x1a0>)
 8002440:	f00a fa22 	bl	800c888 <iprintf>
					ckp_sensor.pulse_count);
			printf("CMP: RPM=%.1f, Pulsos=%lu\r\n", cmp_sensor.rpm,
 8002444:	4b2a      	ldr	r3, [pc, #168]	@ (80024f0 <main+0x1a4>)
 8002446:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800244a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800244e:	4b28      	ldr	r3, [pc, #160]	@ (80024f0 <main+0x1a4>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	ec53 2b17 	vmov	r2, r3, d7
 8002458:	4826      	ldr	r0, [pc, #152]	@ (80024f4 <main+0x1a8>)
 800245a:	f00a fa15 	bl	800c888 <iprintf>
					cmp_sensor.pulse_count);
		}

		static uint32_t last_ADC_send = 0;
		if (HAL_GetTick() - last_ADC_send >= 1000) {
 800245e:	f000 ff55 	bl	800330c <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	4b24      	ldr	r3, [pc, #144]	@ (80024f8 <main+0x1ac>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800246e:	d3ba      	bcc.n	80023e6 <main+0x9a>
			last_ADC_send = HAL_GetTick();
 8002470:	f000 ff4c 	bl	800330c <HAL_GetTick>
 8002474:	4603      	mov	r3, r0
 8002476:	4a20      	ldr	r2, [pc, #128]	@ (80024f8 <main+0x1ac>)
 8002478:	6013      	str	r3, [r2, #0]

			char *adc_json = ADC_GenerateJSON();
 800247a:	f7ff fe85 	bl	8002188 <ADC_GenerateJSON>
 800247e:	f8c7 0204 	str.w	r0, [r7, #516]	@ 0x204

			if (adc_json != NULL) {
 8002482:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00f      	beq.n	80024aa <main+0x15e>
				printf("%s\r\n", adc_json);
 800248a:	f8d7 1204 	ldr.w	r1, [r7, #516]	@ 0x204
 800248e:	481b      	ldr	r0, [pc, #108]	@ (80024fc <main+0x1b0>)
 8002490:	f00a f9fa 	bl	800c888 <iprintf>

				serial_SendCommand(adc_json, "OK", 200);
 8002494:	22c8      	movs	r2, #200	@ 0xc8
 8002496:	491a      	ldr	r1, [pc, #104]	@ (8002500 <main+0x1b4>)
 8002498:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 800249c:	f7ff fd3c 	bl	8001f18 <serial_SendCommand>

				free(adc_json);
 80024a0:	f8d7 0204 	ldr.w	r0, [r7, #516]	@ 0x204
 80024a4:	f009 fc0c 	bl	800bcc0 <free>
 80024a8:	e002      	b.n	80024b0 <main+0x164>
			} else {
				printf("Erro ao gerar JSON dos ADCs\r\n");
 80024aa:	4816      	ldr	r0, [pc, #88]	@ (8002504 <main+0x1b8>)
 80024ac:	f00a fa54 	bl	800c958 <puts>
			}

			printf("\r\n");
 80024b0:	480a      	ldr	r0, [pc, #40]	@ (80024dc <main+0x190>)
 80024b2:	f00a fa51 	bl	800c958 <puts>
	while (1) {
 80024b6:	e796      	b.n	80023e6 <main+0x9a>
 80024b8:	240005d0 	.word	0x240005d0
 80024bc:	24000624 	.word	0x24000624
 80024c0:	24000534 	.word	0x24000534
 80024c4:	240006c4 	.word	0x240006c4
 80024c8:	24000528 	.word	0x24000528
 80024cc:	40533333 	.word	0x40533333
 80024d0:	0800f77c 	.word	0x0800f77c
 80024d4:	0800f798 	.word	0x0800f798
 80024d8:	0800f7c0 	.word	0x0800f7c0
 80024dc:	0800f7e4 	.word	0x0800f7e4
 80024e0:	240007ec 	.word	0x240007ec
 80024e4:	0800f748 	.word	0x0800f748
 80024e8:	240002c8 	.word	0x240002c8
 80024ec:	0800f7e8 	.word	0x0800f7e8
 80024f0:	240002fc 	.word	0x240002fc
 80024f4:	0800f804 	.word	0x0800f804
 80024f8:	240007f0 	.word	0x240007f0
 80024fc:	0800f820 	.word	0x0800f820
 8002500:	0800f828 	.word	0x0800f828
 8002504:	0800f82c 	.word	0x0800f82c

08002508 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b09c      	sub	sp, #112	@ 0x70
 800250c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800250e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002512:	224c      	movs	r2, #76	@ 0x4c
 8002514:	2100      	movs	r1, #0
 8002516:	4618      	mov	r0, r3
 8002518:	f00a fb84 	bl	800cc24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800251c:	1d3b      	adds	r3, r7, #4
 800251e:	2220      	movs	r2, #32
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f00a fb7e 	bl	800cc24 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002528:	2002      	movs	r0, #2
 800252a:	f002 feb5 	bl	8005298 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800252e:	2300      	movs	r3, #0
 8002530:	603b      	str	r3, [r7, #0]
 8002532:	4b32      	ldr	r3, [pc, #200]	@ (80025fc <SystemClock_Config+0xf4>)
 8002534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002536:	4a31      	ldr	r2, [pc, #196]	@ (80025fc <SystemClock_Config+0xf4>)
 8002538:	f023 0301 	bic.w	r3, r3, #1
 800253c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800253e:	4b2f      	ldr	r3, [pc, #188]	@ (80025fc <SystemClock_Config+0xf4>)
 8002540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	603b      	str	r3, [r7, #0]
 8002548:	4b2d      	ldr	r3, [pc, #180]	@ (8002600 <SystemClock_Config+0xf8>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002550:	4a2b      	ldr	r2, [pc, #172]	@ (8002600 <SystemClock_Config+0xf8>)
 8002552:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002556:	6193      	str	r3, [r2, #24]
 8002558:	4b29      	ldr	r3, [pc, #164]	@ (8002600 <SystemClock_Config+0xf8>)
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002560:	603b      	str	r3, [r7, #0]
 8002562:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002564:	bf00      	nop
 8002566:	4b26      	ldr	r3, [pc, #152]	@ (8002600 <SystemClock_Config+0xf8>)
 8002568:	699b      	ldr	r3, [r3, #24]
 800256a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800256e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002572:	d1f8      	bne.n	8002566 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002574:	2302      	movs	r3, #2
 8002576:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002578:	2301      	movs	r3, #1
 800257a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800257c:	2340      	movs	r3, #64	@ 0x40
 800257e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002580:	2302      	movs	r3, #2
 8002582:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002584:	2300      	movs	r3, #0
 8002586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002588:	2304      	movs	r3, #4
 800258a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
 800258c:	230f      	movs	r3, #15
 800258e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002590:	2302      	movs	r3, #2
 8002592:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002594:	2302      	movs	r3, #2
 8002596:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002598:	2302      	movs	r3, #2
 800259a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800259c:	230c      	movs	r3, #12
 800259e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 5120;
 80025a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ae:	4618      	mov	r0, r3
 80025b0:	f002 feac 	bl	800530c <HAL_RCC_OscConfig>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80025ba:	f000 fa63 	bl	8002a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025be:	233f      	movs	r3, #63	@ 0x3f
 80025c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025c2:	2303      	movs	r3, #3
 80025c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80025ce:	2340      	movs	r3, #64	@ 0x40
 80025d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 80025d2:	2350      	movs	r3, #80	@ 0x50
 80025d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 80025d6:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80025da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80025dc:	2340      	movs	r3, #64	@ 0x40
 80025de:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80025e0:	1d3b      	adds	r3, r7, #4
 80025e2:	2102      	movs	r1, #2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f003 faeb 	bl	8005bc0 <HAL_RCC_ClockConfig>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <SystemClock_Config+0xec>
  {
    Error_Handler();
 80025f0:	f000 fa48 	bl	8002a84 <Error_Handler>
  }
}
 80025f4:	bf00      	nop
 80025f6:	3770      	adds	r7, #112	@ 0x70
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	58000400 	.word	0x58000400
 8002600:	58024800 	.word	0x58024800

08002604 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002608:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <MX_I2C1_Init+0x74>)
 800260a:	4a1c      	ldr	r2, [pc, #112]	@ (800267c <MX_I2C1_Init+0x78>)
 800260c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CB3;
 800260e:	4b1a      	ldr	r3, [pc, #104]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002610:	4a1b      	ldr	r2, [pc, #108]	@ (8002680 <MX_I2C1_Init+0x7c>)
 8002612:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002614:	4b18      	ldr	r3, [pc, #96]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800261a:	4b17      	ldr	r3, [pc, #92]	@ (8002678 <MX_I2C1_Init+0x74>)
 800261c:	2201      	movs	r2, #1
 800261e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002620:	4b15      	ldr	r3, [pc, #84]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002622:	2200      	movs	r2, #0
 8002624:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002626:	4b14      	ldr	r3, [pc, #80]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002628:	2200      	movs	r2, #0
 800262a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800262c:	4b12      	ldr	r3, [pc, #72]	@ (8002678 <MX_I2C1_Init+0x74>)
 800262e:	2200      	movs	r2, #0
 8002630:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002632:	4b11      	ldr	r3, [pc, #68]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002634:	2200      	movs	r2, #0
 8002636:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002638:	4b0f      	ldr	r3, [pc, #60]	@ (8002678 <MX_I2C1_Init+0x74>)
 800263a:	2200      	movs	r2, #0
 800263c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800263e:	480e      	ldr	r0, [pc, #56]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002640:	f001 ff3c 	bl	80044bc <HAL_I2C_Init>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800264a:	f000 fa1b 	bl	8002a84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800264e:	2100      	movs	r1, #0
 8002650:	4809      	ldr	r0, [pc, #36]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002652:	f002 fd89 	bl	8005168 <HAL_I2CEx_ConfigAnalogFilter>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800265c:	f000 fa12 	bl	8002a84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002660:	2100      	movs	r1, #0
 8002662:	4805      	ldr	r0, [pc, #20]	@ (8002678 <MX_I2C1_Init+0x74>)
 8002664:	f002 fdcb 	bl	80051fe <HAL_I2CEx_ConfigDigitalFilter>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800266e:	f000 fa09 	bl	8002a84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	240005d0 	.word	0x240005d0
 800267c:	40005400 	.word	0x40005400
 8002680:	00707cb3 	.word	0x00707cb3

08002684 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <MX_I2C2_Init+0x74>)
 800268a:	4a1c      	ldr	r2, [pc, #112]	@ (80026fc <MX_I2C2_Init+0x78>)
 800268c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CB3;
 800268e:	4b1a      	ldr	r3, [pc, #104]	@ (80026f8 <MX_I2C2_Init+0x74>)
 8002690:	4a1b      	ldr	r2, [pc, #108]	@ (8002700 <MX_I2C2_Init+0x7c>)
 8002692:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002694:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <MX_I2C2_Init+0x74>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800269a:	4b17      	ldr	r3, [pc, #92]	@ (80026f8 <MX_I2C2_Init+0x74>)
 800269c:	2201      	movs	r2, #1
 800269e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026a0:	4b15      	ldr	r3, [pc, #84]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80026a6:	4b14      	ldr	r3, [pc, #80]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026ac:	4b12      	ldr	r3, [pc, #72]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026b2:	4b11      	ldr	r3, [pc, #68]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026b8:	4b0f      	ldr	r3, [pc, #60]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80026be:	480e      	ldr	r0, [pc, #56]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026c0:	f001 fefc 	bl	80044bc <HAL_I2C_Init>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80026ca:	f000 f9db 	bl	8002a84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026ce:	2100      	movs	r1, #0
 80026d0:	4809      	ldr	r0, [pc, #36]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026d2:	f002 fd49 	bl	8005168 <HAL_I2CEx_ConfigAnalogFilter>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80026dc:	f000 f9d2 	bl	8002a84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80026e0:	2100      	movs	r1, #0
 80026e2:	4805      	ldr	r0, [pc, #20]	@ (80026f8 <MX_I2C2_Init+0x74>)
 80026e4:	f002 fd8b 	bl	80051fe <HAL_I2CEx_ConfigDigitalFilter>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80026ee:	f000 f9c9 	bl	8002a84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	24000624 	.word	0x24000624
 80026fc:	40005800 	.word	0x40005800
 8002700:	00707cb3 	.word	0x00707cb3

08002704 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08c      	sub	sp, #48	@ 0x30
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270a:	f107 0320 	add.w	r3, r7, #32
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	605a      	str	r2, [r3, #4]
 8002714:	609a      	str	r2, [r3, #8]
 8002716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002718:	f107 0314 	add.w	r3, r7, #20
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002724:	1d3b      	adds	r3, r7, #4
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	605a      	str	r2, [r3, #4]
 800272c:	609a      	str	r2, [r3, #8]
 800272e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002730:	4b30      	ldr	r3, [pc, #192]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 8002732:	4a31      	ldr	r2, [pc, #196]	@ (80027f8 <MX_TIM5_Init+0xf4>)
 8002734:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 124;
 8002736:	4b2f      	ldr	r3, [pc, #188]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 8002738:	227c      	movs	r2, #124	@ 0x7c
 800273a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800273c:	4b2d      	ldr	r3, [pc, #180]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002742:	4b2c      	ldr	r3, [pc, #176]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 8002744:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002748:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800274a:	4b2a      	ldr	r3, [pc, #168]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 800274c:	2200      	movs	r2, #0
 800274e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002750:	4b28      	ldr	r3, [pc, #160]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 8002752:	2200      	movs	r2, #0
 8002754:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002756:	4827      	ldr	r0, [pc, #156]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 8002758:	f005 fbea 	bl	8007f30 <HAL_TIM_Base_Init>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8002762:	f000 f98f 	bl	8002a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800276a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800276c:	f107 0320 	add.w	r3, r7, #32
 8002770:	4619      	mov	r1, r3
 8002772:	4820      	ldr	r0, [pc, #128]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 8002774:	f005 ff88 	bl	8008688 <HAL_TIM_ConfigClockSource>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800277e:	f000 f981 	bl	8002a84 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002782:	481c      	ldr	r0, [pc, #112]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 8002784:	f005 fc2b 	bl	8007fde <HAL_TIM_IC_Init>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800278e:	f000 f979 	bl	8002a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002796:	2300      	movs	r3, #0
 8002798:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800279a:	f107 0314 	add.w	r3, r7, #20
 800279e:	4619      	mov	r1, r3
 80027a0:	4814      	ldr	r0, [pc, #80]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 80027a2:	f006 fb63 	bl	8008e6c <HAL_TIMEx_MasterConfigSynchronization>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 80027ac:	f000 f96a 	bl	8002a84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027b0:	2300      	movs	r3, #0
 80027b2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80027b4:	2301      	movs	r3, #1
 80027b6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027b8:	2300      	movs	r3, #0
 80027ba:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80027c0:	1d3b      	adds	r3, r7, #4
 80027c2:	2200      	movs	r2, #0
 80027c4:	4619      	mov	r1, r3
 80027c6:	480b      	ldr	r0, [pc, #44]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 80027c8:	f005 fec1 	bl	800854e <HAL_TIM_IC_ConfigChannel>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 80027d2:	f000 f957 	bl	8002a84 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80027d6:	1d3b      	adds	r3, r7, #4
 80027d8:	2204      	movs	r2, #4
 80027da:	4619      	mov	r1, r3
 80027dc:	4805      	ldr	r0, [pc, #20]	@ (80027f4 <MX_TIM5_Init+0xf0>)
 80027de:	f005 feb6 	bl	800854e <HAL_TIM_IC_ConfigChannel>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 80027e8:	f000 f94c 	bl	8002a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80027ec:	bf00      	nop
 80027ee:	3730      	adds	r7, #48	@ 0x30
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	24000678 	.word	0x24000678
 80027f8:	40000c00 	.word	0x40000c00

080027fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002800:	4b22      	ldr	r3, [pc, #136]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002802:	4a23      	ldr	r2, [pc, #140]	@ (8002890 <MX_USART1_UART_Init+0x94>)
 8002804:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002806:	4b21      	ldr	r3, [pc, #132]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002808:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800280c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800280e:	4b1f      	ldr	r3, [pc, #124]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002810:	2200      	movs	r2, #0
 8002812:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002814:	4b1d      	ldr	r3, [pc, #116]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002816:	2200      	movs	r2, #0
 8002818:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800281a:	4b1c      	ldr	r3, [pc, #112]	@ (800288c <MX_USART1_UART_Init+0x90>)
 800281c:	2200      	movs	r2, #0
 800281e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002820:	4b1a      	ldr	r3, [pc, #104]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002822:	220c      	movs	r2, #12
 8002824:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002826:	4b19      	ldr	r3, [pc, #100]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002828:	2200      	movs	r2, #0
 800282a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800282c:	4b17      	ldr	r3, [pc, #92]	@ (800288c <MX_USART1_UART_Init+0x90>)
 800282e:	2200      	movs	r2, #0
 8002830:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002832:	4b16      	ldr	r3, [pc, #88]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002834:	2200      	movs	r2, #0
 8002836:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002838:	4b14      	ldr	r3, [pc, #80]	@ (800288c <MX_USART1_UART_Init+0x90>)
 800283a:	2200      	movs	r2, #0
 800283c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800283e:	4b13      	ldr	r3, [pc, #76]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002840:	2200      	movs	r2, #0
 8002842:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002844:	4811      	ldr	r0, [pc, #68]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002846:	f006 fbbd 	bl	8008fc4 <HAL_UART_Init>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002850:	f000 f918 	bl	8002a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002854:	2100      	movs	r1, #0
 8002856:	480d      	ldr	r0, [pc, #52]	@ (800288c <MX_USART1_UART_Init+0x90>)
 8002858:	f009 f95f 	bl	800bb1a <HAL_UARTEx_SetTxFifoThreshold>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002862:	f000 f90f 	bl	8002a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002866:	2100      	movs	r1, #0
 8002868:	4808      	ldr	r0, [pc, #32]	@ (800288c <MX_USART1_UART_Init+0x90>)
 800286a:	f009 f994 	bl	800bb96 <HAL_UARTEx_SetRxFifoThreshold>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002874:	f000 f906 	bl	8002a84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002878:	4804      	ldr	r0, [pc, #16]	@ (800288c <MX_USART1_UART_Init+0x90>)
 800287a:	f009 f915 	bl	800baa8 <HAL_UARTEx_DisableFifoMode>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002884:	f000 f8fe 	bl	8002a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002888:	bf00      	nop
 800288a:	bd80      	pop	{r7, pc}
 800288c:	240006c4 	.word	0x240006c4
 8002890:	40011000 	.word	0x40011000

08002894 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002898:	4b22      	ldr	r3, [pc, #136]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 800289a:	4a23      	ldr	r2, [pc, #140]	@ (8002928 <MX_USART3_UART_Init+0x94>)
 800289c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800289e:	4b21      	ldr	r3, [pc, #132]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80028a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80028ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80028b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80028b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028ba:	220c      	movs	r2, #12
 80028bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028be:	4b19      	ldr	r3, [pc, #100]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80028c4:	4b17      	ldr	r3, [pc, #92]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028ca:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028d0:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028d8:	2200      	movs	r2, #0
 80028da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80028dc:	4811      	ldr	r0, [pc, #68]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028de:	f006 fb71 	bl	8008fc4 <HAL_UART_Init>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80028e8:	f000 f8cc 	bl	8002a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028ec:	2100      	movs	r1, #0
 80028ee:	480d      	ldr	r0, [pc, #52]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 80028f0:	f009 f913 	bl	800bb1a <HAL_UARTEx_SetTxFifoThreshold>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80028fa:	f000 f8c3 	bl	8002a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028fe:	2100      	movs	r1, #0
 8002900:	4808      	ldr	r0, [pc, #32]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 8002902:	f009 f948 	bl	800bb96 <HAL_UARTEx_SetRxFifoThreshold>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800290c:	f000 f8ba 	bl	8002a84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002910:	4804      	ldr	r0, [pc, #16]	@ (8002924 <MX_USART3_UART_Init+0x90>)
 8002912:	f009 f8c9 	bl	800baa8 <HAL_UARTEx_DisableFifoMode>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800291c:	f000 f8b2 	bl	8002a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002920:	bf00      	nop
 8002922:	bd80      	pop	{r7, pc}
 8002924:	24000758 	.word	0x24000758
 8002928:	40004800 	.word	0x40004800

0800292c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002932:	4b19      	ldr	r3, [pc, #100]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002938:	4a17      	ldr	r2, [pc, #92]	@ (8002998 <MX_GPIO_Init+0x6c>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002950:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002956:	4a10      	ldr	r2, [pc, #64]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002958:	f043 0302 	orr.w	r3, r3, #2
 800295c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002960:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800296e:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002970:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002974:	4a08      	ldr	r2, [pc, #32]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002976:	f043 0308 	orr.w	r3, r3, #8
 800297a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800297e:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <MX_GPIO_Init+0x6c>)
 8002980:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800298c:	bf00      	nop
 800298e:	3714      	adds	r7, #20
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	58024400 	.word	0x58024400

0800299c <TIM5_Start_IC>:

/* USER CODE BEGIN 4 */
void TIM5_Start_IC(void) {
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
    HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80029a0:	2100      	movs	r1, #0
 80029a2:	4804      	ldr	r0, [pc, #16]	@ (80029b4 <TIM5_Start_IC+0x18>)
 80029a4:	f005 fb7c 	bl	80080a0 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80029a8:	2104      	movs	r1, #4
 80029aa:	4802      	ldr	r0, [pc, #8]	@ (80029b4 <TIM5_Start_IC+0x18>)
 80029ac:	f005 fb78 	bl	80080a0 <HAL_TIM_IC_Start_IT>
}
 80029b0:	bf00      	nop
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	24000678 	.word	0x24000678

080029b8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a04      	ldr	r2, [pc, #16]	@ (80029d8 <HAL_UART_RxCpltCallback+0x20>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 80029ca:	f7ff fa51 	bl	8001e70 <PROTOCOL_RX_Callback>
	}
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40011000 	.word	0x40011000

080029dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a04      	ldr	r2, [pc, #16]	@ (80029fc <HAL_UART_TxCpltCallback+0x20>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d101      	bne.n	80029f2 <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 80029ee:	f7ff fa67 	bl	8001ec0 <PROTOCOL_TX_Callback>
	}
}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40011000 	.word	0x40011000

08002a00 <_write>:

int _write(int file, char *ptr, int len) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a14:	68b9      	ldr	r1, [r7, #8]
 8002a16:	4804      	ldr	r0, [pc, #16]	@ (8002a28 <_write+0x28>)
 8002a18:	f006 fb24 	bl	8009064 <HAL_UART_Transmit>
	return len;
 8002a1c:	687b      	ldr	r3, [r7, #4]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	24000758 	.word	0x24000758

08002a2c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002a32:	463b      	mov	r3, r7
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002a3e:	f000 fdb1 	bl	80035a4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002a42:	2301      	movs	r3, #1
 8002a44:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002a4e:	231f      	movs	r3, #31
 8002a50:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002a52:	2387      	movs	r3, #135	@ 0x87
 8002a54:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002a62:	2301      	movs	r3, #1
 8002a64:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002a66:	2300      	movs	r3, #0
 8002a68:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002a6e:	463b      	mov	r3, r7
 8002a70:	4618      	mov	r0, r3
 8002a72:	f000 fdcf 	bl	8003614 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002a76:	2004      	movs	r0, #4
 8002a78:	f000 fdac 	bl	80035d4 <HAL_MPU_Enable>

}
 8002a7c:	bf00      	nop
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a88:	b672      	cpsid	i
}
 8002a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002a8c:	bf00      	nop
 8002a8e:	e7fd      	b.n	8002a8c <Error_Handler+0x8>

08002a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a96:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <HAL_MspInit+0x30>)
 8002a98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002a9c:	4a08      	ldr	r2, [pc, #32]	@ (8002ac0 <HAL_MspInit+0x30>)
 8002a9e:	f043 0302 	orr.w	r3, r3, #2
 8002aa2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002aa6:	4b06      	ldr	r3, [pc, #24]	@ (8002ac0 <HAL_MspInit+0x30>)
 8002aa8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	607b      	str	r3, [r7, #4]
 8002ab2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	58024400 	.word	0x58024400

08002ac4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b0bc      	sub	sp, #240	@ 0xf0
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002acc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	605a      	str	r2, [r3, #4]
 8002ad6:	609a      	str	r2, [r3, #8]
 8002ad8:	60da      	str	r2, [r3, #12]
 8002ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002adc:	f107 0318 	add.w	r3, r7, #24
 8002ae0:	22c0      	movs	r2, #192	@ 0xc0
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f00a f89d 	bl	800cc24 <memset>
  if(hi2c->Instance==I2C1)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a4d      	ldr	r2, [pc, #308]	@ (8002c24 <HAL_I2C_MspInit+0x160>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d146      	bne.n	8002b82 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002af4:	f04f 0208 	mov.w	r2, #8
 8002af8:	f04f 0300 	mov.w	r3, #0
 8002afc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002b00:	2300      	movs	r3, #0
 8002b02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b06:	f107 0318 	add.w	r3, r7, #24
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f003 fbe4 	bl	80062d8 <HAL_RCCEx_PeriphCLKConfig>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002b16:	f7ff ffb5 	bl	8002a84 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1a:	4b43      	ldr	r3, [pc, #268]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b20:	4a41      	ldr	r2, [pc, #260]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002b22:	f043 0302 	orr.w	r3, r3, #2
 8002b26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b2a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002b2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	617b      	str	r3, [r7, #20]
 8002b36:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b38:	23c0      	movs	r3, #192	@ 0xc0
 8002b3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b3e:	2312      	movs	r3, #18
 8002b40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b50:	2304      	movs	r3, #4
 8002b52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b56:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4833      	ldr	r0, [pc, #204]	@ (8002c2c <HAL_I2C_MspInit+0x168>)
 8002b5e:	f001 fafd 	bl	800415c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b62:	4b31      	ldr	r3, [pc, #196]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002b64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b68:	4a2f      	ldr	r2, [pc, #188]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002b6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b6e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b72:	4b2d      	ldr	r3, [pc, #180]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002b74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b7c:	613b      	str	r3, [r7, #16]
 8002b7e:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002b80:	e04b      	b.n	8002c1a <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a2a      	ldr	r2, [pc, #168]	@ (8002c30 <HAL_I2C_MspInit+0x16c>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d146      	bne.n	8002c1a <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002b8c:	f04f 0208 	mov.w	r2, #8
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b9e:	f107 0318 	add.w	r3, r7, #24
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f003 fb98 	bl	80062d8 <HAL_RCCEx_PeriphCLKConfig>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8002bae:	f7ff ff69 	bl	8002a84 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002bb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002bba:	f043 0302 	orr.w	r3, r3, #2
 8002bbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bc2:	4b19      	ldr	r3, [pc, #100]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002bc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002bd0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002bd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bd8:	2312      	movs	r3, #18
 8002bda:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be4:	2300      	movs	r3, #0
 8002be6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002bea:	2304      	movs	r3, #4
 8002bec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bf0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	480d      	ldr	r0, [pc, #52]	@ (8002c2c <HAL_I2C_MspInit+0x168>)
 8002bf8:	f001 fab0 	bl	800415c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002bfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002c02:	4a09      	ldr	r2, [pc, #36]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002c04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_I2C_MspInit+0x164>)
 8002c0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002c12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	68bb      	ldr	r3, [r7, #8]
}
 8002c1a:	bf00      	nop
 8002c1c:	37f0      	adds	r7, #240	@ 0xf0
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40005400 	.word	0x40005400
 8002c28:	58024400 	.word	0x58024400
 8002c2c:	58020400 	.word	0x58020400
 8002c30:	40005800 	.word	0x40005800

08002c34 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08a      	sub	sp, #40	@ 0x28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c3c:	f107 0314 	add.w	r3, r7, #20
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	605a      	str	r2, [r3, #4]
 8002c46:	609a      	str	r2, [r3, #8]
 8002c48:	60da      	str	r2, [r3, #12]
 8002c4a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM5)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a1e      	ldr	r2, [pc, #120]	@ (8002ccc <HAL_TIM_Base_MspInit+0x98>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d135      	bne.n	8002cc2 <HAL_TIM_Base_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c56:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd0 <HAL_TIM_Base_MspInit+0x9c>)
 8002c58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd0 <HAL_TIM_Base_MspInit+0x9c>)
 8002c5e:	f043 0308 	orr.w	r3, r3, #8
 8002c62:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002c66:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd0 <HAL_TIM_Base_MspInit+0x9c>)
 8002c68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002c6c:	f003 0308 	and.w	r3, r3, #8
 8002c70:	613b      	str	r3, [r7, #16]
 8002c72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c74:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <HAL_TIM_Base_MspInit+0x9c>)
 8002c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c7a:	4a15      	ldr	r2, [pc, #84]	@ (8002cd0 <HAL_TIM_Base_MspInit+0x9c>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c84:	4b12      	ldr	r3, [pc, #72]	@ (8002cd0 <HAL_TIM_Base_MspInit+0x9c>)
 8002c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 8002c92:	2303      	movs	r3, #3
 8002c94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c96:	2302      	movs	r3, #2
 8002c98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca6:	f107 0314 	add.w	r3, r7, #20
 8002caa:	4619      	mov	r1, r3
 8002cac:	4809      	ldr	r0, [pc, #36]	@ (8002cd4 <HAL_TIM_Base_MspInit+0xa0>)
 8002cae:	f001 fa55 	bl	800415c <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	2032      	movs	r0, #50	@ 0x32
 8002cb8:	f000 fc3f 	bl	800353a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002cbc:	2032      	movs	r0, #50	@ 0x32
 8002cbe:	f000 fc56 	bl	800356e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8002cc2:	bf00      	nop
 8002cc4:	3728      	adds	r7, #40	@ 0x28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40000c00 	.word	0x40000c00
 8002cd0:	58024400 	.word	0x58024400
 8002cd4:	58020000 	.word	0x58020000

08002cd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b0bc      	sub	sp, #240	@ 0xf0
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	605a      	str	r2, [r3, #4]
 8002cea:	609a      	str	r2, [r3, #8]
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002cf0:	f107 0318 	add.w	r3, r7, #24
 8002cf4:	22c0      	movs	r2, #192	@ 0xc0
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f009 ff93 	bl	800cc24 <memset>
  if(huart->Instance==USART1)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a51      	ldr	r2, [pc, #324]	@ (8002e48 <HAL_UART_MspInit+0x170>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d14f      	bne.n	8002da8 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d08:	f04f 0201 	mov.w	r2, #1
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d1a:	f107 0318 	add.w	r3, r7, #24
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f003 fada 	bl	80062d8 <HAL_RCCEx_PeriphCLKConfig>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002d2a:	f7ff feab 	bl	8002a84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d2e:	4b47      	ldr	r3, [pc, #284]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002d30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d34:	4a45      	ldr	r2, [pc, #276]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002d36:	f043 0310 	orr.w	r3, r3, #16
 8002d3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d3e:	4b43      	ldr	r3, [pc, #268]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d44:	f003 0310 	and.w	r3, r3, #16
 8002d48:	617b      	str	r3, [r7, #20]
 8002d4a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4c:	4b3f      	ldr	r3, [pc, #252]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d52:	4a3e      	ldr	r2, [pc, #248]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002d54:	f043 0302 	orr.w	r3, r3, #2
 8002d58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	613b      	str	r3, [r7, #16]
 8002d68:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002d6a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002d6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d72:	2302      	movs	r3, #2
 8002d74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002d84:	2304      	movs	r3, #4
 8002d86:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d8a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002d8e:	4619      	mov	r1, r3
 8002d90:	482f      	ldr	r0, [pc, #188]	@ (8002e50 <HAL_UART_MspInit+0x178>)
 8002d92:	f001 f9e3 	bl	800415c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d96:	2200      	movs	r2, #0
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2025      	movs	r0, #37	@ 0x25
 8002d9c:	f000 fbcd 	bl	800353a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002da0:	2025      	movs	r0, #37	@ 0x25
 8002da2:	f000 fbe4 	bl	800356e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002da6:	e04b      	b.n	8002e40 <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a29      	ldr	r2, [pc, #164]	@ (8002e54 <HAL_UART_MspInit+0x17c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d146      	bne.n	8002e40 <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002db2:	f04f 0202 	mov.w	r2, #2
 8002db6:	f04f 0300 	mov.w	r3, #0
 8002dba:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dc4:	f107 0318 	add.w	r3, r7, #24
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f003 fa85 	bl	80062d8 <HAL_RCCEx_PeriphCLKConfig>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8002dd4:	f7ff fe56 	bl	8002a84 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002dda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dde:	4a1b      	ldr	r2, [pc, #108]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002de0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002de4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002de8:	4b18      	ldr	r3, [pc, #96]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002dea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002dee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002df6:	4b15      	ldr	r3, [pc, #84]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002df8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002dfc:	4a13      	ldr	r2, [pc, #76]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002dfe:	f043 0308 	orr.w	r3, r3, #8
 8002e02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e06:	4b11      	ldr	r3, [pc, #68]	@ (8002e4c <HAL_UART_MspInit+0x174>)
 8002e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e0c:	f003 0308 	and.w	r3, r3, #8
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e14:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002e18:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e22:	2300      	movs	r3, #0
 8002e24:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e2e:	2307      	movs	r3, #7
 8002e30:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e34:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4807      	ldr	r0, [pc, #28]	@ (8002e58 <HAL_UART_MspInit+0x180>)
 8002e3c:	f001 f98e 	bl	800415c <HAL_GPIO_Init>
}
 8002e40:	bf00      	nop
 8002e42:	37f0      	adds	r7, #240	@ 0xf0
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40011000 	.word	0x40011000
 8002e4c:	58024400 	.word	0x58024400
 8002e50:	58020400 	.word	0x58020400
 8002e54:	40004800 	.word	0x40004800
 8002e58:	58020c00 	.word	0x58020c00

08002e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e60:	bf00      	nop
 8002e62:	e7fd      	b.n	8002e60 <NMI_Handler+0x4>

08002e64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e68:	bf00      	nop
 8002e6a:	e7fd      	b.n	8002e68 <HardFault_Handler+0x4>

08002e6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e70:	bf00      	nop
 8002e72:	e7fd      	b.n	8002e70 <MemManage_Handler+0x4>

08002e74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e78:	bf00      	nop
 8002e7a:	e7fd      	b.n	8002e78 <BusFault_Handler+0x4>

08002e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e80:	bf00      	nop
 8002e82:	e7fd      	b.n	8002e80 <UsageFault_Handler+0x4>

08002e84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e92:	b480      	push	{r7}
 8002e94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002eb2:	f000 fa17 	bl	80032e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eb6:	bf00      	nop
 8002eb8:	bd80      	pop	{r7, pc}
	...

08002ebc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ec0:	4802      	ldr	r0, [pc, #8]	@ (8002ecc <USART1_IRQHandler+0x10>)
 8002ec2:	f006 fa3d 	bl	8009340 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	240006c4 	.word	0x240006c4

08002ed0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002ed4:	4802      	ldr	r0, [pc, #8]	@ (8002ee0 <TIM5_IRQHandler+0x10>)
 8002ed6:	f005 fa33 	bl	8008340 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	24000678 	.word	0x24000678

08002ee4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return 1;
 8002ee8:	2301      	movs	r3, #1
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <_kill>:

int _kill(int pid, int sig)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002efe:	f009 ff09 	bl	800cd14 <__errno>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2216      	movs	r2, #22
 8002f06:	601a      	str	r2, [r3, #0]
  return -1;
 8002f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <_exit>:

void _exit (int status)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff ffe7 	bl	8002ef4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f26:	bf00      	nop
 8002f28:	e7fd      	b.n	8002f26 <_exit+0x12>

08002f2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b086      	sub	sp, #24
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	60f8      	str	r0, [r7, #12]
 8002f32:	60b9      	str	r1, [r7, #8]
 8002f34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	e00a      	b.n	8002f52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f3c:	f3af 8000 	nop.w
 8002f40:	4601      	mov	r1, r0
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	60ba      	str	r2, [r7, #8]
 8002f48:	b2ca      	uxtb	r2, r1
 8002f4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	617b      	str	r3, [r7, #20]
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	dbf0      	blt.n	8002f3c <_read+0x12>
  }

  return len;
 8002f5a:	687b      	ldr	r3, [r7, #4]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f8c:	605a      	str	r2, [r3, #4]
  return 0;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <_isatty>:

int _isatty(int file)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fa4:	2301      	movs	r3, #1
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr

08002fb2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b085      	sub	sp, #20
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	60f8      	str	r0, [r7, #12]
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3714      	adds	r7, #20
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fd4:	4a14      	ldr	r2, [pc, #80]	@ (8003028 <_sbrk+0x5c>)
 8002fd6:	4b15      	ldr	r3, [pc, #84]	@ (800302c <_sbrk+0x60>)
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fe0:	4b13      	ldr	r3, [pc, #76]	@ (8003030 <_sbrk+0x64>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d102      	bne.n	8002fee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fe8:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <_sbrk+0x64>)
 8002fea:	4a12      	ldr	r2, [pc, #72]	@ (8003034 <_sbrk+0x68>)
 8002fec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fee:	4b10      	ldr	r3, [pc, #64]	@ (8003030 <_sbrk+0x64>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d207      	bcs.n	800300c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ffc:	f009 fe8a 	bl	800cd14 <__errno>
 8003000:	4603      	mov	r3, r0
 8003002:	220c      	movs	r2, #12
 8003004:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003006:	f04f 33ff 	mov.w	r3, #4294967295
 800300a:	e009      	b.n	8003020 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800300c:	4b08      	ldr	r3, [pc, #32]	@ (8003030 <_sbrk+0x64>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003012:	4b07      	ldr	r3, [pc, #28]	@ (8003030 <_sbrk+0x64>)
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4413      	add	r3, r2
 800301a:	4a05      	ldr	r2, [pc, #20]	@ (8003030 <_sbrk+0x64>)
 800301c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800301e:	68fb      	ldr	r3, [r7, #12]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	24080000 	.word	0x24080000
 800302c:	00000400 	.word	0x00000400
 8003030:	240007f4 	.word	0x240007f4
 8003034:	24000948 	.word	0x24000948

08003038 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800303c:	4b43      	ldr	r3, [pc, #268]	@ (800314c <SystemInit+0x114>)
 800303e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003042:	4a42      	ldr	r2, [pc, #264]	@ (800314c <SystemInit+0x114>)
 8003044:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003048:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800304c:	4b40      	ldr	r3, [pc, #256]	@ (8003150 <SystemInit+0x118>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	2b06      	cmp	r3, #6
 8003056:	d807      	bhi.n	8003068 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003058:	4b3d      	ldr	r3, [pc, #244]	@ (8003150 <SystemInit+0x118>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f023 030f 	bic.w	r3, r3, #15
 8003060:	4a3b      	ldr	r2, [pc, #236]	@ (8003150 <SystemInit+0x118>)
 8003062:	f043 0307 	orr.w	r3, r3, #7
 8003066:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003068:	4b3a      	ldr	r3, [pc, #232]	@ (8003154 <SystemInit+0x11c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a39      	ldr	r2, [pc, #228]	@ (8003154 <SystemInit+0x11c>)
 800306e:	f043 0301 	orr.w	r3, r3, #1
 8003072:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003074:	4b37      	ldr	r3, [pc, #220]	@ (8003154 <SystemInit+0x11c>)
 8003076:	2200      	movs	r2, #0
 8003078:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800307a:	4b36      	ldr	r3, [pc, #216]	@ (8003154 <SystemInit+0x11c>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	4935      	ldr	r1, [pc, #212]	@ (8003154 <SystemInit+0x11c>)
 8003080:	4b35      	ldr	r3, [pc, #212]	@ (8003158 <SystemInit+0x120>)
 8003082:	4013      	ands	r3, r2
 8003084:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003086:	4b32      	ldr	r3, [pc, #200]	@ (8003150 <SystemInit+0x118>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d007      	beq.n	80030a2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003092:	4b2f      	ldr	r3, [pc, #188]	@ (8003150 <SystemInit+0x118>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 030f 	bic.w	r3, r3, #15
 800309a:	4a2d      	ldr	r2, [pc, #180]	@ (8003150 <SystemInit+0x118>)
 800309c:	f043 0307 	orr.w	r3, r3, #7
 80030a0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80030a2:	4b2c      	ldr	r3, [pc, #176]	@ (8003154 <SystemInit+0x11c>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80030a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003154 <SystemInit+0x11c>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80030ae:	4b29      	ldr	r3, [pc, #164]	@ (8003154 <SystemInit+0x11c>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80030b4:	4b27      	ldr	r3, [pc, #156]	@ (8003154 <SystemInit+0x11c>)
 80030b6:	4a29      	ldr	r2, [pc, #164]	@ (800315c <SystemInit+0x124>)
 80030b8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80030ba:	4b26      	ldr	r3, [pc, #152]	@ (8003154 <SystemInit+0x11c>)
 80030bc:	4a28      	ldr	r2, [pc, #160]	@ (8003160 <SystemInit+0x128>)
 80030be:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80030c0:	4b24      	ldr	r3, [pc, #144]	@ (8003154 <SystemInit+0x11c>)
 80030c2:	4a28      	ldr	r2, [pc, #160]	@ (8003164 <SystemInit+0x12c>)
 80030c4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80030c6:	4b23      	ldr	r3, [pc, #140]	@ (8003154 <SystemInit+0x11c>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80030cc:	4b21      	ldr	r3, [pc, #132]	@ (8003154 <SystemInit+0x11c>)
 80030ce:	4a25      	ldr	r2, [pc, #148]	@ (8003164 <SystemInit+0x12c>)
 80030d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80030d2:	4b20      	ldr	r3, [pc, #128]	@ (8003154 <SystemInit+0x11c>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80030d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003154 <SystemInit+0x11c>)
 80030da:	4a22      	ldr	r2, [pc, #136]	@ (8003164 <SystemInit+0x12c>)
 80030dc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80030de:	4b1d      	ldr	r3, [pc, #116]	@ (8003154 <SystemInit+0x11c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80030e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003154 <SystemInit+0x11c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a1a      	ldr	r2, [pc, #104]	@ (8003154 <SystemInit+0x11c>)
 80030ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80030f0:	4b18      	ldr	r3, [pc, #96]	@ (8003154 <SystemInit+0x11c>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80030f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003168 <SystemInit+0x130>)
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	4b1c      	ldr	r3, [pc, #112]	@ (800316c <SystemInit+0x134>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003102:	d202      	bcs.n	800310a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003104:	4b1a      	ldr	r3, [pc, #104]	@ (8003170 <SystemInit+0x138>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800310a:	4b12      	ldr	r3, [pc, #72]	@ (8003154 <SystemInit+0x11c>)
 800310c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003110:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d113      	bne.n	8003140 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003118:	4b0e      	ldr	r3, [pc, #56]	@ (8003154 <SystemInit+0x11c>)
 800311a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800311e:	4a0d      	ldr	r2, [pc, #52]	@ (8003154 <SystemInit+0x11c>)
 8003120:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003124:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003128:	4b12      	ldr	r3, [pc, #72]	@ (8003174 <SystemInit+0x13c>)
 800312a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800312e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003130:	4b08      	ldr	r3, [pc, #32]	@ (8003154 <SystemInit+0x11c>)
 8003132:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003136:	4a07      	ldr	r2, [pc, #28]	@ (8003154 <SystemInit+0x11c>)
 8003138:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800313c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003140:	bf00      	nop
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	e000ed00 	.word	0xe000ed00
 8003150:	52002000 	.word	0x52002000
 8003154:	58024400 	.word	0x58024400
 8003158:	eaf6ed7f 	.word	0xeaf6ed7f
 800315c:	02020200 	.word	0x02020200
 8003160:	01ff0000 	.word	0x01ff0000
 8003164:	01010280 	.word	0x01010280
 8003168:	5c001000 	.word	0x5c001000
 800316c:	ffff0000 	.word	0xffff0000
 8003170:	51008108 	.word	0x51008108
 8003174:	52004000 	.word	0x52004000

08003178 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800317c:	4b09      	ldr	r3, [pc, #36]	@ (80031a4 <ExitRun0Mode+0x2c>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	4a08      	ldr	r2, [pc, #32]	@ (80031a4 <ExitRun0Mode+0x2c>)
 8003182:	f043 0302 	orr.w	r3, r3, #2
 8003186:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8003188:	bf00      	nop
 800318a:	4b06      	ldr	r3, [pc, #24]	@ (80031a4 <ExitRun0Mode+0x2c>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0f9      	beq.n	800318a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8003196:	bf00      	nop
 8003198:	bf00      	nop
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	58024800 	.word	0x58024800

080031a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80031a8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80031e4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80031ac:	f7ff ffe4 	bl	8003178 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80031b0:	f7ff ff42 	bl	8003038 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031b4:	480c      	ldr	r0, [pc, #48]	@ (80031e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80031b6:	490d      	ldr	r1, [pc, #52]	@ (80031ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80031b8:	4a0d      	ldr	r2, [pc, #52]	@ (80031f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80031ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031bc:	e002      	b.n	80031c4 <LoopCopyDataInit>

080031be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031c2:	3304      	adds	r3, #4

080031c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031c8:	d3f9      	bcc.n	80031be <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ca:	4a0a      	ldr	r2, [pc, #40]	@ (80031f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80031cc:	4c0a      	ldr	r4, [pc, #40]	@ (80031f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80031ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031d0:	e001      	b.n	80031d6 <LoopFillZerobss>

080031d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031d4:	3204      	adds	r2, #4

080031d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031d8:	d3fb      	bcc.n	80031d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031da:	f009 fda1 	bl	800cd20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031de:	f7ff f8b5 	bl	800234c <main>
  bx  lr
 80031e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031e4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80031e8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80031ec:	24000224 	.word	0x24000224
  ldr r2, =_sidata
 80031f0:	0800fc30 	.word	0x0800fc30
  ldr r2, =_sbss
 80031f4:	24000224 	.word	0x24000224
  ldr r4, =_ebss
 80031f8:	24000948 	.word	0x24000948

080031fc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031fc:	e7fe      	b.n	80031fc <ADC3_IRQHandler>
	...

08003200 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003206:	2003      	movs	r0, #3
 8003208:	f000 f98c 	bl	8003524 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800320c:	f002 fe8e 	bl	8005f2c <HAL_RCC_GetSysClockFreq>
 8003210:	4602      	mov	r2, r0
 8003212:	4b15      	ldr	r3, [pc, #84]	@ (8003268 <HAL_Init+0x68>)
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	4913      	ldr	r1, [pc, #76]	@ (800326c <HAL_Init+0x6c>)
 800321e:	5ccb      	ldrb	r3, [r1, r3]
 8003220:	f003 031f 	and.w	r3, r3, #31
 8003224:	fa22 f303 	lsr.w	r3, r2, r3
 8003228:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800322a:	4b0f      	ldr	r3, [pc, #60]	@ (8003268 <HAL_Init+0x68>)
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	4a0e      	ldr	r2, [pc, #56]	@ (800326c <HAL_Init+0x6c>)
 8003234:	5cd3      	ldrb	r3, [r2, r3]
 8003236:	f003 031f 	and.w	r3, r3, #31
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	fa22 f303 	lsr.w	r3, r2, r3
 8003240:	4a0b      	ldr	r2, [pc, #44]	@ (8003270 <HAL_Init+0x70>)
 8003242:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003244:	4a0b      	ldr	r2, [pc, #44]	@ (8003274 <HAL_Init+0x74>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800324a:	200f      	movs	r0, #15
 800324c:	f000 f814 	bl	8003278 <HAL_InitTick>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e002      	b.n	8003260 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800325a:	f7ff fc19 	bl	8002a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	58024400 	.word	0x58024400
 800326c:	0800f85c 	.word	0x0800f85c
 8003270:	24000050 	.word	0x24000050
 8003274:	2400004c 	.word	0x2400004c

08003278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003280:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <HAL_InitTick+0x60>)
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e021      	b.n	80032d0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800328c:	4b13      	ldr	r3, [pc, #76]	@ (80032dc <HAL_InitTick+0x64>)
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	4b11      	ldr	r3, [pc, #68]	@ (80032d8 <HAL_InitTick+0x60>)
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	4619      	mov	r1, r3
 8003296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800329a:	fbb3 f3f1 	udiv	r3, r3, r1
 800329e:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 f971 	bl	800358a <HAL_SYSTICK_Config>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e00e      	b.n	80032d0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b0f      	cmp	r3, #15
 80032b6:	d80a      	bhi.n	80032ce <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032b8:	2200      	movs	r2, #0
 80032ba:	6879      	ldr	r1, [r7, #4]
 80032bc:	f04f 30ff 	mov.w	r0, #4294967295
 80032c0:	f000 f93b 	bl	800353a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032c4:	4a06      	ldr	r2, [pc, #24]	@ (80032e0 <HAL_InitTick+0x68>)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032ca:	2300      	movs	r3, #0
 80032cc:	e000      	b.n	80032d0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3708      	adds	r7, #8
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	24000058 	.word	0x24000058
 80032dc:	2400004c 	.word	0x2400004c
 80032e0:	24000054 	.word	0x24000054

080032e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80032e8:	4b06      	ldr	r3, [pc, #24]	@ (8003304 <HAL_IncTick+0x20>)
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	461a      	mov	r2, r3
 80032ee:	4b06      	ldr	r3, [pc, #24]	@ (8003308 <HAL_IncTick+0x24>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4413      	add	r3, r2
 80032f4:	4a04      	ldr	r2, [pc, #16]	@ (8003308 <HAL_IncTick+0x24>)
 80032f6:	6013      	str	r3, [r2, #0]
}
 80032f8:	bf00      	nop
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	24000058 	.word	0x24000058
 8003308:	240007f8 	.word	0x240007f8

0800330c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800330c:	b480      	push	{r7}
 800330e:	af00      	add	r7, sp, #0
  return uwTick;
 8003310:	4b03      	ldr	r3, [pc, #12]	@ (8003320 <HAL_GetTick+0x14>)
 8003312:	681b      	ldr	r3, [r3, #0]
}
 8003314:	4618      	mov	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	240007f8 	.word	0x240007f8

08003324 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800332c:	f7ff ffee 	bl	800330c <HAL_GetTick>
 8003330:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333c:	d005      	beq.n	800334a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800333e:	4b0a      	ldr	r3, [pc, #40]	@ (8003368 <HAL_Delay+0x44>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	461a      	mov	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4413      	add	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800334a:	bf00      	nop
 800334c:	f7ff ffde 	bl	800330c <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	429a      	cmp	r2, r3
 800335a:	d8f7      	bhi.n	800334c <HAL_Delay+0x28>
  {
  }
}
 800335c:	bf00      	nop
 800335e:	bf00      	nop
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	24000058 	.word	0x24000058

0800336c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003370:	4b03      	ldr	r3, [pc, #12]	@ (8003380 <HAL_GetREVID+0x14>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	0c1b      	lsrs	r3, r3, #16
}
 8003376:	4618      	mov	r0, r3
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	5c001000 	.word	0x5c001000

08003384 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003394:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <__NVIC_SetPriorityGrouping+0x40>)
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033a0:	4013      	ands	r3, r2
 80033a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80033ac:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <__NVIC_SetPriorityGrouping+0x44>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033b2:	4a04      	ldr	r2, [pc, #16]	@ (80033c4 <__NVIC_SetPriorityGrouping+0x40>)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	60d3      	str	r3, [r2, #12]
}
 80033b8:	bf00      	nop
 80033ba:	3714      	adds	r7, #20
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	e000ed00 	.word	0xe000ed00
 80033c8:	05fa0000 	.word	0x05fa0000

080033cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033d0:	4b04      	ldr	r3, [pc, #16]	@ (80033e4 <__NVIC_GetPriorityGrouping+0x18>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	0a1b      	lsrs	r3, r3, #8
 80033d6:	f003 0307 	and.w	r3, r3, #7
}
 80033da:	4618      	mov	r0, r3
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	e000ed00 	.word	0xe000ed00

080033e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80033f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	db0b      	blt.n	8003412 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033fa:	88fb      	ldrh	r3, [r7, #6]
 80033fc:	f003 021f 	and.w	r2, r3, #31
 8003400:	4907      	ldr	r1, [pc, #28]	@ (8003420 <__NVIC_EnableIRQ+0x38>)
 8003402:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003406:	095b      	lsrs	r3, r3, #5
 8003408:	2001      	movs	r0, #1
 800340a:	fa00 f202 	lsl.w	r2, r0, r2
 800340e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	e000e100 	.word	0xe000e100

08003424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	6039      	str	r1, [r7, #0]
 800342e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003430:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003434:	2b00      	cmp	r3, #0
 8003436:	db0a      	blt.n	800344e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	b2da      	uxtb	r2, r3
 800343c:	490c      	ldr	r1, [pc, #48]	@ (8003470 <__NVIC_SetPriority+0x4c>)
 800343e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003442:	0112      	lsls	r2, r2, #4
 8003444:	b2d2      	uxtb	r2, r2
 8003446:	440b      	add	r3, r1
 8003448:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800344c:	e00a      	b.n	8003464 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	b2da      	uxtb	r2, r3
 8003452:	4908      	ldr	r1, [pc, #32]	@ (8003474 <__NVIC_SetPriority+0x50>)
 8003454:	88fb      	ldrh	r3, [r7, #6]
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	3b04      	subs	r3, #4
 800345c:	0112      	lsls	r2, r2, #4
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	440b      	add	r3, r1
 8003462:	761a      	strb	r2, [r3, #24]
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	e000e100 	.word	0xe000e100
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003478:	b480      	push	{r7}
 800347a:	b089      	sub	sp, #36	@ 0x24
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	f1c3 0307 	rsb	r3, r3, #7
 8003492:	2b04      	cmp	r3, #4
 8003494:	bf28      	it	cs
 8003496:	2304      	movcs	r3, #4
 8003498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3304      	adds	r3, #4
 800349e:	2b06      	cmp	r3, #6
 80034a0:	d902      	bls.n	80034a8 <NVIC_EncodePriority+0x30>
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	3b03      	subs	r3, #3
 80034a6:	e000      	b.n	80034aa <NVIC_EncodePriority+0x32>
 80034a8:	2300      	movs	r3, #0
 80034aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ac:	f04f 32ff 	mov.w	r2, #4294967295
 80034b0:	69bb      	ldr	r3, [r7, #24]
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	43da      	mvns	r2, r3
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	401a      	ands	r2, r3
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034c0:	f04f 31ff 	mov.w	r1, #4294967295
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ca:	43d9      	mvns	r1, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d0:	4313      	orrs	r3, r2
         );
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3724      	adds	r7, #36	@ 0x24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
	...

080034e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	3b01      	subs	r3, #1
 80034ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034f0:	d301      	bcc.n	80034f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034f2:	2301      	movs	r3, #1
 80034f4:	e00f      	b.n	8003516 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003520 <SysTick_Config+0x40>)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3b01      	subs	r3, #1
 80034fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034fe:	210f      	movs	r1, #15
 8003500:	f04f 30ff 	mov.w	r0, #4294967295
 8003504:	f7ff ff8e 	bl	8003424 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003508:	4b05      	ldr	r3, [pc, #20]	@ (8003520 <SysTick_Config+0x40>)
 800350a:	2200      	movs	r2, #0
 800350c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800350e:	4b04      	ldr	r3, [pc, #16]	@ (8003520 <SysTick_Config+0x40>)
 8003510:	2207      	movs	r2, #7
 8003512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	e000e010 	.word	0xe000e010

08003524 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f7ff ff29 	bl	8003384 <__NVIC_SetPriorityGrouping>
}
 8003532:	bf00      	nop
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}

0800353a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b086      	sub	sp, #24
 800353e:	af00      	add	r7, sp, #0
 8003540:	4603      	mov	r3, r0
 8003542:	60b9      	str	r1, [r7, #8]
 8003544:	607a      	str	r2, [r7, #4]
 8003546:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003548:	f7ff ff40 	bl	80033cc <__NVIC_GetPriorityGrouping>
 800354c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	68b9      	ldr	r1, [r7, #8]
 8003552:	6978      	ldr	r0, [r7, #20]
 8003554:	f7ff ff90 	bl	8003478 <NVIC_EncodePriority>
 8003558:	4602      	mov	r2, r0
 800355a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800355e:	4611      	mov	r1, r2
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff ff5f 	bl	8003424 <__NVIC_SetPriority>
}
 8003566:	bf00      	nop
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
 8003574:	4603      	mov	r3, r0
 8003576:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff33 	bl	80033e8 <__NVIC_EnableIRQ>
}
 8003582:	bf00      	nop
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ffa4 	bl	80034e0 <SysTick_Config>
 8003598:	4603      	mov	r3, r0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80035a8:	f3bf 8f5f 	dmb	sy
}
 80035ac:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80035ae:	4b07      	ldr	r3, [pc, #28]	@ (80035cc <HAL_MPU_Disable+0x28>)
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	4a06      	ldr	r2, [pc, #24]	@ (80035cc <HAL_MPU_Disable+0x28>)
 80035b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035b8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80035ba:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <HAL_MPU_Disable+0x2c>)
 80035bc:	2200      	movs	r2, #0
 80035be:	605a      	str	r2, [r3, #4]
}
 80035c0:	bf00      	nop
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	e000ed00 	.word	0xe000ed00
 80035d0:	e000ed90 	.word	0xe000ed90

080035d4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80035dc:	4a0b      	ldr	r2, [pc, #44]	@ (800360c <HAL_MPU_Enable+0x38>)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80035e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003610 <HAL_MPU_Enable+0x3c>)
 80035e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ea:	4a09      	ldr	r2, [pc, #36]	@ (8003610 <HAL_MPU_Enable+0x3c>)
 80035ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035f0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80035f2:	f3bf 8f4f 	dsb	sy
}
 80035f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80035f8:	f3bf 8f6f 	isb	sy
}
 80035fc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	e000ed90 	.word	0xe000ed90
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	785a      	ldrb	r2, [r3, #1]
 8003620:	4b1b      	ldr	r3, [pc, #108]	@ (8003690 <HAL_MPU_ConfigRegion+0x7c>)
 8003622:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003624:	4b1a      	ldr	r3, [pc, #104]	@ (8003690 <HAL_MPU_ConfigRegion+0x7c>)
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	4a19      	ldr	r2, [pc, #100]	@ (8003690 <HAL_MPU_ConfigRegion+0x7c>)
 800362a:	f023 0301 	bic.w	r3, r3, #1
 800362e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003630:	4a17      	ldr	r2, [pc, #92]	@ (8003690 <HAL_MPU_ConfigRegion+0x7c>)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	7b1b      	ldrb	r3, [r3, #12]
 800363c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7adb      	ldrb	r3, [r3, #11]
 8003642:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003644:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	7a9b      	ldrb	r3, [r3, #10]
 800364a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800364c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	7b5b      	ldrb	r3, [r3, #13]
 8003652:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003654:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	7b9b      	ldrb	r3, [r3, #14]
 800365a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800365c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	7bdb      	ldrb	r3, [r3, #15]
 8003662:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003664:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	7a5b      	ldrb	r3, [r3, #9]
 800366a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800366c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	7a1b      	ldrb	r3, [r3, #8]
 8003672:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003674:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	7812      	ldrb	r2, [r2, #0]
 800367a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800367c:	4a04      	ldr	r2, [pc, #16]	@ (8003690 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800367e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003680:	6113      	str	r3, [r2, #16]
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000ed90 	.word	0xe000ed90

08003694 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800369c:	f7ff fe36 	bl	800330c <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e2dc      	b.n	8003c66 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d008      	beq.n	80036ca <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2280      	movs	r2, #128	@ 0x80
 80036bc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e2cd      	b.n	8003c66 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a76      	ldr	r2, [pc, #472]	@ (80038a8 <HAL_DMA_Abort+0x214>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d04a      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a74      	ldr	r2, [pc, #464]	@ (80038ac <HAL_DMA_Abort+0x218>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d045      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a73      	ldr	r2, [pc, #460]	@ (80038b0 <HAL_DMA_Abort+0x21c>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d040      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a71      	ldr	r2, [pc, #452]	@ (80038b4 <HAL_DMA_Abort+0x220>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d03b      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a70      	ldr	r2, [pc, #448]	@ (80038b8 <HAL_DMA_Abort+0x224>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d036      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a6e      	ldr	r2, [pc, #440]	@ (80038bc <HAL_DMA_Abort+0x228>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d031      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a6d      	ldr	r2, [pc, #436]	@ (80038c0 <HAL_DMA_Abort+0x22c>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d02c      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a6b      	ldr	r2, [pc, #428]	@ (80038c4 <HAL_DMA_Abort+0x230>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d027      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a6a      	ldr	r2, [pc, #424]	@ (80038c8 <HAL_DMA_Abort+0x234>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d022      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a68      	ldr	r2, [pc, #416]	@ (80038cc <HAL_DMA_Abort+0x238>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d01d      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a67      	ldr	r2, [pc, #412]	@ (80038d0 <HAL_DMA_Abort+0x23c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d018      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a65      	ldr	r2, [pc, #404]	@ (80038d4 <HAL_DMA_Abort+0x240>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d013      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a64      	ldr	r2, [pc, #400]	@ (80038d8 <HAL_DMA_Abort+0x244>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d00e      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a62      	ldr	r2, [pc, #392]	@ (80038dc <HAL_DMA_Abort+0x248>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d009      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a61      	ldr	r2, [pc, #388]	@ (80038e0 <HAL_DMA_Abort+0x24c>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d004      	beq.n	800376a <HAL_DMA_Abort+0xd6>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a5f      	ldr	r2, [pc, #380]	@ (80038e4 <HAL_DMA_Abort+0x250>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d101      	bne.n	800376e <HAL_DMA_Abort+0xda>
 800376a:	2301      	movs	r3, #1
 800376c:	e000      	b.n	8003770 <HAL_DMA_Abort+0xdc>
 800376e:	2300      	movs	r3, #0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d013      	beq.n	800379c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f022 021e 	bic.w	r2, r2, #30
 8003782:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695a      	ldr	r2, [r3, #20]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003792:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	e00a      	b.n	80037b2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 020e 	bic.w	r2, r2, #14
 80037aa:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a3c      	ldr	r2, [pc, #240]	@ (80038a8 <HAL_DMA_Abort+0x214>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d072      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a3a      	ldr	r2, [pc, #232]	@ (80038ac <HAL_DMA_Abort+0x218>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d06d      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a39      	ldr	r2, [pc, #228]	@ (80038b0 <HAL_DMA_Abort+0x21c>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d068      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a37      	ldr	r2, [pc, #220]	@ (80038b4 <HAL_DMA_Abort+0x220>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d063      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a36      	ldr	r2, [pc, #216]	@ (80038b8 <HAL_DMA_Abort+0x224>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d05e      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a34      	ldr	r2, [pc, #208]	@ (80038bc <HAL_DMA_Abort+0x228>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d059      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a33      	ldr	r2, [pc, #204]	@ (80038c0 <HAL_DMA_Abort+0x22c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d054      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a31      	ldr	r2, [pc, #196]	@ (80038c4 <HAL_DMA_Abort+0x230>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d04f      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a30      	ldr	r2, [pc, #192]	@ (80038c8 <HAL_DMA_Abort+0x234>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d04a      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a2e      	ldr	r2, [pc, #184]	@ (80038cc <HAL_DMA_Abort+0x238>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d045      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a2d      	ldr	r2, [pc, #180]	@ (80038d0 <HAL_DMA_Abort+0x23c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d040      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a2b      	ldr	r2, [pc, #172]	@ (80038d4 <HAL_DMA_Abort+0x240>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d03b      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a2a      	ldr	r2, [pc, #168]	@ (80038d8 <HAL_DMA_Abort+0x244>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d036      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a28      	ldr	r2, [pc, #160]	@ (80038dc <HAL_DMA_Abort+0x248>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d031      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a27      	ldr	r2, [pc, #156]	@ (80038e0 <HAL_DMA_Abort+0x24c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d02c      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a25      	ldr	r2, [pc, #148]	@ (80038e4 <HAL_DMA_Abort+0x250>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d027      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a24      	ldr	r2, [pc, #144]	@ (80038e8 <HAL_DMA_Abort+0x254>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d022      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a22      	ldr	r2, [pc, #136]	@ (80038ec <HAL_DMA_Abort+0x258>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d01d      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a21      	ldr	r2, [pc, #132]	@ (80038f0 <HAL_DMA_Abort+0x25c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d018      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a1f      	ldr	r2, [pc, #124]	@ (80038f4 <HAL_DMA_Abort+0x260>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a1e      	ldr	r2, [pc, #120]	@ (80038f8 <HAL_DMA_Abort+0x264>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d00e      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a1c      	ldr	r2, [pc, #112]	@ (80038fc <HAL_DMA_Abort+0x268>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d009      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a1b      	ldr	r2, [pc, #108]	@ (8003900 <HAL_DMA_Abort+0x26c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d004      	beq.n	80038a2 <HAL_DMA_Abort+0x20e>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a19      	ldr	r2, [pc, #100]	@ (8003904 <HAL_DMA_Abort+0x270>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d132      	bne.n	8003908 <HAL_DMA_Abort+0x274>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e031      	b.n	800390a <HAL_DMA_Abort+0x276>
 80038a6:	bf00      	nop
 80038a8:	40020010 	.word	0x40020010
 80038ac:	40020028 	.word	0x40020028
 80038b0:	40020040 	.word	0x40020040
 80038b4:	40020058 	.word	0x40020058
 80038b8:	40020070 	.word	0x40020070
 80038bc:	40020088 	.word	0x40020088
 80038c0:	400200a0 	.word	0x400200a0
 80038c4:	400200b8 	.word	0x400200b8
 80038c8:	40020410 	.word	0x40020410
 80038cc:	40020428 	.word	0x40020428
 80038d0:	40020440 	.word	0x40020440
 80038d4:	40020458 	.word	0x40020458
 80038d8:	40020470 	.word	0x40020470
 80038dc:	40020488 	.word	0x40020488
 80038e0:	400204a0 	.word	0x400204a0
 80038e4:	400204b8 	.word	0x400204b8
 80038e8:	58025408 	.word	0x58025408
 80038ec:	5802541c 	.word	0x5802541c
 80038f0:	58025430 	.word	0x58025430
 80038f4:	58025444 	.word	0x58025444
 80038f8:	58025458 	.word	0x58025458
 80038fc:	5802546c 	.word	0x5802546c
 8003900:	58025480 	.word	0x58025480
 8003904:	58025494 	.word	0x58025494
 8003908:	2300      	movs	r3, #0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d007      	beq.n	800391e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003918:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800391c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a6d      	ldr	r2, [pc, #436]	@ (8003ad8 <HAL_DMA_Abort+0x444>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d04a      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a6b      	ldr	r2, [pc, #428]	@ (8003adc <HAL_DMA_Abort+0x448>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d045      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a6a      	ldr	r2, [pc, #424]	@ (8003ae0 <HAL_DMA_Abort+0x44c>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d040      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a68      	ldr	r2, [pc, #416]	@ (8003ae4 <HAL_DMA_Abort+0x450>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d03b      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a67      	ldr	r2, [pc, #412]	@ (8003ae8 <HAL_DMA_Abort+0x454>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d036      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a65      	ldr	r2, [pc, #404]	@ (8003aec <HAL_DMA_Abort+0x458>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d031      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a64      	ldr	r2, [pc, #400]	@ (8003af0 <HAL_DMA_Abort+0x45c>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d02c      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a62      	ldr	r2, [pc, #392]	@ (8003af4 <HAL_DMA_Abort+0x460>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d027      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a61      	ldr	r2, [pc, #388]	@ (8003af8 <HAL_DMA_Abort+0x464>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d022      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a5f      	ldr	r2, [pc, #380]	@ (8003afc <HAL_DMA_Abort+0x468>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d01d      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a5e      	ldr	r2, [pc, #376]	@ (8003b00 <HAL_DMA_Abort+0x46c>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d018      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a5c      	ldr	r2, [pc, #368]	@ (8003b04 <HAL_DMA_Abort+0x470>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d013      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a5b      	ldr	r2, [pc, #364]	@ (8003b08 <HAL_DMA_Abort+0x474>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d00e      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a59      	ldr	r2, [pc, #356]	@ (8003b0c <HAL_DMA_Abort+0x478>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d009      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a58      	ldr	r2, [pc, #352]	@ (8003b10 <HAL_DMA_Abort+0x47c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d004      	beq.n	80039be <HAL_DMA_Abort+0x32a>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a56      	ldr	r2, [pc, #344]	@ (8003b14 <HAL_DMA_Abort+0x480>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d108      	bne.n	80039d0 <HAL_DMA_Abort+0x33c>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0201 	bic.w	r2, r2, #1
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	e007      	b.n	80039e0 <HAL_DMA_Abort+0x34c>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0201 	bic.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80039e0:	e013      	b.n	8003a0a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039e2:	f7ff fc93 	bl	800330c <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	d90c      	bls.n	8003a0a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2220      	movs	r2, #32
 80039f4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2203      	movs	r2, #3
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e12d      	b.n	8003c66 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1e5      	bne.n	80039e2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a2f      	ldr	r2, [pc, #188]	@ (8003ad8 <HAL_DMA_Abort+0x444>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d04a      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a2d      	ldr	r2, [pc, #180]	@ (8003adc <HAL_DMA_Abort+0x448>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d045      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a2c      	ldr	r2, [pc, #176]	@ (8003ae0 <HAL_DMA_Abort+0x44c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d040      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a2a      	ldr	r2, [pc, #168]	@ (8003ae4 <HAL_DMA_Abort+0x450>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d03b      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a29      	ldr	r2, [pc, #164]	@ (8003ae8 <HAL_DMA_Abort+0x454>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d036      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a27      	ldr	r2, [pc, #156]	@ (8003aec <HAL_DMA_Abort+0x458>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d031      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a26      	ldr	r2, [pc, #152]	@ (8003af0 <HAL_DMA_Abort+0x45c>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d02c      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a24      	ldr	r2, [pc, #144]	@ (8003af4 <HAL_DMA_Abort+0x460>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d027      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a23      	ldr	r2, [pc, #140]	@ (8003af8 <HAL_DMA_Abort+0x464>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d022      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a21      	ldr	r2, [pc, #132]	@ (8003afc <HAL_DMA_Abort+0x468>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d01d      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a20      	ldr	r2, [pc, #128]	@ (8003b00 <HAL_DMA_Abort+0x46c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d018      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a1e      	ldr	r2, [pc, #120]	@ (8003b04 <HAL_DMA_Abort+0x470>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d013      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a1d      	ldr	r2, [pc, #116]	@ (8003b08 <HAL_DMA_Abort+0x474>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d00e      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8003b0c <HAL_DMA_Abort+0x478>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d009      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a1a      	ldr	r2, [pc, #104]	@ (8003b10 <HAL_DMA_Abort+0x47c>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d004      	beq.n	8003ab6 <HAL_DMA_Abort+0x422>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a18      	ldr	r2, [pc, #96]	@ (8003b14 <HAL_DMA_Abort+0x480>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d101      	bne.n	8003aba <HAL_DMA_Abort+0x426>
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <HAL_DMA_Abort+0x428>
 8003aba:	2300      	movs	r3, #0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d02b      	beq.n	8003b18 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aca:	f003 031f 	and.w	r3, r3, #31
 8003ace:	223f      	movs	r2, #63	@ 0x3f
 8003ad0:	409a      	lsls	r2, r3
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	609a      	str	r2, [r3, #8]
 8003ad6:	e02a      	b.n	8003b2e <HAL_DMA_Abort+0x49a>
 8003ad8:	40020010 	.word	0x40020010
 8003adc:	40020028 	.word	0x40020028
 8003ae0:	40020040 	.word	0x40020040
 8003ae4:	40020058 	.word	0x40020058
 8003ae8:	40020070 	.word	0x40020070
 8003aec:	40020088 	.word	0x40020088
 8003af0:	400200a0 	.word	0x400200a0
 8003af4:	400200b8 	.word	0x400200b8
 8003af8:	40020410 	.word	0x40020410
 8003afc:	40020428 	.word	0x40020428
 8003b00:	40020440 	.word	0x40020440
 8003b04:	40020458 	.word	0x40020458
 8003b08:	40020470 	.word	0x40020470
 8003b0c:	40020488 	.word	0x40020488
 8003b10:	400204a0 	.word	0x400204a0
 8003b14:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b22:	f003 031f 	and.w	r3, r3, #31
 8003b26:	2201      	movs	r2, #1
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a4f      	ldr	r2, [pc, #316]	@ (8003c70 <HAL_DMA_Abort+0x5dc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d072      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a4d      	ldr	r2, [pc, #308]	@ (8003c74 <HAL_DMA_Abort+0x5e0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d06d      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a4c      	ldr	r2, [pc, #304]	@ (8003c78 <HAL_DMA_Abort+0x5e4>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d068      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a4a      	ldr	r2, [pc, #296]	@ (8003c7c <HAL_DMA_Abort+0x5e8>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d063      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a49      	ldr	r2, [pc, #292]	@ (8003c80 <HAL_DMA_Abort+0x5ec>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d05e      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a47      	ldr	r2, [pc, #284]	@ (8003c84 <HAL_DMA_Abort+0x5f0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d059      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a46      	ldr	r2, [pc, #280]	@ (8003c88 <HAL_DMA_Abort+0x5f4>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d054      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a44      	ldr	r2, [pc, #272]	@ (8003c8c <HAL_DMA_Abort+0x5f8>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d04f      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a43      	ldr	r2, [pc, #268]	@ (8003c90 <HAL_DMA_Abort+0x5fc>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d04a      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a41      	ldr	r2, [pc, #260]	@ (8003c94 <HAL_DMA_Abort+0x600>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d045      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a40      	ldr	r2, [pc, #256]	@ (8003c98 <HAL_DMA_Abort+0x604>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d040      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a3e      	ldr	r2, [pc, #248]	@ (8003c9c <HAL_DMA_Abort+0x608>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d03b      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a3d      	ldr	r2, [pc, #244]	@ (8003ca0 <HAL_DMA_Abort+0x60c>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d036      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ca4 <HAL_DMA_Abort+0x610>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d031      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a3a      	ldr	r2, [pc, #232]	@ (8003ca8 <HAL_DMA_Abort+0x614>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d02c      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a38      	ldr	r2, [pc, #224]	@ (8003cac <HAL_DMA_Abort+0x618>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d027      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a37      	ldr	r2, [pc, #220]	@ (8003cb0 <HAL_DMA_Abort+0x61c>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d022      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a35      	ldr	r2, [pc, #212]	@ (8003cb4 <HAL_DMA_Abort+0x620>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d01d      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a34      	ldr	r2, [pc, #208]	@ (8003cb8 <HAL_DMA_Abort+0x624>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d018      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a32      	ldr	r2, [pc, #200]	@ (8003cbc <HAL_DMA_Abort+0x628>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d013      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a31      	ldr	r2, [pc, #196]	@ (8003cc0 <HAL_DMA_Abort+0x62c>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d00e      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a2f      	ldr	r2, [pc, #188]	@ (8003cc4 <HAL_DMA_Abort+0x630>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d009      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8003cc8 <HAL_DMA_Abort+0x634>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d004      	beq.n	8003c1e <HAL_DMA_Abort+0x58a>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a2c      	ldr	r2, [pc, #176]	@ (8003ccc <HAL_DMA_Abort+0x638>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d101      	bne.n	8003c22 <HAL_DMA_Abort+0x58e>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e000      	b.n	8003c24 <HAL_DMA_Abort+0x590>
 8003c22:	2300      	movs	r3, #0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d015      	beq.n	8003c54 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003c30:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00c      	beq.n	8003c54 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c48:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c52:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40020010 	.word	0x40020010
 8003c74:	40020028 	.word	0x40020028
 8003c78:	40020040 	.word	0x40020040
 8003c7c:	40020058 	.word	0x40020058
 8003c80:	40020070 	.word	0x40020070
 8003c84:	40020088 	.word	0x40020088
 8003c88:	400200a0 	.word	0x400200a0
 8003c8c:	400200b8 	.word	0x400200b8
 8003c90:	40020410 	.word	0x40020410
 8003c94:	40020428 	.word	0x40020428
 8003c98:	40020440 	.word	0x40020440
 8003c9c:	40020458 	.word	0x40020458
 8003ca0:	40020470 	.word	0x40020470
 8003ca4:	40020488 	.word	0x40020488
 8003ca8:	400204a0 	.word	0x400204a0
 8003cac:	400204b8 	.word	0x400204b8
 8003cb0:	58025408 	.word	0x58025408
 8003cb4:	5802541c 	.word	0x5802541c
 8003cb8:	58025430 	.word	0x58025430
 8003cbc:	58025444 	.word	0x58025444
 8003cc0:	58025458 	.word	0x58025458
 8003cc4:	5802546c 	.word	0x5802546c
 8003cc8:	58025480 	.word	0x58025480
 8003ccc:	58025494 	.word	0x58025494

08003cd0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e237      	b.n	8004152 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d004      	beq.n	8003cf8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2280      	movs	r2, #128	@ 0x80
 8003cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e22c      	b.n	8004152 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a5c      	ldr	r2, [pc, #368]	@ (8003e70 <HAL_DMA_Abort_IT+0x1a0>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d04a      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a5b      	ldr	r2, [pc, #364]	@ (8003e74 <HAL_DMA_Abort_IT+0x1a4>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d045      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a59      	ldr	r2, [pc, #356]	@ (8003e78 <HAL_DMA_Abort_IT+0x1a8>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d040      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a58      	ldr	r2, [pc, #352]	@ (8003e7c <HAL_DMA_Abort_IT+0x1ac>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d03b      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a56      	ldr	r2, [pc, #344]	@ (8003e80 <HAL_DMA_Abort_IT+0x1b0>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d036      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a55      	ldr	r2, [pc, #340]	@ (8003e84 <HAL_DMA_Abort_IT+0x1b4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d031      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a53      	ldr	r2, [pc, #332]	@ (8003e88 <HAL_DMA_Abort_IT+0x1b8>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d02c      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a52      	ldr	r2, [pc, #328]	@ (8003e8c <HAL_DMA_Abort_IT+0x1bc>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d027      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a50      	ldr	r2, [pc, #320]	@ (8003e90 <HAL_DMA_Abort_IT+0x1c0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d022      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a4f      	ldr	r2, [pc, #316]	@ (8003e94 <HAL_DMA_Abort_IT+0x1c4>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d01d      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a4d      	ldr	r2, [pc, #308]	@ (8003e98 <HAL_DMA_Abort_IT+0x1c8>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d018      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a4c      	ldr	r2, [pc, #304]	@ (8003e9c <HAL_DMA_Abort_IT+0x1cc>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d013      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a4a      	ldr	r2, [pc, #296]	@ (8003ea0 <HAL_DMA_Abort_IT+0x1d0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d00e      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a49      	ldr	r2, [pc, #292]	@ (8003ea4 <HAL_DMA_Abort_IT+0x1d4>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d009      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a47      	ldr	r2, [pc, #284]	@ (8003ea8 <HAL_DMA_Abort_IT+0x1d8>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d004      	beq.n	8003d98 <HAL_DMA_Abort_IT+0xc8>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a46      	ldr	r2, [pc, #280]	@ (8003eac <HAL_DMA_Abort_IT+0x1dc>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d101      	bne.n	8003d9c <HAL_DMA_Abort_IT+0xcc>
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e000      	b.n	8003d9e <HAL_DMA_Abort_IT+0xce>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f000 8086 	beq.w	8003eb0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2204      	movs	r2, #4
 8003da8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a2f      	ldr	r2, [pc, #188]	@ (8003e70 <HAL_DMA_Abort_IT+0x1a0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d04a      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a2e      	ldr	r2, [pc, #184]	@ (8003e74 <HAL_DMA_Abort_IT+0x1a4>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d045      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e78 <HAL_DMA_Abort_IT+0x1a8>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d040      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a2b      	ldr	r2, [pc, #172]	@ (8003e7c <HAL_DMA_Abort_IT+0x1ac>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d03b      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a29      	ldr	r2, [pc, #164]	@ (8003e80 <HAL_DMA_Abort_IT+0x1b0>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d036      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a28      	ldr	r2, [pc, #160]	@ (8003e84 <HAL_DMA_Abort_IT+0x1b4>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d031      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a26      	ldr	r2, [pc, #152]	@ (8003e88 <HAL_DMA_Abort_IT+0x1b8>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d02c      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a25      	ldr	r2, [pc, #148]	@ (8003e8c <HAL_DMA_Abort_IT+0x1bc>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d027      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a23      	ldr	r2, [pc, #140]	@ (8003e90 <HAL_DMA_Abort_IT+0x1c0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d022      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a22      	ldr	r2, [pc, #136]	@ (8003e94 <HAL_DMA_Abort_IT+0x1c4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d01d      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a20      	ldr	r2, [pc, #128]	@ (8003e98 <HAL_DMA_Abort_IT+0x1c8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d018      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8003e9c <HAL_DMA_Abort_IT+0x1cc>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d013      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a1d      	ldr	r2, [pc, #116]	@ (8003ea0 <HAL_DMA_Abort_IT+0x1d0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d00e      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea4 <HAL_DMA_Abort_IT+0x1d4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d009      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ea8 <HAL_DMA_Abort_IT+0x1d8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d004      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x17c>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a19      	ldr	r2, [pc, #100]	@ (8003eac <HAL_DMA_Abort_IT+0x1dc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d108      	bne.n	8003e5e <HAL_DMA_Abort_IT+0x18e>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f022 0201 	bic.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	e178      	b.n	8004150 <HAL_DMA_Abort_IT+0x480>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0201 	bic.w	r2, r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	e16f      	b.n	8004150 <HAL_DMA_Abort_IT+0x480>
 8003e70:	40020010 	.word	0x40020010
 8003e74:	40020028 	.word	0x40020028
 8003e78:	40020040 	.word	0x40020040
 8003e7c:	40020058 	.word	0x40020058
 8003e80:	40020070 	.word	0x40020070
 8003e84:	40020088 	.word	0x40020088
 8003e88:	400200a0 	.word	0x400200a0
 8003e8c:	400200b8 	.word	0x400200b8
 8003e90:	40020410 	.word	0x40020410
 8003e94:	40020428 	.word	0x40020428
 8003e98:	40020440 	.word	0x40020440
 8003e9c:	40020458 	.word	0x40020458
 8003ea0:	40020470 	.word	0x40020470
 8003ea4:	40020488 	.word	0x40020488
 8003ea8:	400204a0 	.word	0x400204a0
 8003eac:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 020e 	bic.w	r2, r2, #14
 8003ebe:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a6c      	ldr	r2, [pc, #432]	@ (8004078 <HAL_DMA_Abort_IT+0x3a8>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d04a      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a6b      	ldr	r2, [pc, #428]	@ (800407c <HAL_DMA_Abort_IT+0x3ac>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d045      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a69      	ldr	r2, [pc, #420]	@ (8004080 <HAL_DMA_Abort_IT+0x3b0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d040      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a68      	ldr	r2, [pc, #416]	@ (8004084 <HAL_DMA_Abort_IT+0x3b4>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d03b      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a66      	ldr	r2, [pc, #408]	@ (8004088 <HAL_DMA_Abort_IT+0x3b8>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d036      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a65      	ldr	r2, [pc, #404]	@ (800408c <HAL_DMA_Abort_IT+0x3bc>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d031      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a63      	ldr	r2, [pc, #396]	@ (8004090 <HAL_DMA_Abort_IT+0x3c0>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d02c      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a62      	ldr	r2, [pc, #392]	@ (8004094 <HAL_DMA_Abort_IT+0x3c4>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d027      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a60      	ldr	r2, [pc, #384]	@ (8004098 <HAL_DMA_Abort_IT+0x3c8>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d022      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a5f      	ldr	r2, [pc, #380]	@ (800409c <HAL_DMA_Abort_IT+0x3cc>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d01d      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a5d      	ldr	r2, [pc, #372]	@ (80040a0 <HAL_DMA_Abort_IT+0x3d0>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d018      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a5c      	ldr	r2, [pc, #368]	@ (80040a4 <HAL_DMA_Abort_IT+0x3d4>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d013      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a5a      	ldr	r2, [pc, #360]	@ (80040a8 <HAL_DMA_Abort_IT+0x3d8>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d00e      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a59      	ldr	r2, [pc, #356]	@ (80040ac <HAL_DMA_Abort_IT+0x3dc>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d009      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a57      	ldr	r2, [pc, #348]	@ (80040b0 <HAL_DMA_Abort_IT+0x3e0>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d004      	beq.n	8003f60 <HAL_DMA_Abort_IT+0x290>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a56      	ldr	r2, [pc, #344]	@ (80040b4 <HAL_DMA_Abort_IT+0x3e4>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d108      	bne.n	8003f72 <HAL_DMA_Abort_IT+0x2a2>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0201 	bic.w	r2, r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
 8003f70:	e007      	b.n	8003f82 <HAL_DMA_Abort_IT+0x2b2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f022 0201 	bic.w	r2, r2, #1
 8003f80:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a3c      	ldr	r2, [pc, #240]	@ (8004078 <HAL_DMA_Abort_IT+0x3a8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d072      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a3a      	ldr	r2, [pc, #232]	@ (800407c <HAL_DMA_Abort_IT+0x3ac>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d06d      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a39      	ldr	r2, [pc, #228]	@ (8004080 <HAL_DMA_Abort_IT+0x3b0>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d068      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a37      	ldr	r2, [pc, #220]	@ (8004084 <HAL_DMA_Abort_IT+0x3b4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d063      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a36      	ldr	r2, [pc, #216]	@ (8004088 <HAL_DMA_Abort_IT+0x3b8>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d05e      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a34      	ldr	r2, [pc, #208]	@ (800408c <HAL_DMA_Abort_IT+0x3bc>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d059      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a33      	ldr	r2, [pc, #204]	@ (8004090 <HAL_DMA_Abort_IT+0x3c0>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d054      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a31      	ldr	r2, [pc, #196]	@ (8004094 <HAL_DMA_Abort_IT+0x3c4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d04f      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a30      	ldr	r2, [pc, #192]	@ (8004098 <HAL_DMA_Abort_IT+0x3c8>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d04a      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800409c <HAL_DMA_Abort_IT+0x3cc>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d045      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a2d      	ldr	r2, [pc, #180]	@ (80040a0 <HAL_DMA_Abort_IT+0x3d0>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d040      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a2b      	ldr	r2, [pc, #172]	@ (80040a4 <HAL_DMA_Abort_IT+0x3d4>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d03b      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a2a      	ldr	r2, [pc, #168]	@ (80040a8 <HAL_DMA_Abort_IT+0x3d8>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d036      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a28      	ldr	r2, [pc, #160]	@ (80040ac <HAL_DMA_Abort_IT+0x3dc>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d031      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a27      	ldr	r2, [pc, #156]	@ (80040b0 <HAL_DMA_Abort_IT+0x3e0>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d02c      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a25      	ldr	r2, [pc, #148]	@ (80040b4 <HAL_DMA_Abort_IT+0x3e4>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d027      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a24      	ldr	r2, [pc, #144]	@ (80040b8 <HAL_DMA_Abort_IT+0x3e8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d022      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a22      	ldr	r2, [pc, #136]	@ (80040bc <HAL_DMA_Abort_IT+0x3ec>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d01d      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a21      	ldr	r2, [pc, #132]	@ (80040c0 <HAL_DMA_Abort_IT+0x3f0>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d018      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a1f      	ldr	r2, [pc, #124]	@ (80040c4 <HAL_DMA_Abort_IT+0x3f4>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d013      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a1e      	ldr	r2, [pc, #120]	@ (80040c8 <HAL_DMA_Abort_IT+0x3f8>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d00e      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a1c      	ldr	r2, [pc, #112]	@ (80040cc <HAL_DMA_Abort_IT+0x3fc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d009      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1b      	ldr	r2, [pc, #108]	@ (80040d0 <HAL_DMA_Abort_IT+0x400>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d004      	beq.n	8004072 <HAL_DMA_Abort_IT+0x3a2>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a19      	ldr	r2, [pc, #100]	@ (80040d4 <HAL_DMA_Abort_IT+0x404>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d132      	bne.n	80040d8 <HAL_DMA_Abort_IT+0x408>
 8004072:	2301      	movs	r3, #1
 8004074:	e031      	b.n	80040da <HAL_DMA_Abort_IT+0x40a>
 8004076:	bf00      	nop
 8004078:	40020010 	.word	0x40020010
 800407c:	40020028 	.word	0x40020028
 8004080:	40020040 	.word	0x40020040
 8004084:	40020058 	.word	0x40020058
 8004088:	40020070 	.word	0x40020070
 800408c:	40020088 	.word	0x40020088
 8004090:	400200a0 	.word	0x400200a0
 8004094:	400200b8 	.word	0x400200b8
 8004098:	40020410 	.word	0x40020410
 800409c:	40020428 	.word	0x40020428
 80040a0:	40020440 	.word	0x40020440
 80040a4:	40020458 	.word	0x40020458
 80040a8:	40020470 	.word	0x40020470
 80040ac:	40020488 	.word	0x40020488
 80040b0:	400204a0 	.word	0x400204a0
 80040b4:	400204b8 	.word	0x400204b8
 80040b8:	58025408 	.word	0x58025408
 80040bc:	5802541c 	.word	0x5802541c
 80040c0:	58025430 	.word	0x58025430
 80040c4:	58025444 	.word	0x58025444
 80040c8:	58025458 	.word	0x58025458
 80040cc:	5802546c 	.word	0x5802546c
 80040d0:	58025480 	.word	0x58025480
 80040d4:	58025494 	.word	0x58025494
 80040d8:	2300      	movs	r3, #0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d028      	beq.n	8004130 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040ec:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f8:	f003 031f 	and.w	r3, r3, #31
 80040fc:	2201      	movs	r2, #1
 80040fe:	409a      	lsls	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800410c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00c      	beq.n	8004130 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004120:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004124:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800412e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004144:	2b00      	cmp	r3, #0
 8004146:	d003      	beq.n	8004150 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop

0800415c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800415c:	b480      	push	{r7}
 800415e:	b089      	sub	sp, #36	@ 0x24
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004166:	2300      	movs	r3, #0
 8004168:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800416a:	4b89      	ldr	r3, [pc, #548]	@ (8004390 <HAL_GPIO_Init+0x234>)
 800416c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800416e:	e194      	b.n	800449a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	2101      	movs	r1, #1
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	fa01 f303 	lsl.w	r3, r1, r3
 800417c:	4013      	ands	r3, r2
 800417e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	2b00      	cmp	r3, #0
 8004184:	f000 8186 	beq.w	8004494 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f003 0303 	and.w	r3, r3, #3
 8004190:	2b01      	cmp	r3, #1
 8004192:	d005      	beq.n	80041a0 <HAL_GPIO_Init+0x44>
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d130      	bne.n	8004202 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	2203      	movs	r2, #3
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	43db      	mvns	r3, r3
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	4013      	ands	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	fa02 f303 	lsl.w	r3, r2, r3
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041d6:	2201      	movs	r2, #1
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	fa02 f303 	lsl.w	r3, r2, r3
 80041de:	43db      	mvns	r3, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4013      	ands	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	091b      	lsrs	r3, r3, #4
 80041ec:	f003 0201 	and.w	r2, r3, #1
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	2b03      	cmp	r3, #3
 800420c:	d017      	beq.n	800423e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	2203      	movs	r2, #3
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	43db      	mvns	r3, r3
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	4013      	ands	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	689a      	ldr	r2, [r3, #8]
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	fa02 f303 	lsl.w	r3, r2, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4313      	orrs	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f003 0303 	and.w	r3, r3, #3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d123      	bne.n	8004292 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	08da      	lsrs	r2, r3, #3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	3208      	adds	r2, #8
 8004252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004256:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	220f      	movs	r2, #15
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	43db      	mvns	r3, r3
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	4013      	ands	r3, r2
 800426c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	691a      	ldr	r2, [r3, #16]
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4313      	orrs	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	08da      	lsrs	r2, r3, #3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3208      	adds	r2, #8
 800428c:	69b9      	ldr	r1, [r7, #24]
 800428e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	2203      	movs	r2, #3
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4013      	ands	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f003 0203 	and.w	r2, r3, #3
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	4313      	orrs	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 80e0 	beq.w	8004494 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042d4:	4b2f      	ldr	r3, [pc, #188]	@ (8004394 <HAL_GPIO_Init+0x238>)
 80042d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042da:	4a2e      	ldr	r2, [pc, #184]	@ (8004394 <HAL_GPIO_Init+0x238>)
 80042dc:	f043 0302 	orr.w	r3, r3, #2
 80042e0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80042e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004394 <HAL_GPIO_Init+0x238>)
 80042e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042f2:	4a29      	ldr	r2, [pc, #164]	@ (8004398 <HAL_GPIO_Init+0x23c>)
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	089b      	lsrs	r3, r3, #2
 80042f8:	3302      	adds	r3, #2
 80042fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	f003 0303 	and.w	r3, r3, #3
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	220f      	movs	r2, #15
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	43db      	mvns	r3, r3
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	4013      	ands	r3, r2
 8004314:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a20      	ldr	r2, [pc, #128]	@ (800439c <HAL_GPIO_Init+0x240>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d052      	beq.n	80043c4 <HAL_GPIO_Init+0x268>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a1f      	ldr	r2, [pc, #124]	@ (80043a0 <HAL_GPIO_Init+0x244>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d031      	beq.n	800438a <HAL_GPIO_Init+0x22e>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a1e      	ldr	r2, [pc, #120]	@ (80043a4 <HAL_GPIO_Init+0x248>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d02b      	beq.n	8004386 <HAL_GPIO_Init+0x22a>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a1d      	ldr	r2, [pc, #116]	@ (80043a8 <HAL_GPIO_Init+0x24c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d025      	beq.n	8004382 <HAL_GPIO_Init+0x226>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a1c      	ldr	r2, [pc, #112]	@ (80043ac <HAL_GPIO_Init+0x250>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d01f      	beq.n	800437e <HAL_GPIO_Init+0x222>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a1b      	ldr	r2, [pc, #108]	@ (80043b0 <HAL_GPIO_Init+0x254>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d019      	beq.n	800437a <HAL_GPIO_Init+0x21e>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a1a      	ldr	r2, [pc, #104]	@ (80043b4 <HAL_GPIO_Init+0x258>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d013      	beq.n	8004376 <HAL_GPIO_Init+0x21a>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a19      	ldr	r2, [pc, #100]	@ (80043b8 <HAL_GPIO_Init+0x25c>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d00d      	beq.n	8004372 <HAL_GPIO_Init+0x216>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a18      	ldr	r2, [pc, #96]	@ (80043bc <HAL_GPIO_Init+0x260>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d007      	beq.n	800436e <HAL_GPIO_Init+0x212>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a17      	ldr	r2, [pc, #92]	@ (80043c0 <HAL_GPIO_Init+0x264>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d101      	bne.n	800436a <HAL_GPIO_Init+0x20e>
 8004366:	2309      	movs	r3, #9
 8004368:	e02d      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 800436a:	230a      	movs	r3, #10
 800436c:	e02b      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 800436e:	2308      	movs	r3, #8
 8004370:	e029      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 8004372:	2307      	movs	r3, #7
 8004374:	e027      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 8004376:	2306      	movs	r3, #6
 8004378:	e025      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 800437a:	2305      	movs	r3, #5
 800437c:	e023      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 800437e:	2304      	movs	r3, #4
 8004380:	e021      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 8004382:	2303      	movs	r3, #3
 8004384:	e01f      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 8004386:	2302      	movs	r3, #2
 8004388:	e01d      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 800438a:	2301      	movs	r3, #1
 800438c:	e01b      	b.n	80043c6 <HAL_GPIO_Init+0x26a>
 800438e:	bf00      	nop
 8004390:	58000080 	.word	0x58000080
 8004394:	58024400 	.word	0x58024400
 8004398:	58000400 	.word	0x58000400
 800439c:	58020000 	.word	0x58020000
 80043a0:	58020400 	.word	0x58020400
 80043a4:	58020800 	.word	0x58020800
 80043a8:	58020c00 	.word	0x58020c00
 80043ac:	58021000 	.word	0x58021000
 80043b0:	58021400 	.word	0x58021400
 80043b4:	58021800 	.word	0x58021800
 80043b8:	58021c00 	.word	0x58021c00
 80043bc:	58022000 	.word	0x58022000
 80043c0:	58022400 	.word	0x58022400
 80043c4:	2300      	movs	r3, #0
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	f002 0203 	and.w	r2, r2, #3
 80043cc:	0092      	lsls	r2, r2, #2
 80043ce:	4093      	lsls	r3, r2
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043d6:	4938      	ldr	r1, [pc, #224]	@ (80044b8 <HAL_GPIO_Init+0x35c>)
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	089b      	lsrs	r3, r3, #2
 80043dc:	3302      	adds	r3, #2
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	43db      	mvns	r3, r3
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	4013      	ands	r3, r2
 80043f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	4313      	orrs	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800440a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004412:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	43db      	mvns	r3, r3
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4013      	ands	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d003      	beq.n	8004438 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004430:	69ba      	ldr	r2, [r7, #24]
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	4313      	orrs	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004438:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	43db      	mvns	r3, r3
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	4013      	ands	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	4313      	orrs	r3, r2
 8004462:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	43db      	mvns	r3, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4013      	ands	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	3301      	adds	r3, #1
 8004498:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	fa22 f303 	lsr.w	r3, r2, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f47f ae63 	bne.w	8004170 <HAL_GPIO_Init+0x14>
  }
}
 80044aa:	bf00      	nop
 80044ac:	bf00      	nop
 80044ae:	3724      	adds	r7, #36	@ 0x24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr
 80044b8:	58000400 	.word	0x58000400

080044bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e08b      	b.n	80045e6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d106      	bne.n	80044e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7fe faee 	bl	8002ac4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2224      	movs	r2, #36	@ 0x24
 80044ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0201 	bic.w	r2, r2, #1
 80044fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800450c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800451c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d107      	bne.n	8004536 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689a      	ldr	r2, [r3, #8]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	e006      	b.n	8004544 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004542:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	2b02      	cmp	r3, #2
 800454a:	d108      	bne.n	800455e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800455a:	605a      	str	r2, [r3, #4]
 800455c:	e007      	b.n	800456e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800456c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	6859      	ldr	r1, [r3, #4]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	4b1d      	ldr	r3, [pc, #116]	@ (80045f0 <HAL_I2C_Init+0x134>)
 800457a:	430b      	orrs	r3, r1
 800457c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	68da      	ldr	r2, [r3, #12]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800458c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	430a      	orrs	r2, r1
 80045a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	69d9      	ldr	r1, [r3, #28]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1a      	ldr	r2, [r3, #32]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f042 0201 	orr.w	r2, r2, #1
 80045c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	02008000 	.word	0x02008000

080045f4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b088      	sub	sp, #32
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	607a      	str	r2, [r7, #4]
 80045fe:	461a      	mov	r2, r3
 8004600:	460b      	mov	r3, r1
 8004602:	817b      	strh	r3, [r7, #10]
 8004604:	4613      	mov	r3, r2
 8004606:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b20      	cmp	r3, #32
 8004612:	f040 80fd 	bne.w	8004810 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800461c:	2b01      	cmp	r3, #1
 800461e:	d101      	bne.n	8004624 <HAL_I2C_Master_Transmit+0x30>
 8004620:	2302      	movs	r3, #2
 8004622:	e0f6      	b.n	8004812 <HAL_I2C_Master_Transmit+0x21e>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800462c:	f7fe fe6e 	bl	800330c <HAL_GetTick>
 8004630:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	2319      	movs	r3, #25
 8004638:	2201      	movs	r2, #1
 800463a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 fb10 	bl	8004c64 <I2C_WaitOnFlagUntilTimeout>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e0e1      	b.n	8004812 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2221      	movs	r2, #33	@ 0x21
 8004652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2210      	movs	r2, #16
 800465a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	893a      	ldrh	r2, [r7, #8]
 800466e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800467a:	b29b      	uxth	r3, r3
 800467c:	2bff      	cmp	r3, #255	@ 0xff
 800467e:	d906      	bls.n	800468e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	22ff      	movs	r2, #255	@ 0xff
 8004684:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004686:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	e007      	b.n	800469e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004692:	b29a      	uxth	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004698:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800469c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d024      	beq.n	80046f0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046aa:	781a      	ldrb	r2, [r3, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	3301      	adds	r3, #1
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	8979      	ldrh	r1, [r7, #10]
 80046e2:	4b4e      	ldr	r3, [pc, #312]	@ (800481c <HAL_I2C_Master_Transmit+0x228>)
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 fd0b 	bl	8005104 <I2C_TransferConfig>
 80046ee:	e066      	b.n	80047be <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	8979      	ldrh	r1, [r7, #10]
 80046f8:	4b48      	ldr	r3, [pc, #288]	@ (800481c <HAL_I2C_Master_Transmit+0x228>)
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 fd00 	bl	8005104 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004704:	e05b      	b.n	80047be <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	6a39      	ldr	r1, [r7, #32]
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f000 fb03 	bl	8004d16 <I2C_WaitOnTXISFlagUntilTimeout>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e07b      	b.n	8004812 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471e:	781a      	ldrb	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472a:	1c5a      	adds	r2, r3, #1
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004734:	b29b      	uxth	r3, r3
 8004736:	3b01      	subs	r3, #1
 8004738:	b29a      	uxth	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004742:	3b01      	subs	r3, #1
 8004744:	b29a      	uxth	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474e:	b29b      	uxth	r3, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	d034      	beq.n	80047be <HAL_I2C_Master_Transmit+0x1ca>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004758:	2b00      	cmp	r3, #0
 800475a:	d130      	bne.n	80047be <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	6a3b      	ldr	r3, [r7, #32]
 8004762:	2200      	movs	r2, #0
 8004764:	2180      	movs	r1, #128	@ 0x80
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 fa7c 	bl	8004c64 <I2C_WaitOnFlagUntilTimeout>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e04d      	b.n	8004812 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477a:	b29b      	uxth	r3, r3
 800477c:	2bff      	cmp	r3, #255	@ 0xff
 800477e:	d90e      	bls.n	800479e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	22ff      	movs	r2, #255	@ 0xff
 8004784:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800478a:	b2da      	uxtb	r2, r3
 800478c:	8979      	ldrh	r1, [r7, #10]
 800478e:	2300      	movs	r3, #0
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 fcb4 	bl	8005104 <I2C_TransferConfig>
 800479c:	e00f      	b.n	80047be <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047ac:	b2da      	uxtb	r2, r3
 80047ae:	8979      	ldrh	r1, [r7, #10]
 80047b0:	2300      	movs	r3, #0
 80047b2:	9300      	str	r3, [sp, #0]
 80047b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047b8:	68f8      	ldr	r0, [r7, #12]
 80047ba:	f000 fca3 	bl	8005104 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d19e      	bne.n	8004706 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	6a39      	ldr	r1, [r7, #32]
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 fae9 	bl	8004da4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e01a      	b.n	8004812 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2220      	movs	r2, #32
 80047e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6859      	ldr	r1, [r3, #4]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004820 <HAL_I2C_Master_Transmit+0x22c>)
 80047f0:	400b      	ands	r3, r1
 80047f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800480c:	2300      	movs	r3, #0
 800480e:	e000      	b.n	8004812 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004810:	2302      	movs	r3, #2
  }
}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	80002000 	.word	0x80002000
 8004820:	fe00e800 	.word	0xfe00e800

08004824 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af02      	add	r7, sp, #8
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	607a      	str	r2, [r7, #4]
 800482e:	461a      	mov	r2, r3
 8004830:	460b      	mov	r3, r1
 8004832:	817b      	strh	r3, [r7, #10]
 8004834:	4613      	mov	r3, r2
 8004836:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b20      	cmp	r3, #32
 8004842:	f040 80db 	bne.w	80049fc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_I2C_Master_Receive+0x30>
 8004850:	2302      	movs	r3, #2
 8004852:	e0d4      	b.n	80049fe <HAL_I2C_Master_Receive+0x1da>
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800485c:	f7fe fd56 	bl	800330c <HAL_GetTick>
 8004860:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	2319      	movs	r3, #25
 8004868:	2201      	movs	r2, #1
 800486a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f000 f9f8 	bl	8004c64 <I2C_WaitOnFlagUntilTimeout>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e0bf      	b.n	80049fe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2222      	movs	r2, #34	@ 0x22
 8004882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2210      	movs	r2, #16
 800488a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	893a      	ldrh	r2, [r7, #8]
 800489e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	2bff      	cmp	r3, #255	@ 0xff
 80048ae:	d90e      	bls.n	80048ce <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	22ff      	movs	r2, #255	@ 0xff
 80048b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ba:	b2da      	uxtb	r2, r3
 80048bc:	8979      	ldrh	r1, [r7, #10]
 80048be:	4b52      	ldr	r3, [pc, #328]	@ (8004a08 <HAL_I2C_Master_Receive+0x1e4>)
 80048c0:	9300      	str	r3, [sp, #0]
 80048c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048c6:	68f8      	ldr	r0, [r7, #12]
 80048c8:	f000 fc1c 	bl	8005104 <I2C_TransferConfig>
 80048cc:	e06d      	b.n	80049aa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	8979      	ldrh	r1, [r7, #10]
 80048e0:	4b49      	ldr	r3, [pc, #292]	@ (8004a08 <HAL_I2C_Master_Receive+0x1e4>)
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 fc0b 	bl	8005104 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80048ee:	e05c      	b.n	80049aa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	6a39      	ldr	r1, [r7, #32]
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 fa99 	bl	8004e2c <I2C_WaitOnRXNEFlagUntilTimeout>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e07c      	b.n	80049fe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d034      	beq.n	80049aa <HAL_I2C_Master_Receive+0x186>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004944:	2b00      	cmp	r3, #0
 8004946:	d130      	bne.n	80049aa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	2200      	movs	r2, #0
 8004950:	2180      	movs	r1, #128	@ 0x80
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 f986 	bl	8004c64 <I2C_WaitOnFlagUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e04d      	b.n	80049fe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004966:	b29b      	uxth	r3, r3
 8004968:	2bff      	cmp	r3, #255	@ 0xff
 800496a:	d90e      	bls.n	800498a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	22ff      	movs	r2, #255	@ 0xff
 8004970:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004976:	b2da      	uxtb	r2, r3
 8004978:	8979      	ldrh	r1, [r7, #10]
 800497a:	2300      	movs	r3, #0
 800497c:	9300      	str	r3, [sp, #0]
 800497e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 fbbe 	bl	8005104 <I2C_TransferConfig>
 8004988:	e00f      	b.n	80049aa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498e:	b29a      	uxth	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004998:	b2da      	uxtb	r2, r3
 800499a:	8979      	ldrh	r1, [r7, #10]
 800499c:	2300      	movs	r3, #0
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 fbad 	bl	8005104 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d19d      	bne.n	80048f0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	6a39      	ldr	r1, [r7, #32]
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f000 f9f3 	bl	8004da4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e01a      	b.n	80049fe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2220      	movs	r2, #32
 80049ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	6859      	ldr	r1, [r3, #4]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	4b0c      	ldr	r3, [pc, #48]	@ (8004a0c <HAL_I2C_Master_Receive+0x1e8>)
 80049dc:	400b      	ands	r3, r1
 80049de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049f8:	2300      	movs	r3, #0
 80049fa:	e000      	b.n	80049fe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80049fc:	2302      	movs	r3, #2
  }
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3718      	adds	r7, #24
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	80002400 	.word	0x80002400
 8004a0c:	fe00e800 	.word	0xfe00e800

08004a10 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08a      	sub	sp, #40	@ 0x28
 8004a14:	af02      	add	r7, sp, #8
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	607a      	str	r2, [r7, #4]
 8004a1a:	603b      	str	r3, [r7, #0]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004a20:	2300      	movs	r3, #0
 8004a22:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b20      	cmp	r3, #32
 8004a32:	f040 80e9 	bne.w	8004c08 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a44:	d101      	bne.n	8004a4a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004a46:	2302      	movs	r3, #2
 8004a48:	e0df      	b.n	8004c0a <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d101      	bne.n	8004a58 <HAL_I2C_IsDeviceReady+0x48>
 8004a54:	2302      	movs	r3, #2
 8004a56:	e0d8      	b.n	8004c0a <HAL_I2C_IsDeviceReady+0x1fa>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2224      	movs	r2, #36	@ 0x24
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d105      	bne.n	8004a82 <HAL_I2C_IsDeviceReady+0x72>
 8004a76:	897b      	ldrh	r3, [r7, #10]
 8004a78:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004a7c:	4b65      	ldr	r3, [pc, #404]	@ (8004c14 <HAL_I2C_IsDeviceReady+0x204>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	e004      	b.n	8004a8c <HAL_I2C_IsDeviceReady+0x7c>
 8004a82:	897b      	ldrh	r3, [r7, #10]
 8004a84:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004a88:	4b63      	ldr	r3, [pc, #396]	@ (8004c18 <HAL_I2C_IsDeviceReady+0x208>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004a92:	f7fe fc3b 	bl	800330c <HAL_GetTick>
 8004a96:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	f003 0320 	and.w	r3, r3, #32
 8004aa2:	2b20      	cmp	r3, #32
 8004aa4:	bf0c      	ite	eq
 8004aa6:	2301      	moveq	r3, #1
 8004aa8:	2300      	movne	r3, #0
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	f003 0310 	and.w	r3, r3, #16
 8004ab8:	2b10      	cmp	r3, #16
 8004aba:	bf0c      	ite	eq
 8004abc:	2301      	moveq	r3, #1
 8004abe:	2300      	movne	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004ac4:	e034      	b.n	8004b30 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004acc:	d01a      	beq.n	8004b04 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ace:	f7fe fc1d 	bl	800330c <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	683a      	ldr	r2, [r7, #0]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d302      	bcc.n	8004ae4 <HAL_I2C_IsDeviceReady+0xd4>
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10f      	bne.n	8004b04 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af0:	f043 0220 	orr.w	r2, r3, #32
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e082      	b.n	8004c0a <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	f003 0320 	and.w	r3, r3, #32
 8004b0e:	2b20      	cmp	r3, #32
 8004b10:	bf0c      	ite	eq
 8004b12:	2301      	moveq	r3, #1
 8004b14:	2300      	movne	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	f003 0310 	and.w	r3, r3, #16
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	bf0c      	ite	eq
 8004b28:	2301      	moveq	r3, #1
 8004b2a:	2300      	movne	r3, #0
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004b30:	7fbb      	ldrb	r3, [r7, #30]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d102      	bne.n	8004b3c <HAL_I2C_IsDeviceReady+0x12c>
 8004b36:	7f7b      	ldrb	r3, [r7, #29]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0c4      	beq.n	8004ac6 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	f003 0310 	and.w	r3, r3, #16
 8004b46:	2b10      	cmp	r3, #16
 8004b48:	d027      	beq.n	8004b9a <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2200      	movs	r2, #0
 8004b52:	2120      	movs	r1, #32
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f885 	bl	8004c64 <I2C_WaitOnFlagUntilTimeout>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00e      	beq.n	8004b7e <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b64:	2b04      	cmp	r3, #4
 8004b66:	d107      	bne.n	8004b78 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	645a      	str	r2, [r3, #68]	@ 0x44
 8004b76:	e026      	b.n	8004bc6 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	77fb      	strb	r3, [r7, #31]
 8004b7c:	e023      	b.n	8004bc6 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2220      	movs	r2, #32
 8004b84:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8004b96:	2300      	movs	r3, #0
 8004b98:	e037      	b.n	8004c0a <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2210      	movs	r2, #16
 8004ba0:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004ba2:	69bb      	ldr	r3, [r7, #24]
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	2120      	movs	r1, #32
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 f859 	bl	8004c64 <I2C_WaitOnFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d002      	beq.n	8004bbe <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	77fb      	strb	r3, [r7, #31]
 8004bbc:	e003      	b.n	8004bc6 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d904      	bls.n	8004bde <HAL_I2C_IsDeviceReady+0x1ce>
 8004bd4:	7ffb      	ldrb	r3, [r7, #31]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d101      	bne.n	8004bde <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	f63f af43 	bhi.w	8004a6e <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf4:	f043 0220 	orr.w	r2, r3, #32
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e000      	b.n	8004c0a <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8004c08:	2302      	movs	r3, #2
  }
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3720      	adds	r7, #32
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	02002000 	.word	0x02002000
 8004c18:	02002800 	.word	0x02002800

08004c1c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d103      	bne.n	8004c3a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	2200      	movs	r2, #0
 8004c38:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d007      	beq.n	8004c58 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	699a      	ldr	r2, [r3, #24]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0201 	orr.w	r2, r2, #1
 8004c56:	619a      	str	r2, [r3, #24]
  }
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	603b      	str	r3, [r7, #0]
 8004c70:	4613      	mov	r3, r2
 8004c72:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c74:	e03b      	b.n	8004cee <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	6839      	ldr	r1, [r7, #0]
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f000 f962 	bl	8004f44 <I2C_IsErrorOccurred>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e041      	b.n	8004d0e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c90:	d02d      	beq.n	8004cee <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c92:	f7fe fb3b 	bl	800330c <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d302      	bcc.n	8004ca8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d122      	bne.n	8004cee <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699a      	ldr	r2, [r3, #24]
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	bf0c      	ite	eq
 8004cb8:	2301      	moveq	r3, #1
 8004cba:	2300      	movne	r3, #0
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	79fb      	ldrb	r3, [r7, #7]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d113      	bne.n	8004cee <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cca:	f043 0220 	orr.w	r2, r3, #32
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e00f      	b.n	8004d0e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	699a      	ldr	r2, [r3, #24]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	68ba      	ldr	r2, [r7, #8]
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	bf0c      	ite	eq
 8004cfe:	2301      	moveq	r3, #1
 8004d00:	2300      	movne	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	461a      	mov	r2, r3
 8004d06:	79fb      	ldrb	r3, [r7, #7]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d0b4      	beq.n	8004c76 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b084      	sub	sp, #16
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	60f8      	str	r0, [r7, #12]
 8004d1e:	60b9      	str	r1, [r7, #8]
 8004d20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d22:	e033      	b.n	8004d8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	68b9      	ldr	r1, [r7, #8]
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 f90b 	bl	8004f44 <I2C_IsErrorOccurred>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e031      	b.n	8004d9c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3e:	d025      	beq.n	8004d8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d40:	f7fe fae4 	bl	800330c <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d302      	bcc.n	8004d56 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d11a      	bne.n	8004d8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d013      	beq.n	8004d8c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d68:	f043 0220 	orr.w	r2, r3, #32
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e007      	b.n	8004d9c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d1c4      	bne.n	8004d24 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004db0:	e02f      	b.n	8004e12 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	68b9      	ldr	r1, [r7, #8]
 8004db6:	68f8      	ldr	r0, [r7, #12]
 8004db8:	f000 f8c4 	bl	8004f44 <I2C_IsErrorOccurred>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e02d      	b.n	8004e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc6:	f7fe faa1 	bl	800330c <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d302      	bcc.n	8004ddc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d11a      	bne.n	8004e12 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	f003 0320 	and.w	r3, r3, #32
 8004de6:	2b20      	cmp	r3, #32
 8004de8:	d013      	beq.n	8004e12 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dee:	f043 0220 	orr.w	r2, r3, #32
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e007      	b.n	8004e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	f003 0320 	and.w	r3, r3, #32
 8004e1c:	2b20      	cmp	r3, #32
 8004e1e:	d1c8      	bne.n	8004db2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
	...

08004e2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004e3c:	e071      	b.n	8004f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 f87e 	bl	8004f44 <I2C_IsErrorOccurred>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d13b      	bne.n	8004ed8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004e60:	7dfb      	ldrb	r3, [r7, #23]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d138      	bne.n	8004ed8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b04      	cmp	r3, #4
 8004e72:	d105      	bne.n	8004e80 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	f003 0310 	and.w	r3, r3, #16
 8004e8a:	2b10      	cmp	r3, #16
 8004e8c:	d121      	bne.n	8004ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2210      	movs	r2, #16
 8004e94:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2204      	movs	r2, #4
 8004e9a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6859      	ldr	r1, [r3, #4]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	4b24      	ldr	r3, [pc, #144]	@ (8004f40 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004eb0:	400b      	ands	r3, r1
 8004eb2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2220      	movs	r2, #32
 8004eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	75fb      	strb	r3, [r7, #23]
 8004ed0:	e002      	b.n	8004ed8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004ed8:	f7fe fa18 	bl	800330c <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d302      	bcc.n	8004eee <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d119      	bne.n	8004f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d116      	bne.n	8004f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b04      	cmp	r3, #4
 8004f00:	d00f      	beq.n	8004f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f06:	f043 0220 	orr.w	r2, r3, #32
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	f003 0304 	and.w	r3, r3, #4
 8004f2c:	2b04      	cmp	r3, #4
 8004f2e:	d002      	beq.n	8004f36 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004f30:	7dfb      	ldrb	r3, [r7, #23]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d083      	beq.n	8004e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	fe00e800 	.word	0xfe00e800

08004f44 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08a      	sub	sp, #40	@ 0x28
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	f003 0310 	and.w	r3, r3, #16
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d068      	beq.n	8005042 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2210      	movs	r2, #16
 8004f76:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f78:	e049      	b.n	800500e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f80:	d045      	beq.n	800500e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f82:	f7fe f9c3 	bl	800330c <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	68ba      	ldr	r2, [r7, #8]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d302      	bcc.n	8004f98 <I2C_IsErrorOccurred+0x54>
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d13a      	bne.n	800500e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fa2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004faa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fba:	d121      	bne.n	8005000 <I2C_IsErrorOccurred+0xbc>
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fc2:	d01d      	beq.n	8005000 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004fc4:	7cfb      	ldrb	r3, [r7, #19]
 8004fc6:	2b20      	cmp	r3, #32
 8004fc8:	d01a      	beq.n	8005000 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	685a      	ldr	r2, [r3, #4]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fd8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004fda:	f7fe f997 	bl	800330c <HAL_GetTick>
 8004fde:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fe0:	e00e      	b.n	8005000 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004fe2:	f7fe f993 	bl	800330c <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	2b19      	cmp	r3, #25
 8004fee:	d907      	bls.n	8005000 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ff0:	6a3b      	ldr	r3, [r7, #32]
 8004ff2:	f043 0320 	orr.w	r3, r3, #32
 8004ff6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004ffe:	e006      	b.n	800500e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699b      	ldr	r3, [r3, #24]
 8005006:	f003 0320 	and.w	r3, r3, #32
 800500a:	2b20      	cmp	r3, #32
 800500c:	d1e9      	bne.n	8004fe2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	699b      	ldr	r3, [r3, #24]
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b20      	cmp	r3, #32
 800501a:	d003      	beq.n	8005024 <I2C_IsErrorOccurred+0xe0>
 800501c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005020:	2b00      	cmp	r3, #0
 8005022:	d0aa      	beq.n	8004f7a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005024:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005028:	2b00      	cmp	r3, #0
 800502a:	d103      	bne.n	8005034 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2220      	movs	r2, #32
 8005032:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	f043 0304 	orr.w	r3, r3, #4
 800503a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00b      	beq.n	800506c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005054:	6a3b      	ldr	r3, [r7, #32]
 8005056:	f043 0301 	orr.w	r3, r3, #1
 800505a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005064:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00b      	beq.n	800508e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005076:	6a3b      	ldr	r3, [r7, #32]
 8005078:	f043 0308 	orr.w	r3, r3, #8
 800507c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005086:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00b      	beq.n	80050b0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005098:	6a3b      	ldr	r3, [r7, #32]
 800509a:	f043 0302 	orr.w	r3, r3, #2
 800509e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80050b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d01c      	beq.n	80050f2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f7ff fdaf 	bl	8004c1c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6859      	ldr	r1, [r3, #4]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	4b0d      	ldr	r3, [pc, #52]	@ (8005100 <I2C_IsErrorOccurred+0x1bc>)
 80050ca:	400b      	ands	r3, r1
 80050cc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	431a      	orrs	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2220      	movs	r2, #32
 80050de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80050f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3728      	adds	r7, #40	@ 0x28
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	fe00e800 	.word	0xfe00e800

08005104 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	607b      	str	r3, [r7, #4]
 800510e:	460b      	mov	r3, r1
 8005110:	817b      	strh	r3, [r7, #10]
 8005112:	4613      	mov	r3, r2
 8005114:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005116:	897b      	ldrh	r3, [r7, #10]
 8005118:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800511c:	7a7b      	ldrb	r3, [r7, #9]
 800511e:	041b      	lsls	r3, r3, #16
 8005120:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005124:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800512a:	6a3b      	ldr	r3, [r7, #32]
 800512c:	4313      	orrs	r3, r2
 800512e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005132:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685a      	ldr	r2, [r3, #4]
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	0d5b      	lsrs	r3, r3, #21
 800513e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005142:	4b08      	ldr	r3, [pc, #32]	@ (8005164 <I2C_TransferConfig+0x60>)
 8005144:	430b      	orrs	r3, r1
 8005146:	43db      	mvns	r3, r3
 8005148:	ea02 0103 	and.w	r1, r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	430a      	orrs	r2, r1
 8005154:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005156:	bf00      	nop
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	03ff63ff 	.word	0x03ff63ff

08005168 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005178:	b2db      	uxtb	r3, r3
 800517a:	2b20      	cmp	r3, #32
 800517c:	d138      	bne.n	80051f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005188:	2302      	movs	r3, #2
 800518a:	e032      	b.n	80051f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2224      	movs	r2, #36	@ 0x24
 8005198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 0201 	bic.w	r2, r2, #1
 80051aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6819      	ldr	r1, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f042 0201 	orr.w	r2, r2, #1
 80051da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051ec:	2300      	movs	r3, #0
 80051ee:	e000      	b.n	80051f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051f0:	2302      	movs	r3, #2
  }
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80051fe:	b480      	push	{r7}
 8005200:	b085      	sub	sp, #20
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b20      	cmp	r3, #32
 8005212:	d139      	bne.n	8005288 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800521a:	2b01      	cmp	r3, #1
 800521c:	d101      	bne.n	8005222 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800521e:	2302      	movs	r3, #2
 8005220:	e033      	b.n	800528a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2224      	movs	r2, #36	@ 0x24
 800522e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 0201 	bic.w	r2, r2, #1
 8005240:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005250:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	021b      	lsls	r3, r3, #8
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	4313      	orrs	r3, r2
 800525a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f042 0201 	orr.w	r2, r2, #1
 8005272:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005284:	2300      	movs	r3, #0
 8005286:	e000      	b.n	800528a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005288:	2302      	movs	r3, #2
  }
}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
	...

08005298 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80052a0:	4b19      	ldr	r3, [pc, #100]	@ (8005308 <HAL_PWREx_ConfigSupply+0x70>)
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d00a      	beq.n	80052c2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80052ac:	4b16      	ldr	r3, [pc, #88]	@ (8005308 <HAL_PWREx_ConfigSupply+0x70>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d001      	beq.n	80052be <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e01f      	b.n	80052fe <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	e01d      	b.n	80052fe <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80052c2:	4b11      	ldr	r3, [pc, #68]	@ (8005308 <HAL_PWREx_ConfigSupply+0x70>)
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	f023 0207 	bic.w	r2, r3, #7
 80052ca:	490f      	ldr	r1, [pc, #60]	@ (8005308 <HAL_PWREx_ConfigSupply+0x70>)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80052d2:	f7fe f81b 	bl	800330c <HAL_GetTick>
 80052d6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80052d8:	e009      	b.n	80052ee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80052da:	f7fe f817 	bl	800330c <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052e8:	d901      	bls.n	80052ee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e007      	b.n	80052fe <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80052ee:	4b06      	ldr	r3, [pc, #24]	@ (8005308 <HAL_PWREx_ConfigSupply+0x70>)
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052fa:	d1ee      	bne.n	80052da <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	58024800 	.word	0x58024800

0800530c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b08c      	sub	sp, #48	@ 0x30
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d102      	bne.n	8005320 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f000 bc48 	b.w	8005bb0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 8088 	beq.w	800543e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800532e:	4b99      	ldr	r3, [pc, #612]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005336:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005338:	4b96      	ldr	r3, [pc, #600]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800533a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800533e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005340:	2b10      	cmp	r3, #16
 8005342:	d007      	beq.n	8005354 <HAL_RCC_OscConfig+0x48>
 8005344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005346:	2b18      	cmp	r3, #24
 8005348:	d111      	bne.n	800536e <HAL_RCC_OscConfig+0x62>
 800534a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534c:	f003 0303 	and.w	r3, r3, #3
 8005350:	2b02      	cmp	r3, #2
 8005352:	d10c      	bne.n	800536e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005354:	4b8f      	ldr	r3, [pc, #572]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800535c:	2b00      	cmp	r3, #0
 800535e:	d06d      	beq.n	800543c <HAL_RCC_OscConfig+0x130>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d169      	bne.n	800543c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	f000 bc21 	b.w	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005376:	d106      	bne.n	8005386 <HAL_RCC_OscConfig+0x7a>
 8005378:	4b86      	ldr	r3, [pc, #536]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a85      	ldr	r2, [pc, #532]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800537e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005382:	6013      	str	r3, [r2, #0]
 8005384:	e02e      	b.n	80053e4 <HAL_RCC_OscConfig+0xd8>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10c      	bne.n	80053a8 <HAL_RCC_OscConfig+0x9c>
 800538e:	4b81      	ldr	r3, [pc, #516]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a80      	ldr	r2, [pc, #512]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005394:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005398:	6013      	str	r3, [r2, #0]
 800539a:	4b7e      	ldr	r3, [pc, #504]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a7d      	ldr	r2, [pc, #500]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053a4:	6013      	str	r3, [r2, #0]
 80053a6:	e01d      	b.n	80053e4 <HAL_RCC_OscConfig+0xd8>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053b0:	d10c      	bne.n	80053cc <HAL_RCC_OscConfig+0xc0>
 80053b2:	4b78      	ldr	r3, [pc, #480]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a77      	ldr	r2, [pc, #476]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053bc:	6013      	str	r3, [r2, #0]
 80053be:	4b75      	ldr	r3, [pc, #468]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a74      	ldr	r2, [pc, #464]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	e00b      	b.n	80053e4 <HAL_RCC_OscConfig+0xd8>
 80053cc:	4b71      	ldr	r3, [pc, #452]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a70      	ldr	r2, [pc, #448]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	4b6e      	ldr	r3, [pc, #440]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a6d      	ldr	r2, [pc, #436]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80053de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d013      	beq.n	8005414 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ec:	f7fd ff8e 	bl	800330c <HAL_GetTick>
 80053f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053f2:	e008      	b.n	8005406 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053f4:	f7fd ff8a 	bl	800330c <HAL_GetTick>
 80053f8:	4602      	mov	r2, r0
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	1ad3      	subs	r3, r2, r3
 80053fe:	2b64      	cmp	r3, #100	@ 0x64
 8005400:	d901      	bls.n	8005406 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e3d4      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005406:	4b63      	ldr	r3, [pc, #396]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0f0      	beq.n	80053f4 <HAL_RCC_OscConfig+0xe8>
 8005412:	e014      	b.n	800543e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005414:	f7fd ff7a 	bl	800330c <HAL_GetTick>
 8005418:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800541c:	f7fd ff76 	bl	800330c <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b64      	cmp	r3, #100	@ 0x64
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e3c0      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800542e:	4b59      	ldr	r3, [pc, #356]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1f0      	bne.n	800541c <HAL_RCC_OscConfig+0x110>
 800543a:	e000      	b.n	800543e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800543c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 80ca 	beq.w	80055e0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800544c:	4b51      	ldr	r3, [pc, #324]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005454:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005456:	4b4f      	ldr	r3, [pc, #316]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d007      	beq.n	8005472 <HAL_RCC_OscConfig+0x166>
 8005462:	6a3b      	ldr	r3, [r7, #32]
 8005464:	2b18      	cmp	r3, #24
 8005466:	d156      	bne.n	8005516 <HAL_RCC_OscConfig+0x20a>
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	f003 0303 	and.w	r3, r3, #3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d151      	bne.n	8005516 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005472:	4b48      	ldr	r3, [pc, #288]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0304 	and.w	r3, r3, #4
 800547a:	2b00      	cmp	r3, #0
 800547c:	d005      	beq.n	800548a <HAL_RCC_OscConfig+0x17e>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d101      	bne.n	800548a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e392      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800548a:	4b42      	ldr	r3, [pc, #264]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f023 0219 	bic.w	r2, r3, #25
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	493f      	ldr	r1, [pc, #252]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005498:	4313      	orrs	r3, r2
 800549a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549c:	f7fd ff36 	bl	800330c <HAL_GetTick>
 80054a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054a2:	e008      	b.n	80054b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054a4:	f7fd ff32 	bl	800330c <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e37c      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054b6:	4b37      	ldr	r3, [pc, #220]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0f0      	beq.n	80054a4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054c2:	f7fd ff53 	bl	800336c <HAL_GetREVID>
 80054c6:	4603      	mov	r3, r0
 80054c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d817      	bhi.n	8005500 <HAL_RCC_OscConfig+0x1f4>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	2b40      	cmp	r3, #64	@ 0x40
 80054d6:	d108      	bne.n	80054ea <HAL_RCC_OscConfig+0x1de>
 80054d8:	4b2e      	ldr	r3, [pc, #184]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80054e0:	4a2c      	ldr	r2, [pc, #176]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80054e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054e6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054e8:	e07a      	b.n	80055e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	031b      	lsls	r3, r3, #12
 80054f8:	4926      	ldr	r1, [pc, #152]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054fe:	e06f      	b.n	80055e0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005500:	4b24      	ldr	r3, [pc, #144]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	061b      	lsls	r3, r3, #24
 800550e:	4921      	ldr	r1, [pc, #132]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005510:	4313      	orrs	r3, r2
 8005512:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005514:	e064      	b.n	80055e0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d047      	beq.n	80055ae <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800551e:	4b1d      	ldr	r3, [pc, #116]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f023 0219 	bic.w	r2, r3, #25
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	491a      	ldr	r1, [pc, #104]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800552c:	4313      	orrs	r3, r2
 800552e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005530:	f7fd feec 	bl	800330c <HAL_GetTick>
 8005534:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005536:	e008      	b.n	800554a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005538:	f7fd fee8 	bl	800330c <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	2b02      	cmp	r3, #2
 8005544:	d901      	bls.n	800554a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e332      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800554a:	4b12      	ldr	r3, [pc, #72]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0304 	and.w	r3, r3, #4
 8005552:	2b00      	cmp	r3, #0
 8005554:	d0f0      	beq.n	8005538 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005556:	f7fd ff09 	bl	800336c <HAL_GetREVID>
 800555a:	4603      	mov	r3, r0
 800555c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005560:	4293      	cmp	r3, r2
 8005562:	d819      	bhi.n	8005598 <HAL_RCC_OscConfig+0x28c>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	2b40      	cmp	r3, #64	@ 0x40
 800556a:	d108      	bne.n	800557e <HAL_RCC_OscConfig+0x272>
 800556c:	4b09      	ldr	r3, [pc, #36]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005574:	4a07      	ldr	r2, [pc, #28]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005576:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800557a:	6053      	str	r3, [r2, #4]
 800557c:	e030      	b.n	80055e0 <HAL_RCC_OscConfig+0x2d4>
 800557e:	4b05      	ldr	r3, [pc, #20]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	031b      	lsls	r3, r3, #12
 800558c:	4901      	ldr	r1, [pc, #4]	@ (8005594 <HAL_RCC_OscConfig+0x288>)
 800558e:	4313      	orrs	r3, r2
 8005590:	604b      	str	r3, [r1, #4]
 8005592:	e025      	b.n	80055e0 <HAL_RCC_OscConfig+0x2d4>
 8005594:	58024400 	.word	0x58024400
 8005598:	4b9a      	ldr	r3, [pc, #616]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	061b      	lsls	r3, r3, #24
 80055a6:	4997      	ldr	r1, [pc, #604]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	604b      	str	r3, [r1, #4]
 80055ac:	e018      	b.n	80055e0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055ae:	4b95      	ldr	r3, [pc, #596]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a94      	ldr	r2, [pc, #592]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80055b4:	f023 0301 	bic.w	r3, r3, #1
 80055b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ba:	f7fd fea7 	bl	800330c <HAL_GetTick>
 80055be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80055c0:	e008      	b.n	80055d4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055c2:	f7fd fea3 	bl	800330c <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e2ed      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80055d4:	4b8b      	ldr	r3, [pc, #556]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1f0      	bne.n	80055c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0310 	and.w	r3, r3, #16
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 80a9 	beq.w	8005740 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055ee:	4b85      	ldr	r3, [pc, #532]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055f6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055f8:	4b82      	ldr	r3, [pc, #520]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80055fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055fc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	2b08      	cmp	r3, #8
 8005602:	d007      	beq.n	8005614 <HAL_RCC_OscConfig+0x308>
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	2b18      	cmp	r3, #24
 8005608:	d13a      	bne.n	8005680 <HAL_RCC_OscConfig+0x374>
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f003 0303 	and.w	r3, r3, #3
 8005610:	2b01      	cmp	r3, #1
 8005612:	d135      	bne.n	8005680 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005614:	4b7b      	ldr	r3, [pc, #492]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800561c:	2b00      	cmp	r3, #0
 800561e:	d005      	beq.n	800562c <HAL_RCC_OscConfig+0x320>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	69db      	ldr	r3, [r3, #28]
 8005624:	2b80      	cmp	r3, #128	@ 0x80
 8005626:	d001      	beq.n	800562c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e2c1      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800562c:	f7fd fe9e 	bl	800336c <HAL_GetREVID>
 8005630:	4603      	mov	r3, r0
 8005632:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005636:	4293      	cmp	r3, r2
 8005638:	d817      	bhi.n	800566a <HAL_RCC_OscConfig+0x35e>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	2b20      	cmp	r3, #32
 8005640:	d108      	bne.n	8005654 <HAL_RCC_OscConfig+0x348>
 8005642:	4b70      	ldr	r3, [pc, #448]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800564a:	4a6e      	ldr	r2, [pc, #440]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800564c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005650:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005652:	e075      	b.n	8005740 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005654:	4b6b      	ldr	r3, [pc, #428]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	069b      	lsls	r3, r3, #26
 8005662:	4968      	ldr	r1, [pc, #416]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005664:	4313      	orrs	r3, r2
 8005666:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005668:	e06a      	b.n	8005740 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800566a:	4b66      	ldr	r3, [pc, #408]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	061b      	lsls	r3, r3, #24
 8005678:	4962      	ldr	r1, [pc, #392]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800567a:	4313      	orrs	r3, r2
 800567c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800567e:	e05f      	b.n	8005740 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	69db      	ldr	r3, [r3, #28]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d042      	beq.n	800570e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005688:	4b5e      	ldr	r3, [pc, #376]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a5d      	ldr	r2, [pc, #372]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800568e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005694:	f7fd fe3a 	bl	800330c <HAL_GetTick>
 8005698:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800569a:	e008      	b.n	80056ae <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800569c:	f7fd fe36 	bl	800330c <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e280      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80056ae:	4b55      	ldr	r3, [pc, #340]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0f0      	beq.n	800569c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80056ba:	f7fd fe57 	bl	800336c <HAL_GetREVID>
 80056be:	4603      	mov	r3, r0
 80056c0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d817      	bhi.n	80056f8 <HAL_RCC_OscConfig+0x3ec>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	2b20      	cmp	r3, #32
 80056ce:	d108      	bne.n	80056e2 <HAL_RCC_OscConfig+0x3d6>
 80056d0:	4b4c      	ldr	r3, [pc, #304]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80056d8:	4a4a      	ldr	r2, [pc, #296]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80056da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056de:	6053      	str	r3, [r2, #4]
 80056e0:	e02e      	b.n	8005740 <HAL_RCC_OscConfig+0x434>
 80056e2:	4b48      	ldr	r3, [pc, #288]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	069b      	lsls	r3, r3, #26
 80056f0:	4944      	ldr	r1, [pc, #272]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	604b      	str	r3, [r1, #4]
 80056f6:	e023      	b.n	8005740 <HAL_RCC_OscConfig+0x434>
 80056f8:	4b42      	ldr	r3, [pc, #264]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6a1b      	ldr	r3, [r3, #32]
 8005704:	061b      	lsls	r3, r3, #24
 8005706:	493f      	ldr	r1, [pc, #252]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005708:	4313      	orrs	r3, r2
 800570a:	60cb      	str	r3, [r1, #12]
 800570c:	e018      	b.n	8005740 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800570e:	4b3d      	ldr	r3, [pc, #244]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a3c      	ldr	r2, [pc, #240]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005714:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005718:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571a:	f7fd fdf7 	bl	800330c <HAL_GetTick>
 800571e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005720:	e008      	b.n	8005734 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005722:	f7fd fdf3 	bl	800330c <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b02      	cmp	r3, #2
 800572e:	d901      	bls.n	8005734 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e23d      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005734:	4b33      	ldr	r3, [pc, #204]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1f0      	bne.n	8005722 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0308 	and.w	r3, r3, #8
 8005748:	2b00      	cmp	r3, #0
 800574a:	d036      	beq.n	80057ba <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d019      	beq.n	8005788 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005754:	4b2b      	ldr	r3, [pc, #172]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 8005756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005758:	4a2a      	ldr	r2, [pc, #168]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800575a:	f043 0301 	orr.w	r3, r3, #1
 800575e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005760:	f7fd fdd4 	bl	800330c <HAL_GetTick>
 8005764:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005768:	f7fd fdd0 	bl	800330c <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e21a      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800577a:	4b22      	ldr	r3, [pc, #136]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800577c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d0f0      	beq.n	8005768 <HAL_RCC_OscConfig+0x45c>
 8005786:	e018      	b.n	80057ba <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005788:	4b1e      	ldr	r3, [pc, #120]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800578a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800578c:	4a1d      	ldr	r2, [pc, #116]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 800578e:	f023 0301 	bic.w	r3, r3, #1
 8005792:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005794:	f7fd fdba 	bl	800330c <HAL_GetTick>
 8005798:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800579a:	e008      	b.n	80057ae <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800579c:	f7fd fdb6 	bl	800330c <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b02      	cmp	r3, #2
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e200      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80057ae:	4b15      	ldr	r3, [pc, #84]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80057b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f0      	bne.n	800579c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0320 	and.w	r3, r3, #32
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d039      	beq.n	800583a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d01c      	beq.n	8005808 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80057ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a0c      	ldr	r2, [pc, #48]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80057d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80057d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80057da:	f7fd fd97 	bl	800330c <HAL_GetTick>
 80057de:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80057e0:	e008      	b.n	80057f4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057e2:	f7fd fd93 	bl	800330c <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d901      	bls.n	80057f4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e1dd      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80057f4:	4b03      	ldr	r3, [pc, #12]	@ (8005804 <HAL_RCC_OscConfig+0x4f8>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d0f0      	beq.n	80057e2 <HAL_RCC_OscConfig+0x4d6>
 8005800:	e01b      	b.n	800583a <HAL_RCC_OscConfig+0x52e>
 8005802:	bf00      	nop
 8005804:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005808:	4b9b      	ldr	r3, [pc, #620]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a9a      	ldr	r2, [pc, #616]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 800580e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005812:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005814:	f7fd fd7a 	bl	800330c <HAL_GetTick>
 8005818:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800581a:	e008      	b.n	800582e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800581c:	f7fd fd76 	bl	800330c <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b02      	cmp	r3, #2
 8005828:	d901      	bls.n	800582e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e1c0      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800582e:	4b92      	ldr	r3, [pc, #584]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1f0      	bne.n	800581c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0304 	and.w	r3, r3, #4
 8005842:	2b00      	cmp	r3, #0
 8005844:	f000 8081 	beq.w	800594a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005848:	4b8c      	ldr	r3, [pc, #560]	@ (8005a7c <HAL_RCC_OscConfig+0x770>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a8b      	ldr	r2, [pc, #556]	@ (8005a7c <HAL_RCC_OscConfig+0x770>)
 800584e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005852:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005854:	f7fd fd5a 	bl	800330c <HAL_GetTick>
 8005858:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800585a:	e008      	b.n	800586e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800585c:	f7fd fd56 	bl	800330c <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b64      	cmp	r3, #100	@ 0x64
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e1a0      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800586e:	4b83      	ldr	r3, [pc, #524]	@ (8005a7c <HAL_RCC_OscConfig+0x770>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005876:	2b00      	cmp	r3, #0
 8005878:	d0f0      	beq.n	800585c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d106      	bne.n	8005890 <HAL_RCC_OscConfig+0x584>
 8005882:	4b7d      	ldr	r3, [pc, #500]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005886:	4a7c      	ldr	r2, [pc, #496]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005888:	f043 0301 	orr.w	r3, r3, #1
 800588c:	6713      	str	r3, [r2, #112]	@ 0x70
 800588e:	e02d      	b.n	80058ec <HAL_RCC_OscConfig+0x5e0>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10c      	bne.n	80058b2 <HAL_RCC_OscConfig+0x5a6>
 8005898:	4b77      	ldr	r3, [pc, #476]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 800589a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800589c:	4a76      	ldr	r2, [pc, #472]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 800589e:	f023 0301 	bic.w	r3, r3, #1
 80058a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80058a4:	4b74      	ldr	r3, [pc, #464]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a8:	4a73      	ldr	r2, [pc, #460]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058aa:	f023 0304 	bic.w	r3, r3, #4
 80058ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80058b0:	e01c      	b.n	80058ec <HAL_RCC_OscConfig+0x5e0>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	2b05      	cmp	r3, #5
 80058b8:	d10c      	bne.n	80058d4 <HAL_RCC_OscConfig+0x5c8>
 80058ba:	4b6f      	ldr	r3, [pc, #444]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058be:	4a6e      	ldr	r2, [pc, #440]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058c0:	f043 0304 	orr.w	r3, r3, #4
 80058c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80058c6:	4b6c      	ldr	r3, [pc, #432]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ca:	4a6b      	ldr	r2, [pc, #428]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058cc:	f043 0301 	orr.w	r3, r3, #1
 80058d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80058d2:	e00b      	b.n	80058ec <HAL_RCC_OscConfig+0x5e0>
 80058d4:	4b68      	ldr	r3, [pc, #416]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d8:	4a67      	ldr	r2, [pc, #412]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058da:	f023 0301 	bic.w	r3, r3, #1
 80058de:	6713      	str	r3, [r2, #112]	@ 0x70
 80058e0:	4b65      	ldr	r3, [pc, #404]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e4:	4a64      	ldr	r2, [pc, #400]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80058e6:	f023 0304 	bic.w	r3, r3, #4
 80058ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d015      	beq.n	8005920 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058f4:	f7fd fd0a 	bl	800330c <HAL_GetTick>
 80058f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058fa:	e00a      	b.n	8005912 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058fc:	f7fd fd06 	bl	800330c <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800590a:	4293      	cmp	r3, r2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e14e      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005912:	4b59      	ldr	r3, [pc, #356]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0ee      	beq.n	80058fc <HAL_RCC_OscConfig+0x5f0>
 800591e:	e014      	b.n	800594a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005920:	f7fd fcf4 	bl	800330c <HAL_GetTick>
 8005924:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005926:	e00a      	b.n	800593e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005928:	f7fd fcf0 	bl	800330c <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005936:	4293      	cmp	r3, r2
 8005938:	d901      	bls.n	800593e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e138      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800593e:	4b4e      	ldr	r3, [pc, #312]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005942:	f003 0302 	and.w	r3, r3, #2
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1ee      	bne.n	8005928 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 812d 	beq.w	8005bae <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005954:	4b48      	ldr	r3, [pc, #288]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800595c:	2b18      	cmp	r3, #24
 800595e:	f000 80bd 	beq.w	8005adc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005966:	2b02      	cmp	r3, #2
 8005968:	f040 809e 	bne.w	8005aa8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800596c:	4b42      	ldr	r3, [pc, #264]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a41      	ldr	r2, [pc, #260]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005972:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005978:	f7fd fcc8 	bl	800330c <HAL_GetTick>
 800597c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005980:	f7fd fcc4 	bl	800330c <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e10e      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005992:	4b39      	ldr	r3, [pc, #228]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1f0      	bne.n	8005980 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800599e:	4b36      	ldr	r3, [pc, #216]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80059a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059a2:	4b37      	ldr	r3, [pc, #220]	@ (8005a80 <HAL_RCC_OscConfig+0x774>)
 80059a4:	4013      	ands	r3, r2
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80059ae:	0112      	lsls	r2, r2, #4
 80059b0:	430a      	orrs	r2, r1
 80059b2:	4931      	ldr	r1, [pc, #196]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059bc:	3b01      	subs	r3, #1
 80059be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059c6:	3b01      	subs	r3, #1
 80059c8:	025b      	lsls	r3, r3, #9
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	431a      	orrs	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d2:	3b01      	subs	r3, #1
 80059d4:	041b      	lsls	r3, r3, #16
 80059d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80059da:	431a      	orrs	r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059e0:	3b01      	subs	r3, #1
 80059e2:	061b      	lsls	r3, r3, #24
 80059e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80059e8:	4923      	ldr	r1, [pc, #140]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80059ee:	4b22      	ldr	r3, [pc, #136]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80059f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f2:	4a21      	ldr	r2, [pc, #132]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80059f4:	f023 0301 	bic.w	r3, r3, #1
 80059f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80059fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 80059fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059fe:	4b21      	ldr	r3, [pc, #132]	@ (8005a84 <HAL_RCC_OscConfig+0x778>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005a06:	00d2      	lsls	r2, r2, #3
 8005a08:	491b      	ldr	r1, [pc, #108]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a12:	f023 020c 	bic.w	r2, r3, #12
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1a:	4917      	ldr	r1, [pc, #92]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005a20:	4b15      	ldr	r3, [pc, #84]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a24:	f023 0202 	bic.w	r2, r3, #2
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a2c:	4912      	ldr	r1, [pc, #72]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005a32:	4b11      	ldr	r3, [pc, #68]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a36:	4a10      	ldr	r2, [pc, #64]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a42:	4a0d      	ldr	r2, [pc, #52]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005a56:	4b08      	ldr	r3, [pc, #32]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a5a:	4a07      	ldr	r2, [pc, #28]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a5c:	f043 0301 	orr.w	r3, r3, #1
 8005a60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a62:	4b05      	ldr	r3, [pc, #20]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a04      	ldr	r2, [pc, #16]	@ (8005a78 <HAL_RCC_OscConfig+0x76c>)
 8005a68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6e:	f7fd fc4d 	bl	800330c <HAL_GetTick>
 8005a72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a74:	e011      	b.n	8005a9a <HAL_RCC_OscConfig+0x78e>
 8005a76:	bf00      	nop
 8005a78:	58024400 	.word	0x58024400
 8005a7c:	58024800 	.word	0x58024800
 8005a80:	fffffc0c 	.word	0xfffffc0c
 8005a84:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a88:	f7fd fc40 	bl	800330c <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d901      	bls.n	8005a9a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005a96:	2303      	movs	r3, #3
 8005a98:	e08a      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a9a:	4b47      	ldr	r3, [pc, #284]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d0f0      	beq.n	8005a88 <HAL_RCC_OscConfig+0x77c>
 8005aa6:	e082      	b.n	8005bae <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aa8:	4b43      	ldr	r3, [pc, #268]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a42      	ldr	r2, [pc, #264]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab4:	f7fd fc2a 	bl	800330c <HAL_GetTick>
 8005ab8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005abc:	f7fd fc26 	bl	800330c <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e070      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ace:	4b3a      	ldr	r3, [pc, #232]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f0      	bne.n	8005abc <HAL_RCC_OscConfig+0x7b0>
 8005ada:	e068      	b.n	8005bae <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005adc:	4b36      	ldr	r3, [pc, #216]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005ae2:	4b35      	ldr	r3, [pc, #212]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d031      	beq.n	8005b54 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	f003 0203 	and.w	r2, r3, #3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d12a      	bne.n	8005b54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	091b      	lsrs	r3, r3, #4
 8005b02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d122      	bne.n	8005b54 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b18:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d11a      	bne.n	8005b54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	0a5b      	lsrs	r3, r3, #9
 8005b22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d111      	bne.n	8005b54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	0c1b      	lsrs	r3, r3, #16
 8005b34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d108      	bne.n	8005b54 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	0e1b      	lsrs	r3, r3, #24
 8005b46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b4e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d001      	beq.n	8005b58 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e02b      	b.n	8005bb0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005b58:	4b17      	ldr	r3, [pc, #92]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b5c:	08db      	lsrs	r3, r3, #3
 8005b5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b62:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b68:	693a      	ldr	r2, [r7, #16]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d01f      	beq.n	8005bae <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005b6e:	4b12      	ldr	r3, [pc, #72]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b72:	4a11      	ldr	r2, [pc, #68]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005b74:	f023 0301 	bic.w	r3, r3, #1
 8005b78:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b7a:	f7fd fbc7 	bl	800330c <HAL_GetTick>
 8005b7e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005b80:	bf00      	nop
 8005b82:	f7fd fbc3 	bl	800330c <HAL_GetTick>
 8005b86:	4602      	mov	r2, r0
 8005b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d0f9      	beq.n	8005b82 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005b90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b92:	4b0a      	ldr	r3, [pc, #40]	@ (8005bbc <HAL_RCC_OscConfig+0x8b0>)
 8005b94:	4013      	ands	r3, r2
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b9a:	00d2      	lsls	r2, r2, #3
 8005b9c:	4906      	ldr	r1, [pc, #24]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005ba2:	4b05      	ldr	r3, [pc, #20]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba6:	4a04      	ldr	r2, [pc, #16]	@ (8005bb8 <HAL_RCC_OscConfig+0x8ac>)
 8005ba8:	f043 0301 	orr.w	r3, r3, #1
 8005bac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3730      	adds	r7, #48	@ 0x30
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	58024400 	.word	0x58024400
 8005bbc:	ffff0007 	.word	0xffff0007

08005bc0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d101      	bne.n	8005bd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e19c      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bd4:	4b8a      	ldr	r3, [pc, #552]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 030f 	and.w	r3, r3, #15
 8005bdc:	683a      	ldr	r2, [r7, #0]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d910      	bls.n	8005c04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005be2:	4b87      	ldr	r3, [pc, #540]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f023 020f 	bic.w	r2, r3, #15
 8005bea:	4985      	ldr	r1, [pc, #532]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bf2:	4b83      	ldr	r3, [pc, #524]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 030f 	and.w	r3, r3, #15
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d001      	beq.n	8005c04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e184      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d010      	beq.n	8005c32 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691a      	ldr	r2, [r3, #16]
 8005c14:	4b7b      	ldr	r3, [pc, #492]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d908      	bls.n	8005c32 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005c20:	4b78      	ldr	r3, [pc, #480]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	4975      	ldr	r1, [pc, #468]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d010      	beq.n	8005c60 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	695a      	ldr	r2, [r3, #20]
 8005c42:	4b70      	ldr	r3, [pc, #448]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c44:	69db      	ldr	r3, [r3, #28]
 8005c46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d908      	bls.n	8005c60 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	496a      	ldr	r1, [pc, #424]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0310 	and.w	r3, r3, #16
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d010      	beq.n	8005c8e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	699a      	ldr	r2, [r3, #24]
 8005c70:	4b64      	ldr	r3, [pc, #400]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c72:	69db      	ldr	r3, [r3, #28]
 8005c74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d908      	bls.n	8005c8e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005c7c:	4b61      	ldr	r3, [pc, #388]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c7e:	69db      	ldr	r3, [r3, #28]
 8005c80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	495e      	ldr	r1, [pc, #376]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0320 	and.w	r3, r3, #32
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d010      	beq.n	8005cbc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	69da      	ldr	r2, [r3, #28]
 8005c9e:	4b59      	ldr	r3, [pc, #356]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d908      	bls.n	8005cbc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005caa:	4b56      	ldr	r3, [pc, #344]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	69db      	ldr	r3, [r3, #28]
 8005cb6:	4953      	ldr	r1, [pc, #332]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d010      	beq.n	8005cea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	4b4d      	ldr	r3, [pc, #308]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005cce:	699b      	ldr	r3, [r3, #24]
 8005cd0:	f003 030f 	and.w	r3, r3, #15
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d908      	bls.n	8005cea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cd8:	4b4a      	ldr	r3, [pc, #296]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	f023 020f 	bic.w	r2, r3, #15
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	4947      	ldr	r1, [pc, #284]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d055      	beq.n	8005da2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005cf6:	4b43      	ldr	r3, [pc, #268]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	4940      	ldr	r1, [pc, #256]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d04:	4313      	orrs	r3, r2
 8005d06:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d107      	bne.n	8005d20 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005d10:	4b3c      	ldr	r3, [pc, #240]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d121      	bne.n	8005d60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e0f6      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	2b03      	cmp	r3, #3
 8005d26:	d107      	bne.n	8005d38 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005d28:	4b36      	ldr	r3, [pc, #216]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d115      	bne.n	8005d60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e0ea      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d107      	bne.n	8005d50 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d40:	4b30      	ldr	r3, [pc, #192]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d109      	bne.n	8005d60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e0de      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d50:	4b2c      	ldr	r3, [pc, #176]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0304 	and.w	r3, r3, #4
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d101      	bne.n	8005d60 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e0d6      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d60:	4b28      	ldr	r3, [pc, #160]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d62:	691b      	ldr	r3, [r3, #16]
 8005d64:	f023 0207 	bic.w	r2, r3, #7
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	4925      	ldr	r1, [pc, #148]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d72:	f7fd facb 	bl	800330c <HAL_GetTick>
 8005d76:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d78:	e00a      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d7a:	f7fd fac7 	bl	800330c <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d901      	bls.n	8005d90 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e0be      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d90:	4b1c      	ldr	r3, [pc, #112]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	00db      	lsls	r3, r3, #3
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d1eb      	bne.n	8005d7a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d010      	beq.n	8005dd0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	68da      	ldr	r2, [r3, #12]
 8005db2:	4b14      	ldr	r3, [pc, #80]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	f003 030f 	and.w	r3, r3, #15
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d208      	bcs.n	8005dd0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dbe:	4b11      	ldr	r3, [pc, #68]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	f023 020f 	bic.w	r2, r3, #15
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	490e      	ldr	r1, [pc, #56]	@ (8005e04 <HAL_RCC_ClockConfig+0x244>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 030f 	and.w	r3, r3, #15
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d214      	bcs.n	8005e08 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dde:	4b08      	ldr	r3, [pc, #32]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f023 020f 	bic.w	r2, r3, #15
 8005de6:	4906      	ldr	r1, [pc, #24]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dee:	4b04      	ldr	r3, [pc, #16]	@ (8005e00 <HAL_RCC_ClockConfig+0x240>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 030f 	and.w	r3, r3, #15
 8005df6:	683a      	ldr	r2, [r7, #0]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d005      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e086      	b.n	8005f0e <HAL_RCC_ClockConfig+0x34e>
 8005e00:	52002000 	.word	0x52002000
 8005e04:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0304 	and.w	r3, r3, #4
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d010      	beq.n	8005e36 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	4b3f      	ldr	r3, [pc, #252]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d208      	bcs.n	8005e36 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005e24:	4b3c      	ldr	r3, [pc, #240]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	4939      	ldr	r1, [pc, #228]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e32:	4313      	orrs	r3, r2
 8005e34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0308 	and.w	r3, r3, #8
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d010      	beq.n	8005e64 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	695a      	ldr	r2, [r3, #20]
 8005e46:	4b34      	ldr	r3, [pc, #208]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d208      	bcs.n	8005e64 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005e52:	4b31      	ldr	r3, [pc, #196]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	492e      	ldr	r1, [pc, #184]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0310 	and.w	r3, r3, #16
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d010      	beq.n	8005e92 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	699a      	ldr	r2, [r3, #24]
 8005e74:	4b28      	ldr	r3, [pc, #160]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d208      	bcs.n	8005e92 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e80:	4b25      	ldr	r3, [pc, #148]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	4922      	ldr	r1, [pc, #136]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 0320 	and.w	r3, r3, #32
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d010      	beq.n	8005ec0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	69da      	ldr	r2, [r3, #28]
 8005ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d208      	bcs.n	8005ec0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005eae:	4b1a      	ldr	r3, [pc, #104]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	69db      	ldr	r3, [r3, #28]
 8005eba:	4917      	ldr	r1, [pc, #92]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005ec0:	f000 f834 	bl	8005f2c <HAL_RCC_GetSysClockFreq>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	4b14      	ldr	r3, [pc, #80]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	0a1b      	lsrs	r3, r3, #8
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	4912      	ldr	r1, [pc, #72]	@ (8005f1c <HAL_RCC_ClockConfig+0x35c>)
 8005ed2:	5ccb      	ldrb	r3, [r1, r3]
 8005ed4:	f003 031f 	and.w	r3, r3, #31
 8005ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8005edc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ede:	4b0e      	ldr	r3, [pc, #56]	@ (8005f18 <HAL_RCC_ClockConfig+0x358>)
 8005ee0:	699b      	ldr	r3, [r3, #24]
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8005f1c <HAL_RCC_ClockConfig+0x35c>)
 8005ee8:	5cd3      	ldrb	r3, [r2, r3]
 8005eea:	f003 031f 	and.w	r3, r3, #31
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ef4:	4a0a      	ldr	r2, [pc, #40]	@ (8005f20 <HAL_RCC_ClockConfig+0x360>)
 8005ef6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005ef8:	4a0a      	ldr	r2, [pc, #40]	@ (8005f24 <HAL_RCC_ClockConfig+0x364>)
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005efe:	4b0a      	ldr	r3, [pc, #40]	@ (8005f28 <HAL_RCC_ClockConfig+0x368>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7fd f9b8 	bl	8003278 <HAL_InitTick>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3718      	adds	r7, #24
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	58024400 	.word	0x58024400
 8005f1c:	0800f85c 	.word	0x0800f85c
 8005f20:	24000050 	.word	0x24000050
 8005f24:	2400004c 	.word	0x2400004c
 8005f28:	24000054 	.word	0x24000054

08005f2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b089      	sub	sp, #36	@ 0x24
 8005f30:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f32:	4bb3      	ldr	r3, [pc, #716]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f3a:	2b18      	cmp	r3, #24
 8005f3c:	f200 8155 	bhi.w	80061ea <HAL_RCC_GetSysClockFreq+0x2be>
 8005f40:	a201      	add	r2, pc, #4	@ (adr r2, 8005f48 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f46:	bf00      	nop
 8005f48:	08005fad 	.word	0x08005fad
 8005f4c:	080061eb 	.word	0x080061eb
 8005f50:	080061eb 	.word	0x080061eb
 8005f54:	080061eb 	.word	0x080061eb
 8005f58:	080061eb 	.word	0x080061eb
 8005f5c:	080061eb 	.word	0x080061eb
 8005f60:	080061eb 	.word	0x080061eb
 8005f64:	080061eb 	.word	0x080061eb
 8005f68:	08005fd3 	.word	0x08005fd3
 8005f6c:	080061eb 	.word	0x080061eb
 8005f70:	080061eb 	.word	0x080061eb
 8005f74:	080061eb 	.word	0x080061eb
 8005f78:	080061eb 	.word	0x080061eb
 8005f7c:	080061eb 	.word	0x080061eb
 8005f80:	080061eb 	.word	0x080061eb
 8005f84:	080061eb 	.word	0x080061eb
 8005f88:	08005fd9 	.word	0x08005fd9
 8005f8c:	080061eb 	.word	0x080061eb
 8005f90:	080061eb 	.word	0x080061eb
 8005f94:	080061eb 	.word	0x080061eb
 8005f98:	080061eb 	.word	0x080061eb
 8005f9c:	080061eb 	.word	0x080061eb
 8005fa0:	080061eb 	.word	0x080061eb
 8005fa4:	080061eb 	.word	0x080061eb
 8005fa8:	08005fdf 	.word	0x08005fdf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fac:	4b94      	ldr	r3, [pc, #592]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0320 	and.w	r3, r3, #32
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d009      	beq.n	8005fcc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005fb8:	4b91      	ldr	r3, [pc, #580]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	08db      	lsrs	r3, r3, #3
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	4a90      	ldr	r2, [pc, #576]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8005fc8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005fca:	e111      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005fcc:	4b8d      	ldr	r3, [pc, #564]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005fce:	61bb      	str	r3, [r7, #24]
      break;
 8005fd0:	e10e      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005fd2:	4b8d      	ldr	r3, [pc, #564]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005fd4:	61bb      	str	r3, [r7, #24]
      break;
 8005fd6:	e10b      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005fd8:	4b8c      	ldr	r3, [pc, #560]	@ (800620c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005fda:	61bb      	str	r3, [r7, #24]
      break;
 8005fdc:	e108      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005fde:	4b88      	ldr	r3, [pc, #544]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe2:	f003 0303 	and.w	r3, r3, #3
 8005fe6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005fe8:	4b85      	ldr	r3, [pc, #532]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fec:	091b      	lsrs	r3, r3, #4
 8005fee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ff2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005ff4:	4b82      	ldr	r3, [pc, #520]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005ffe:	4b80      	ldr	r3, [pc, #512]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006002:	08db      	lsrs	r3, r3, #3
 8006004:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	fb02 f303 	mul.w	r3, r2, r3
 800600e:	ee07 3a90 	vmov	s15, r3
 8006012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006016:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 80e1 	beq.w	80061e4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	2b02      	cmp	r3, #2
 8006026:	f000 8083 	beq.w	8006130 <HAL_RCC_GetSysClockFreq+0x204>
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	2b02      	cmp	r3, #2
 800602e:	f200 80a1 	bhi.w	8006174 <HAL_RCC_GetSysClockFreq+0x248>
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d003      	beq.n	8006040 <HAL_RCC_GetSysClockFreq+0x114>
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	2b01      	cmp	r3, #1
 800603c:	d056      	beq.n	80060ec <HAL_RCC_GetSysClockFreq+0x1c0>
 800603e:	e099      	b.n	8006174 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006040:	4b6f      	ldr	r3, [pc, #444]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 0320 	and.w	r3, r3, #32
 8006048:	2b00      	cmp	r3, #0
 800604a:	d02d      	beq.n	80060a8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800604c:	4b6c      	ldr	r3, [pc, #432]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	08db      	lsrs	r3, r3, #3
 8006052:	f003 0303 	and.w	r3, r3, #3
 8006056:	4a6b      	ldr	r2, [pc, #428]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006058:	fa22 f303 	lsr.w	r3, r2, r3
 800605c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	ee07 3a90 	vmov	s15, r3
 8006064:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	ee07 3a90 	vmov	s15, r3
 800606e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006076:	4b62      	ldr	r3, [pc, #392]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800607a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800607e:	ee07 3a90 	vmov	s15, r3
 8006082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006086:	ed97 6a02 	vldr	s12, [r7, #8]
 800608a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006210 <HAL_RCC_GetSysClockFreq+0x2e4>
 800608e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006096:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800609a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800609e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060a2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80060a6:	e087      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	ee07 3a90 	vmov	s15, r3
 80060ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060b2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006214 <HAL_RCC_GetSysClockFreq+0x2e8>
 80060b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ba:	4b51      	ldr	r3, [pc, #324]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c2:	ee07 3a90 	vmov	s15, r3
 80060c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80060ce:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006210 <HAL_RCC_GetSysClockFreq+0x2e4>
 80060d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80060ea:	e065      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	ee07 3a90 	vmov	s15, r3
 80060f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060f6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006218 <HAL_RCC_GetSysClockFreq+0x2ec>
 80060fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060fe:	4b40      	ldr	r3, [pc, #256]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006106:	ee07 3a90 	vmov	s15, r3
 800610a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800610e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006112:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006210 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800611a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800611e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800612a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800612e:	e043      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	ee07 3a90 	vmov	s15, r3
 8006136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800621c <HAL_RCC_GetSysClockFreq+0x2f0>
 800613e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006142:	4b2f      	ldr	r3, [pc, #188]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800614a:	ee07 3a90 	vmov	s15, r3
 800614e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006152:	ed97 6a02 	vldr	s12, [r7, #8]
 8006156:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006210 <HAL_RCC_GetSysClockFreq+0x2e4>
 800615a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800615e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006162:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800616a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800616e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006172:	e021      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800617e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006218 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006186:	4b1e      	ldr	r3, [pc, #120]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800618a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618e:	ee07 3a90 	vmov	s15, r3
 8006192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006196:	ed97 6a02 	vldr	s12, [r7, #8]
 800619a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006210 <HAL_RCC_GetSysClockFreq+0x2e4>
 800619e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80061b6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80061b8:	4b11      	ldr	r3, [pc, #68]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061bc:	0a5b      	lsrs	r3, r3, #9
 80061be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061c2:	3301      	adds	r3, #1
 80061c4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	ee07 3a90 	vmov	s15, r3
 80061cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80061d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061dc:	ee17 3a90 	vmov	r3, s15
 80061e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80061e2:	e005      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80061e4:	2300      	movs	r3, #0
 80061e6:	61bb      	str	r3, [r7, #24]
      break;
 80061e8:	e002      	b.n	80061f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80061ea:	4b07      	ldr	r3, [pc, #28]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80061ec:	61bb      	str	r3, [r7, #24]
      break;
 80061ee:	bf00      	nop
  }

  return sysclockfreq;
 80061f0:	69bb      	ldr	r3, [r7, #24]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3724      	adds	r7, #36	@ 0x24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	58024400 	.word	0x58024400
 8006204:	03d09000 	.word	0x03d09000
 8006208:	003d0900 	.word	0x003d0900
 800620c:	017d7840 	.word	0x017d7840
 8006210:	46000000 	.word	0x46000000
 8006214:	4c742400 	.word	0x4c742400
 8006218:	4a742400 	.word	0x4a742400
 800621c:	4bbebc20 	.word	0x4bbebc20

08006220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006226:	f7ff fe81 	bl	8005f2c <HAL_RCC_GetSysClockFreq>
 800622a:	4602      	mov	r2, r0
 800622c:	4b10      	ldr	r3, [pc, #64]	@ (8006270 <HAL_RCC_GetHCLKFreq+0x50>)
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	0a1b      	lsrs	r3, r3, #8
 8006232:	f003 030f 	and.w	r3, r3, #15
 8006236:	490f      	ldr	r1, [pc, #60]	@ (8006274 <HAL_RCC_GetHCLKFreq+0x54>)
 8006238:	5ccb      	ldrb	r3, [r1, r3]
 800623a:	f003 031f 	and.w	r3, r3, #31
 800623e:	fa22 f303 	lsr.w	r3, r2, r3
 8006242:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006244:	4b0a      	ldr	r3, [pc, #40]	@ (8006270 <HAL_RCC_GetHCLKFreq+0x50>)
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	f003 030f 	and.w	r3, r3, #15
 800624c:	4a09      	ldr	r2, [pc, #36]	@ (8006274 <HAL_RCC_GetHCLKFreq+0x54>)
 800624e:	5cd3      	ldrb	r3, [r2, r3]
 8006250:	f003 031f 	and.w	r3, r3, #31
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	fa22 f303 	lsr.w	r3, r2, r3
 800625a:	4a07      	ldr	r2, [pc, #28]	@ (8006278 <HAL_RCC_GetHCLKFreq+0x58>)
 800625c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800625e:	4a07      	ldr	r2, [pc, #28]	@ (800627c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006264:	4b04      	ldr	r3, [pc, #16]	@ (8006278 <HAL_RCC_GetHCLKFreq+0x58>)
 8006266:	681b      	ldr	r3, [r3, #0]
}
 8006268:	4618      	mov	r0, r3
 800626a:	3708      	adds	r7, #8
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	58024400 	.word	0x58024400
 8006274:	0800f85c 	.word	0x0800f85c
 8006278:	24000050 	.word	0x24000050
 800627c:	2400004c 	.word	0x2400004c

08006280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006284:	f7ff ffcc 	bl	8006220 <HAL_RCC_GetHCLKFreq>
 8006288:	4602      	mov	r2, r0
 800628a:	4b06      	ldr	r3, [pc, #24]	@ (80062a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800628c:	69db      	ldr	r3, [r3, #28]
 800628e:	091b      	lsrs	r3, r3, #4
 8006290:	f003 0307 	and.w	r3, r3, #7
 8006294:	4904      	ldr	r1, [pc, #16]	@ (80062a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006296:	5ccb      	ldrb	r3, [r1, r3]
 8006298:	f003 031f 	and.w	r3, r3, #31
 800629c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	58024400 	.word	0x58024400
 80062a8:	0800f85c 	.word	0x0800f85c

080062ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80062b0:	f7ff ffb6 	bl	8006220 <HAL_RCC_GetHCLKFreq>
 80062b4:	4602      	mov	r2, r0
 80062b6:	4b06      	ldr	r3, [pc, #24]	@ (80062d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062b8:	69db      	ldr	r3, [r3, #28]
 80062ba:	0a1b      	lsrs	r3, r3, #8
 80062bc:	f003 0307 	and.w	r3, r3, #7
 80062c0:	4904      	ldr	r1, [pc, #16]	@ (80062d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80062c2:	5ccb      	ldrb	r3, [r1, r3]
 80062c4:	f003 031f 	and.w	r3, r3, #31
 80062c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	58024400 	.word	0x58024400
 80062d4:	0800f85c 	.word	0x0800f85c

080062d8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062dc:	b0ca      	sub	sp, #296	@ 0x128
 80062de:	af00      	add	r7, sp, #0
 80062e0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80062e4:	2300      	movs	r3, #0
 80062e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80062ea:	2300      	movs	r3, #0
 80062ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80062f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80062fc:	2500      	movs	r5, #0
 80062fe:	ea54 0305 	orrs.w	r3, r4, r5
 8006302:	d049      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006308:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800630a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800630e:	d02f      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006310:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006314:	d828      	bhi.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006316:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800631a:	d01a      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800631c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006320:	d822      	bhi.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006326:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800632a:	d007      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800632c:	e01c      	b.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800632e:	4bb8      	ldr	r3, [pc, #736]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006332:	4ab7      	ldr	r2, [pc, #732]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006338:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800633a:	e01a      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800633c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006340:	3308      	adds	r3, #8
 8006342:	2102      	movs	r1, #2
 8006344:	4618      	mov	r0, r3
 8006346:	f001 fc8f 	bl	8007c68 <RCCEx_PLL2_Config>
 800634a:	4603      	mov	r3, r0
 800634c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006350:	e00f      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006356:	3328      	adds	r3, #40	@ 0x28
 8006358:	2102      	movs	r1, #2
 800635a:	4618      	mov	r0, r3
 800635c:	f001 fd36 	bl	8007dcc <RCCEx_PLL3_Config>
 8006360:	4603      	mov	r3, r0
 8006362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006366:	e004      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800636e:	e000      	b.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10a      	bne.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800637a:	4ba5      	ldr	r3, [pc, #660]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800637c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800637e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006386:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006388:	4aa1      	ldr	r2, [pc, #644]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800638a:	430b      	orrs	r3, r1
 800638c:	6513      	str	r3, [r2, #80]	@ 0x50
 800638e:	e003      	b.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006390:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006394:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800639c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80063a4:	f04f 0900 	mov.w	r9, #0
 80063a8:	ea58 0309 	orrs.w	r3, r8, r9
 80063ac:	d047      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80063ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b4:	2b04      	cmp	r3, #4
 80063b6:	d82a      	bhi.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80063b8:	a201      	add	r2, pc, #4	@ (adr r2, 80063c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80063ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063be:	bf00      	nop
 80063c0:	080063d5 	.word	0x080063d5
 80063c4:	080063e3 	.word	0x080063e3
 80063c8:	080063f9 	.word	0x080063f9
 80063cc:	08006417 	.word	0x08006417
 80063d0:	08006417 	.word	0x08006417
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063d4:	4b8e      	ldr	r3, [pc, #568]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80063d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d8:	4a8d      	ldr	r2, [pc, #564]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80063da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063e0:	e01a      	b.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80063e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063e6:	3308      	adds	r3, #8
 80063e8:	2100      	movs	r1, #0
 80063ea:	4618      	mov	r0, r3
 80063ec:	f001 fc3c 	bl	8007c68 <RCCEx_PLL2_Config>
 80063f0:	4603      	mov	r3, r0
 80063f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063f6:	e00f      	b.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063fc:	3328      	adds	r3, #40	@ 0x28
 80063fe:	2100      	movs	r1, #0
 8006400:	4618      	mov	r0, r3
 8006402:	f001 fce3 	bl	8007dcc <RCCEx_PLL3_Config>
 8006406:	4603      	mov	r3, r0
 8006408:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800640c:	e004      	b.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006414:	e000      	b.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006416:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006418:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10a      	bne.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006420:	4b7b      	ldr	r3, [pc, #492]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006422:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006424:	f023 0107 	bic.w	r1, r3, #7
 8006428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800642c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800642e:	4a78      	ldr	r2, [pc, #480]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006430:	430b      	orrs	r3, r1
 8006432:	6513      	str	r3, [r2, #80]	@ 0x50
 8006434:	e003      	b.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800643a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800643e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006446:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800644a:	f04f 0b00 	mov.w	fp, #0
 800644e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006452:	d04c      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800645a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800645e:	d030      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006464:	d829      	bhi.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006466:	2bc0      	cmp	r3, #192	@ 0xc0
 8006468:	d02d      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800646a:	2bc0      	cmp	r3, #192	@ 0xc0
 800646c:	d825      	bhi.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800646e:	2b80      	cmp	r3, #128	@ 0x80
 8006470:	d018      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006472:	2b80      	cmp	r3, #128	@ 0x80
 8006474:	d821      	bhi.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006476:	2b00      	cmp	r3, #0
 8006478:	d002      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800647a:	2b40      	cmp	r3, #64	@ 0x40
 800647c:	d007      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800647e:	e01c      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006480:	4b63      	ldr	r3, [pc, #396]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006484:	4a62      	ldr	r2, [pc, #392]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006486:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800648a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800648c:	e01c      	b.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800648e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006492:	3308      	adds	r3, #8
 8006494:	2100      	movs	r1, #0
 8006496:	4618      	mov	r0, r3
 8006498:	f001 fbe6 	bl	8007c68 <RCCEx_PLL2_Config>
 800649c:	4603      	mov	r3, r0
 800649e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80064a2:	e011      	b.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064a8:	3328      	adds	r3, #40	@ 0x28
 80064aa:	2100      	movs	r1, #0
 80064ac:	4618      	mov	r0, r3
 80064ae:	f001 fc8d 	bl	8007dcc <RCCEx_PLL3_Config>
 80064b2:	4603      	mov	r3, r0
 80064b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80064b8:	e006      	b.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064c0:	e002      	b.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80064c2:	bf00      	nop
 80064c4:	e000      	b.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80064c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d10a      	bne.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80064d0:	4b4f      	ldr	r3, [pc, #316]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064d4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80064d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064de:	4a4c      	ldr	r2, [pc, #304]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064e0:	430b      	orrs	r3, r1
 80064e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80064e4:	e003      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80064ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80064fa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80064fe:	2300      	movs	r3, #0
 8006500:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006504:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006508:	460b      	mov	r3, r1
 800650a:	4313      	orrs	r3, r2
 800650c:	d053      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800650e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006512:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006516:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800651a:	d035      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800651c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006520:	d82e      	bhi.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006522:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006526:	d031      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006528:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800652c:	d828      	bhi.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800652e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006532:	d01a      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006534:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006538:	d822      	bhi.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800653a:	2b00      	cmp	r3, #0
 800653c:	d003      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800653e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006542:	d007      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006544:	e01c      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006546:	4b32      	ldr	r3, [pc, #200]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654a:	4a31      	ldr	r2, [pc, #196]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800654c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006550:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006552:	e01c      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006558:	3308      	adds	r3, #8
 800655a:	2100      	movs	r1, #0
 800655c:	4618      	mov	r0, r3
 800655e:	f001 fb83 	bl	8007c68 <RCCEx_PLL2_Config>
 8006562:	4603      	mov	r3, r0
 8006564:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006568:	e011      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800656a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800656e:	3328      	adds	r3, #40	@ 0x28
 8006570:	2100      	movs	r1, #0
 8006572:	4618      	mov	r0, r3
 8006574:	f001 fc2a 	bl	8007dcc <RCCEx_PLL3_Config>
 8006578:	4603      	mov	r3, r0
 800657a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800657e:	e006      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006586:	e002      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006588:	bf00      	nop
 800658a:	e000      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800658c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800658e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10b      	bne.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006596:	4b1e      	ldr	r3, [pc, #120]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800659a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800659e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80065a6:	4a1a      	ldr	r2, [pc, #104]	@ (8006610 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065a8:	430b      	orrs	r3, r1
 80065aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80065ac:	e003      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80065b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80065c2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80065c6:	2300      	movs	r3, #0
 80065c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80065cc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80065d0:	460b      	mov	r3, r1
 80065d2:	4313      	orrs	r3, r2
 80065d4:	d056      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80065d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065da:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80065de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80065e2:	d038      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80065e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80065e8:	d831      	bhi.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80065ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80065ee:	d034      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80065f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80065f4:	d82b      	bhi.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80065f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065fa:	d01d      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80065fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006600:	d825      	bhi.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006602:	2b00      	cmp	r3, #0
 8006604:	d006      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006606:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800660a:	d00a      	beq.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800660c:	e01f      	b.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800660e:	bf00      	nop
 8006610:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006614:	4ba2      	ldr	r3, [pc, #648]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006618:	4aa1      	ldr	r2, [pc, #644]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800661a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800661e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006620:	e01c      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006626:	3308      	adds	r3, #8
 8006628:	2100      	movs	r1, #0
 800662a:	4618      	mov	r0, r3
 800662c:	f001 fb1c 	bl	8007c68 <RCCEx_PLL2_Config>
 8006630:	4603      	mov	r3, r0
 8006632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006636:	e011      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800663c:	3328      	adds	r3, #40	@ 0x28
 800663e:	2100      	movs	r1, #0
 8006640:	4618      	mov	r0, r3
 8006642:	f001 fbc3 	bl	8007dcc <RCCEx_PLL3_Config>
 8006646:	4603      	mov	r3, r0
 8006648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800664c:	e006      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006654:	e002      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006656:	bf00      	nop
 8006658:	e000      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800665a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800665c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006664:	4b8e      	ldr	r3, [pc, #568]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006668:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800666c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006670:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006674:	4a8a      	ldr	r2, [pc, #552]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006676:	430b      	orrs	r3, r1
 8006678:	6593      	str	r3, [r2, #88]	@ 0x58
 800667a:	e003      	b.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800667c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006680:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006690:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006694:	2300      	movs	r3, #0
 8006696:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800669a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800669e:	460b      	mov	r3, r1
 80066a0:	4313      	orrs	r3, r2
 80066a2:	d03a      	beq.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80066a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066aa:	2b30      	cmp	r3, #48	@ 0x30
 80066ac:	d01f      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x416>
 80066ae:	2b30      	cmp	r3, #48	@ 0x30
 80066b0:	d819      	bhi.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80066b2:	2b20      	cmp	r3, #32
 80066b4:	d00c      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80066b6:	2b20      	cmp	r3, #32
 80066b8:	d815      	bhi.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d019      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80066be:	2b10      	cmp	r3, #16
 80066c0:	d111      	bne.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066c2:	4b77      	ldr	r3, [pc, #476]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80066c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c6:	4a76      	ldr	r2, [pc, #472]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80066c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80066ce:	e011      	b.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80066d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d4:	3308      	adds	r3, #8
 80066d6:	2102      	movs	r1, #2
 80066d8:	4618      	mov	r0, r3
 80066da:	f001 fac5 	bl	8007c68 <RCCEx_PLL2_Config>
 80066de:	4603      	mov	r3, r0
 80066e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80066e4:	e006      	b.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066ec:	e002      	b.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80066ee:	bf00      	nop
 80066f0:	e000      	b.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80066f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d10a      	bne.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80066fc:	4b68      	ldr	r3, [pc, #416]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80066fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006700:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800670a:	4a65      	ldr	r2, [pc, #404]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800670c:	430b      	orrs	r3, r1
 800670e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006710:	e003      	b.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006712:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006716:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800671a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800671e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006722:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006726:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800672a:	2300      	movs	r3, #0
 800672c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006730:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006734:	460b      	mov	r3, r1
 8006736:	4313      	orrs	r3, r2
 8006738:	d051      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800673a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800673e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006740:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006744:	d035      	beq.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006746:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800674a:	d82e      	bhi.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800674c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006750:	d031      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006752:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006756:	d828      	bhi.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006758:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800675c:	d01a      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800675e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006762:	d822      	bhi.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006764:	2b00      	cmp	r3, #0
 8006766:	d003      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006768:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800676c:	d007      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800676e:	e01c      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006770:	4b4b      	ldr	r3, [pc, #300]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006774:	4a4a      	ldr	r2, [pc, #296]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800677a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800677c:	e01c      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800677e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006782:	3308      	adds	r3, #8
 8006784:	2100      	movs	r1, #0
 8006786:	4618      	mov	r0, r3
 8006788:	f001 fa6e 	bl	8007c68 <RCCEx_PLL2_Config>
 800678c:	4603      	mov	r3, r0
 800678e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006792:	e011      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006798:	3328      	adds	r3, #40	@ 0x28
 800679a:	2100      	movs	r1, #0
 800679c:	4618      	mov	r0, r3
 800679e:	f001 fb15 	bl	8007dcc <RCCEx_PLL3_Config>
 80067a2:	4603      	mov	r3, r0
 80067a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80067a8:	e006      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067b0:	e002      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80067b2:	bf00      	nop
 80067b4:	e000      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80067b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10a      	bne.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80067c0:	4b37      	ldr	r3, [pc, #220]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80067c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067c4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80067c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067ce:	4a34      	ldr	r2, [pc, #208]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80067d0:	430b      	orrs	r3, r1
 80067d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80067d4:	e003      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80067de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80067ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80067ee:	2300      	movs	r3, #0
 80067f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80067f4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80067f8:	460b      	mov	r3, r1
 80067fa:	4313      	orrs	r3, r2
 80067fc:	d056      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80067fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006804:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006808:	d033      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800680a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800680e:	d82c      	bhi.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006810:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006814:	d02f      	beq.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006816:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800681a:	d826      	bhi.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800681c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006820:	d02b      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006822:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006826:	d820      	bhi.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006828:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800682c:	d012      	beq.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800682e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006832:	d81a      	bhi.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006834:	2b00      	cmp	r3, #0
 8006836:	d022      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800683c:	d115      	bne.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800683e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006842:	3308      	adds	r3, #8
 8006844:	2101      	movs	r1, #1
 8006846:	4618      	mov	r0, r3
 8006848:	f001 fa0e 	bl	8007c68 <RCCEx_PLL2_Config>
 800684c:	4603      	mov	r3, r0
 800684e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006852:	e015      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006858:	3328      	adds	r3, #40	@ 0x28
 800685a:	2101      	movs	r1, #1
 800685c:	4618      	mov	r0, r3
 800685e:	f001 fab5 	bl	8007dcc <RCCEx_PLL3_Config>
 8006862:	4603      	mov	r3, r0
 8006864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006868:	e00a      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006870:	e006      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006872:	bf00      	nop
 8006874:	e004      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006876:	bf00      	nop
 8006878:	e002      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800687a:	bf00      	nop
 800687c:	e000      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800687e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006880:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10d      	bne.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006888:	4b05      	ldr	r3, [pc, #20]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800688a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800688c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006894:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006896:	4a02      	ldr	r2, [pc, #8]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006898:	430b      	orrs	r3, r1
 800689a:	6513      	str	r3, [r2, #80]	@ 0x50
 800689c:	e006      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800689e:	bf00      	nop
 80068a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80068ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80068b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80068bc:	2300      	movs	r3, #0
 80068be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068c2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80068c6:	460b      	mov	r3, r1
 80068c8:	4313      	orrs	r3, r2
 80068ca:	d055      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80068cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80068d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80068d8:	d033      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80068da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80068de:	d82c      	bhi.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80068e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068e4:	d02f      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80068e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068ea:	d826      	bhi.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80068ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80068f0:	d02b      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x672>
 80068f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80068f6:	d820      	bhi.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x662>
 80068f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068fc:	d012      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80068fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006902:	d81a      	bhi.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006904:	2b00      	cmp	r3, #0
 8006906:	d022      	beq.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006908:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800690c:	d115      	bne.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800690e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006912:	3308      	adds	r3, #8
 8006914:	2101      	movs	r1, #1
 8006916:	4618      	mov	r0, r3
 8006918:	f001 f9a6 	bl	8007c68 <RCCEx_PLL2_Config>
 800691c:	4603      	mov	r3, r0
 800691e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006922:	e015      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006928:	3328      	adds	r3, #40	@ 0x28
 800692a:	2101      	movs	r1, #1
 800692c:	4618      	mov	r0, r3
 800692e:	f001 fa4d 	bl	8007dcc <RCCEx_PLL3_Config>
 8006932:	4603      	mov	r3, r0
 8006934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006938:	e00a      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006940:	e006      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006942:	bf00      	nop
 8006944:	e004      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006946:	bf00      	nop
 8006948:	e002      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800694a:	bf00      	nop
 800694c:	e000      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800694e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006950:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006954:	2b00      	cmp	r3, #0
 8006956:	d10b      	bne.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006958:	4ba3      	ldr	r3, [pc, #652]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800695a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800695c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006964:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006968:	4a9f      	ldr	r2, [pc, #636]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800696a:	430b      	orrs	r3, r1
 800696c:	6593      	str	r3, [r2, #88]	@ 0x58
 800696e:	e003      	b.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006974:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006980:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006984:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006988:	2300      	movs	r3, #0
 800698a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800698e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006992:	460b      	mov	r3, r1
 8006994:	4313      	orrs	r3, r2
 8006996:	d037      	beq.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800699c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800699e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069a2:	d00e      	beq.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80069a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069a8:	d816      	bhi.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d018      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80069ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069b2:	d111      	bne.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069b4:	4b8c      	ldr	r3, [pc, #560]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b8:	4a8b      	ldr	r2, [pc, #556]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80069c0:	e00f      	b.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c6:	3308      	adds	r3, #8
 80069c8:	2101      	movs	r1, #1
 80069ca:	4618      	mov	r0, r3
 80069cc:	f001 f94c 	bl	8007c68 <RCCEx_PLL2_Config>
 80069d0:	4603      	mov	r3, r0
 80069d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80069d6:	e004      	b.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069de:	e000      	b.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80069e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10a      	bne.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80069ea:	4b7f      	ldr	r3, [pc, #508]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069ee:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80069f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069f8:	4a7b      	ldr	r2, [pc, #492]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80069fa:	430b      	orrs	r3, r1
 80069fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80069fe:	e003      	b.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a10:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006a14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a18:	2300      	movs	r3, #0
 8006a1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006a1e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006a22:	460b      	mov	r3, r1
 8006a24:	4313      	orrs	r3, r2
 8006a26:	d039      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a2e:	2b03      	cmp	r3, #3
 8006a30:	d81c      	bhi.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006a32:	a201      	add	r2, pc, #4	@ (adr r2, 8006a38 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a38:	08006a75 	.word	0x08006a75
 8006a3c:	08006a49 	.word	0x08006a49
 8006a40:	08006a57 	.word	0x08006a57
 8006a44:	08006a75 	.word	0x08006a75
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a48:	4b67      	ldr	r3, [pc, #412]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a4c:	4a66      	ldr	r2, [pc, #408]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006a54:	e00f      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a5a:	3308      	adds	r3, #8
 8006a5c:	2102      	movs	r1, #2
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f001 f902 	bl	8007c68 <RCCEx_PLL2_Config>
 8006a64:	4603      	mov	r3, r0
 8006a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006a6a:	e004      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a72:	e000      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006a74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10a      	bne.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006a7e:	4b5a      	ldr	r3, [pc, #360]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a82:	f023 0103 	bic.w	r1, r3, #3
 8006a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a8c:	4a56      	ldr	r2, [pc, #344]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006a8e:	430b      	orrs	r3, r1
 8006a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a92:	e003      	b.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006aa8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006aac:	2300      	movs	r3, #0
 8006aae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ab2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006ab6:	460b      	mov	r3, r1
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	f000 809f 	beq.w	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006abe:	4b4b      	ldr	r3, [pc, #300]	@ (8006bec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a4a      	ldr	r2, [pc, #296]	@ (8006bec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006ac4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ac8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006aca:	f7fc fc1f 	bl	800330c <HAL_GetTick>
 8006ace:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ad2:	e00b      	b.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ad4:	f7fc fc1a 	bl	800330c <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	2b64      	cmp	r3, #100	@ 0x64
 8006ae2:	d903      	bls.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006aea:	e005      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006aec:	4b3f      	ldr	r3, [pc, #252]	@ (8006bec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d0ed      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006af8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d179      	bne.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006b00:	4b39      	ldr	r3, [pc, #228]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b02:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006b0c:	4053      	eors	r3, r2
 8006b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d015      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b16:	4b34      	ldr	r3, [pc, #208]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b1e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b22:	4b31      	ldr	r3, [pc, #196]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b26:	4a30      	ldr	r2, [pc, #192]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b2c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b2e:	4b2e      	ldr	r3, [pc, #184]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b32:	4a2d      	ldr	r2, [pc, #180]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b38:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b3c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006b40:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006b4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b4e:	d118      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b50:	f7fc fbdc 	bl	800330c <HAL_GetTick>
 8006b54:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b58:	e00d      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b5a:	f7fc fbd7 	bl	800330c <HAL_GetTick>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006b64:	1ad2      	subs	r2, r2, r3
 8006b66:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d903      	bls.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006b74:	e005      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b76:	4b1c      	ldr	r3, [pc, #112]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b7a:	f003 0302 	and.w	r3, r3, #2
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d0eb      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d129      	bne.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b8e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b9a:	d10e      	bne.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006b9c:	4b12      	ldr	r3, [pc, #72]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006bac:	091a      	lsrs	r2, r3, #4
 8006bae:	4b10      	ldr	r3, [pc, #64]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	4a0d      	ldr	r2, [pc, #52]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bb4:	430b      	orrs	r3, r1
 8006bb6:	6113      	str	r3, [r2, #16]
 8006bb8:	e005      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006bba:	4b0b      	ldr	r3, [pc, #44]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bc0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006bc4:	6113      	str	r3, [r2, #16]
 8006bc6:	4b08      	ldr	r3, [pc, #32]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bc8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006bd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bd6:	4a04      	ldr	r2, [pc, #16]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bd8:	430b      	orrs	r3, r1
 8006bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8006bdc:	e00e      	b.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006be2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006be6:	e009      	b.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006be8:	58024400 	.word	0x58024400
 8006bec:	58024800 	.word	0x58024800
 8006bf0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c04:	f002 0301 	and.w	r3, r2, #1
 8006c08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c12:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c16:	460b      	mov	r3, r1
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	f000 8089 	beq.w	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c24:	2b28      	cmp	r3, #40	@ 0x28
 8006c26:	d86b      	bhi.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006c28:	a201      	add	r2, pc, #4	@ (adr r2, 8006c30 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c2e:	bf00      	nop
 8006c30:	08006d09 	.word	0x08006d09
 8006c34:	08006d01 	.word	0x08006d01
 8006c38:	08006d01 	.word	0x08006d01
 8006c3c:	08006d01 	.word	0x08006d01
 8006c40:	08006d01 	.word	0x08006d01
 8006c44:	08006d01 	.word	0x08006d01
 8006c48:	08006d01 	.word	0x08006d01
 8006c4c:	08006d01 	.word	0x08006d01
 8006c50:	08006cd5 	.word	0x08006cd5
 8006c54:	08006d01 	.word	0x08006d01
 8006c58:	08006d01 	.word	0x08006d01
 8006c5c:	08006d01 	.word	0x08006d01
 8006c60:	08006d01 	.word	0x08006d01
 8006c64:	08006d01 	.word	0x08006d01
 8006c68:	08006d01 	.word	0x08006d01
 8006c6c:	08006d01 	.word	0x08006d01
 8006c70:	08006ceb 	.word	0x08006ceb
 8006c74:	08006d01 	.word	0x08006d01
 8006c78:	08006d01 	.word	0x08006d01
 8006c7c:	08006d01 	.word	0x08006d01
 8006c80:	08006d01 	.word	0x08006d01
 8006c84:	08006d01 	.word	0x08006d01
 8006c88:	08006d01 	.word	0x08006d01
 8006c8c:	08006d01 	.word	0x08006d01
 8006c90:	08006d09 	.word	0x08006d09
 8006c94:	08006d01 	.word	0x08006d01
 8006c98:	08006d01 	.word	0x08006d01
 8006c9c:	08006d01 	.word	0x08006d01
 8006ca0:	08006d01 	.word	0x08006d01
 8006ca4:	08006d01 	.word	0x08006d01
 8006ca8:	08006d01 	.word	0x08006d01
 8006cac:	08006d01 	.word	0x08006d01
 8006cb0:	08006d09 	.word	0x08006d09
 8006cb4:	08006d01 	.word	0x08006d01
 8006cb8:	08006d01 	.word	0x08006d01
 8006cbc:	08006d01 	.word	0x08006d01
 8006cc0:	08006d01 	.word	0x08006d01
 8006cc4:	08006d01 	.word	0x08006d01
 8006cc8:	08006d01 	.word	0x08006d01
 8006ccc:	08006d01 	.word	0x08006d01
 8006cd0:	08006d09 	.word	0x08006d09
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd8:	3308      	adds	r3, #8
 8006cda:	2101      	movs	r1, #1
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 ffc3 	bl	8007c68 <RCCEx_PLL2_Config>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006ce8:	e00f      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cee:	3328      	adds	r3, #40	@ 0x28
 8006cf0:	2101      	movs	r1, #1
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f001 f86a 	bl	8007dcc <RCCEx_PLL3_Config>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006cfe:	e004      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d06:	e000      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10a      	bne.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006d12:	4bbf      	ldr	r3, [pc, #764]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d16:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d20:	4abb      	ldr	r2, [pc, #748]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006d22:	430b      	orrs	r3, r1
 8006d24:	6553      	str	r3, [r2, #84]	@ 0x54
 8006d26:	e003      	b.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d38:	f002 0302 	and.w	r3, r2, #2
 8006d3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d40:	2300      	movs	r3, #0
 8006d42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006d46:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	d041      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d56:	2b05      	cmp	r3, #5
 8006d58:	d824      	bhi.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d60 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d60:	08006dad 	.word	0x08006dad
 8006d64:	08006d79 	.word	0x08006d79
 8006d68:	08006d8f 	.word	0x08006d8f
 8006d6c:	08006dad 	.word	0x08006dad
 8006d70:	08006dad 	.word	0x08006dad
 8006d74:	08006dad 	.word	0x08006dad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	2101      	movs	r1, #1
 8006d80:	4618      	mov	r0, r3
 8006d82:	f000 ff71 	bl	8007c68 <RCCEx_PLL2_Config>
 8006d86:	4603      	mov	r3, r0
 8006d88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006d8c:	e00f      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d92:	3328      	adds	r3, #40	@ 0x28
 8006d94:	2101      	movs	r1, #1
 8006d96:	4618      	mov	r0, r3
 8006d98:	f001 f818 	bl	8007dcc <RCCEx_PLL3_Config>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006da2:	e004      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006daa:	e000      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10a      	bne.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006db6:	4b96      	ldr	r3, [pc, #600]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dba:	f023 0107 	bic.w	r1, r3, #7
 8006dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006dc4:	4a92      	ldr	r2, [pc, #584]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006dc6:	430b      	orrs	r3, r1
 8006dc8:	6553      	str	r3, [r2, #84]	@ 0x54
 8006dca:	e003      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	f002 0304 	and.w	r3, r2, #4
 8006de0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006de4:	2300      	movs	r3, #0
 8006de6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006dea:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006dee:	460b      	mov	r3, r1
 8006df0:	4313      	orrs	r3, r2
 8006df2:	d044      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dfc:	2b05      	cmp	r3, #5
 8006dfe:	d825      	bhi.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006e00:	a201      	add	r2, pc, #4	@ (adr r2, 8006e08 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e06:	bf00      	nop
 8006e08:	08006e55 	.word	0x08006e55
 8006e0c:	08006e21 	.word	0x08006e21
 8006e10:	08006e37 	.word	0x08006e37
 8006e14:	08006e55 	.word	0x08006e55
 8006e18:	08006e55 	.word	0x08006e55
 8006e1c:	08006e55 	.word	0x08006e55
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e24:	3308      	adds	r3, #8
 8006e26:	2101      	movs	r1, #1
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f000 ff1d 	bl	8007c68 <RCCEx_PLL2_Config>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006e34:	e00f      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e3a:	3328      	adds	r3, #40	@ 0x28
 8006e3c:	2101      	movs	r1, #1
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 ffc4 	bl	8007dcc <RCCEx_PLL3_Config>
 8006e44:	4603      	mov	r3, r0
 8006e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006e4a:	e004      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e52:	e000      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006e54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d10b      	bne.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006e5e:	4b6c      	ldr	r3, [pc, #432]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e62:	f023 0107 	bic.w	r1, r3, #7
 8006e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e6e:	4a68      	ldr	r2, [pc, #416]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e70:	430b      	orrs	r3, r1
 8006e72:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e74:	e003      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e86:	f002 0320 	and.w	r3, r2, #32
 8006e8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e8e:	2300      	movs	r3, #0
 8006e90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	d055      	beq.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006eaa:	d033      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006eb0:	d82c      	bhi.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eb6:	d02f      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ebc:	d826      	bhi.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006ebe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ec2:	d02b      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006ec4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ec8:	d820      	bhi.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006eca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ece:	d012      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006ed0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ed4:	d81a      	bhi.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d022      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006eda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ede:	d115      	bne.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	2100      	movs	r1, #0
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f000 febd 	bl	8007c68 <RCCEx_PLL2_Config>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006ef4:	e015      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efa:	3328      	adds	r3, #40	@ 0x28
 8006efc:	2102      	movs	r1, #2
 8006efe:	4618      	mov	r0, r3
 8006f00:	f000 ff64 	bl	8007dcc <RCCEx_PLL3_Config>
 8006f04:	4603      	mov	r3, r0
 8006f06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006f0a:	e00a      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f12:	e006      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006f14:	bf00      	nop
 8006f16:	e004      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006f18:	bf00      	nop
 8006f1a:	e002      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006f1c:	bf00      	nop
 8006f1e:	e000      	b.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006f20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10b      	bne.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f2a:	4b39      	ldr	r3, [pc, #228]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f2e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f3a:	4a35      	ldr	r2, [pc, #212]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f3c:	430b      	orrs	r3, r1
 8006f3e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006f40:	e003      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f52:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006f56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006f60:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006f64:	460b      	mov	r3, r1
 8006f66:	4313      	orrs	r3, r2
 8006f68:	d058      	beq.n	800701c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f72:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006f76:	d033      	beq.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006f78:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006f7c:	d82c      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006f7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f82:	d02f      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006f84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f88:	d826      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006f8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f8e:	d02b      	beq.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006f90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f94:	d820      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006f96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f9a:	d012      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006f9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fa0:	d81a      	bhi.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d022      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006faa:	d115      	bne.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb0:	3308      	adds	r3, #8
 8006fb2:	2100      	movs	r1, #0
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f000 fe57 	bl	8007c68 <RCCEx_PLL2_Config>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006fc0:	e015      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fc6:	3328      	adds	r3, #40	@ 0x28
 8006fc8:	2102      	movs	r1, #2
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f000 fefe 	bl	8007dcc <RCCEx_PLL3_Config>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006fd6:	e00a      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fde:	e006      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006fe0:	bf00      	nop
 8006fe2:	e004      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006fe4:	bf00      	nop
 8006fe6:	e002      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006fe8:	bf00      	nop
 8006fea:	e000      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006fec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d10e      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ff6:	4b06      	ldr	r3, [pc, #24]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ffa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007002:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007006:	4a02      	ldr	r2, [pc, #8]	@ (8007010 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007008:	430b      	orrs	r3, r1
 800700a:	6593      	str	r3, [r2, #88]	@ 0x58
 800700c:	e006      	b.n	800701c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800700e:	bf00      	nop
 8007010:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007018:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800701c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007024:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007028:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800702c:	2300      	movs	r3, #0
 800702e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007032:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007036:	460b      	mov	r3, r1
 8007038:	4313      	orrs	r3, r2
 800703a:	d055      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800703c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007040:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007044:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007048:	d033      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800704a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800704e:	d82c      	bhi.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007054:	d02f      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007056:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800705a:	d826      	bhi.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800705c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007060:	d02b      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007062:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007066:	d820      	bhi.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007068:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800706c:	d012      	beq.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800706e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007072:	d81a      	bhi.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007074:	2b00      	cmp	r3, #0
 8007076:	d022      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007078:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800707c:	d115      	bne.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800707e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007082:	3308      	adds	r3, #8
 8007084:	2100      	movs	r1, #0
 8007086:	4618      	mov	r0, r3
 8007088:	f000 fdee 	bl	8007c68 <RCCEx_PLL2_Config>
 800708c:	4603      	mov	r3, r0
 800708e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007092:	e015      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007098:	3328      	adds	r3, #40	@ 0x28
 800709a:	2102      	movs	r1, #2
 800709c:	4618      	mov	r0, r3
 800709e:	f000 fe95 	bl	8007dcc <RCCEx_PLL3_Config>
 80070a2:	4603      	mov	r3, r0
 80070a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80070a8:	e00a      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070b0:	e006      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80070b2:	bf00      	nop
 80070b4:	e004      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80070b6:	bf00      	nop
 80070b8:	e002      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80070ba:	bf00      	nop
 80070bc:	e000      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80070be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d10b      	bne.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80070c8:	4ba1      	ldr	r3, [pc, #644]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80070ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070cc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80070d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80070d8:	4a9d      	ldr	r2, [pc, #628]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80070da:	430b      	orrs	r3, r1
 80070dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80070de:	e003      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80070e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f0:	f002 0308 	and.w	r3, r2, #8
 80070f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80070f8:	2300      	movs	r3, #0
 80070fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80070fe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007102:	460b      	mov	r3, r1
 8007104:	4313      	orrs	r3, r2
 8007106:	d01e      	beq.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800710c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007114:	d10c      	bne.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800711a:	3328      	adds	r3, #40	@ 0x28
 800711c:	2102      	movs	r1, #2
 800711e:	4618      	mov	r0, r3
 8007120:	f000 fe54 	bl	8007dcc <RCCEx_PLL3_Config>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d002      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007130:	4b87      	ldr	r3, [pc, #540]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007134:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800713c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007140:	4a83      	ldr	r2, [pc, #524]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007142:	430b      	orrs	r3, r1
 8007144:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800714a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714e:	f002 0310 	and.w	r3, r2, #16
 8007152:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007156:	2300      	movs	r3, #0
 8007158:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800715c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007160:	460b      	mov	r3, r1
 8007162:	4313      	orrs	r3, r2
 8007164:	d01e      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800716e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007172:	d10c      	bne.n	800718e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007178:	3328      	adds	r3, #40	@ 0x28
 800717a:	2102      	movs	r1, #2
 800717c:	4618      	mov	r0, r3
 800717e:	f000 fe25 	bl	8007dcc <RCCEx_PLL3_Config>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d002      	beq.n	800718e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800718e:	4b70      	ldr	r3, [pc, #448]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007192:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800719a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800719e:	4a6c      	ldr	r2, [pc, #432]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80071a0:	430b      	orrs	r3, r1
 80071a2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80071a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ac:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80071b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80071b4:	2300      	movs	r3, #0
 80071b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80071ba:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80071be:	460b      	mov	r3, r1
 80071c0:	4313      	orrs	r3, r2
 80071c2:	d03e      	beq.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80071c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80071cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071d0:	d022      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80071d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071d6:	d81b      	bhi.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d003      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80071dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071e0:	d00b      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80071e2:	e015      	b.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071e8:	3308      	adds	r3, #8
 80071ea:	2100      	movs	r1, #0
 80071ec:	4618      	mov	r0, r3
 80071ee:	f000 fd3b 	bl	8007c68 <RCCEx_PLL2_Config>
 80071f2:	4603      	mov	r3, r0
 80071f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80071f8:	e00f      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fe:	3328      	adds	r3, #40	@ 0x28
 8007200:	2102      	movs	r1, #2
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fde2 	bl	8007dcc <RCCEx_PLL3_Config>
 8007208:	4603      	mov	r3, r0
 800720a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800720e:	e004      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007216:	e000      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007218:	bf00      	nop
    }

    if (ret == HAL_OK)
 800721a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10b      	bne.n	800723a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007222:	4b4b      	ldr	r3, [pc, #300]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007226:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800722a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800722e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007232:	4a47      	ldr	r2, [pc, #284]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007234:	430b      	orrs	r3, r1
 8007236:	6593      	str	r3, [r2, #88]	@ 0x58
 8007238:	e003      	b.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800723a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800723e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800724e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007250:	2300      	movs	r3, #0
 8007252:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007254:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007258:	460b      	mov	r3, r1
 800725a:	4313      	orrs	r3, r2
 800725c:	d03b      	beq.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800725e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007266:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800726a:	d01f      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800726c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007270:	d818      	bhi.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007276:	d003      	beq.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007278:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800727c:	d007      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800727e:	e011      	b.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007280:	4b33      	ldr	r3, [pc, #204]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	4a32      	ldr	r2, [pc, #200]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800728a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800728c:	e00f      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800728e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007292:	3328      	adds	r3, #40	@ 0x28
 8007294:	2101      	movs	r1, #1
 8007296:	4618      	mov	r0, r3
 8007298:	f000 fd98 	bl	8007dcc <RCCEx_PLL3_Config>
 800729c:	4603      	mov	r3, r0
 800729e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80072a2:	e004      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072aa:	e000      	b.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80072ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10b      	bne.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80072b6:	4b26      	ldr	r3, [pc, #152]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80072b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80072be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072c6:	4a22      	ldr	r2, [pc, #136]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80072c8:	430b      	orrs	r3, r1
 80072ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80072cc:	e003      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80072d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072de:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80072e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80072e4:	2300      	movs	r3, #0
 80072e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80072e8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80072ec:	460b      	mov	r3, r1
 80072ee:	4313      	orrs	r3, r2
 80072f0:	d034      	beq.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80072f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d003      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80072fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007300:	d007      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007302:	e011      	b.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007304:	4b12      	ldr	r3, [pc, #72]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007308:	4a11      	ldr	r2, [pc, #68]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800730a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800730e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007310:	e00e      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007316:	3308      	adds	r3, #8
 8007318:	2102      	movs	r1, #2
 800731a:	4618      	mov	r0, r3
 800731c:	f000 fca4 	bl	8007c68 <RCCEx_PLL2_Config>
 8007320:	4603      	mov	r3, r0
 8007322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007326:	e003      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800732e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007330:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007334:	2b00      	cmp	r3, #0
 8007336:	d10d      	bne.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007338:	4b05      	ldr	r3, [pc, #20]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800733a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800733c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007344:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007346:	4a02      	ldr	r2, [pc, #8]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007348:	430b      	orrs	r3, r1
 800734a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800734c:	e006      	b.n	800735c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800734e:	bf00      	nop
 8007350:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007354:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007358:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800735c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007364:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007368:	66bb      	str	r3, [r7, #104]	@ 0x68
 800736a:	2300      	movs	r3, #0
 800736c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800736e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007372:	460b      	mov	r3, r1
 8007374:	4313      	orrs	r3, r2
 8007376:	d00c      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800737c:	3328      	adds	r3, #40	@ 0x28
 800737e:	2102      	movs	r1, #2
 8007380:	4618      	mov	r0, r3
 8007382:	f000 fd23 	bl	8007dcc <RCCEx_PLL3_Config>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d002      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800739e:	663b      	str	r3, [r7, #96]	@ 0x60
 80073a0:	2300      	movs	r3, #0
 80073a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80073a4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80073a8:	460b      	mov	r3, r1
 80073aa:	4313      	orrs	r3, r2
 80073ac:	d038      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80073ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073ba:	d018      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80073bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073c0:	d811      	bhi.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80073c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073c6:	d014      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80073c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073cc:	d80b      	bhi.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d011      	beq.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80073d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073d6:	d106      	bne.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073d8:	4bc3      	ldr	r3, [pc, #780]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80073da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073dc:	4ac2      	ldr	r2, [pc, #776]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80073de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80073e4:	e008      	b.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073ec:	e004      	b.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80073ee:	bf00      	nop
 80073f0:	e002      	b.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80073f2:	bf00      	nop
 80073f4:	e000      	b.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80073f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d10b      	bne.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007400:	4bb9      	ldr	r3, [pc, #740]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007404:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800740c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007410:	4ab5      	ldr	r2, [pc, #724]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007412:	430b      	orrs	r3, r1
 8007414:	6553      	str	r3, [r2, #84]	@ 0x54
 8007416:	e003      	b.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007418:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800741c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007428:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800742c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800742e:	2300      	movs	r3, #0
 8007430:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007432:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007436:	460b      	mov	r3, r1
 8007438:	4313      	orrs	r3, r2
 800743a:	d009      	beq.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800743c:	4baa      	ldr	r3, [pc, #680]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800743e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007440:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800744a:	4aa7      	ldr	r2, [pc, #668]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800744c:	430b      	orrs	r3, r1
 800744e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007458:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800745c:	653b      	str	r3, [r7, #80]	@ 0x50
 800745e:	2300      	movs	r3, #0
 8007460:	657b      	str	r3, [r7, #84]	@ 0x54
 8007462:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007466:	460b      	mov	r3, r1
 8007468:	4313      	orrs	r3, r2
 800746a:	d00a      	beq.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800746c:	4b9e      	ldr	r3, [pc, #632]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007478:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800747c:	4a9a      	ldr	r2, [pc, #616]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800747e:	430b      	orrs	r3, r1
 8007480:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800748e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007490:	2300      	movs	r3, #0
 8007492:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007494:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007498:	460b      	mov	r3, r1
 800749a:	4313      	orrs	r3, r2
 800749c:	d009      	beq.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800749e:	4b92      	ldr	r3, [pc, #584]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80074a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074a2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80074a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074ac:	4a8e      	ldr	r2, [pc, #568]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80074ae:	430b      	orrs	r3, r1
 80074b0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80074b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ba:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80074be:	643b      	str	r3, [r7, #64]	@ 0x40
 80074c0:	2300      	movs	r3, #0
 80074c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80074c4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80074c8:	460b      	mov	r3, r1
 80074ca:	4313      	orrs	r3, r2
 80074cc:	d00e      	beq.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80074ce:	4b86      	ldr	r3, [pc, #536]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	4a85      	ldr	r2, [pc, #532]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80074d4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80074d8:	6113      	str	r3, [r2, #16]
 80074da:	4b83      	ldr	r3, [pc, #524]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80074dc:	6919      	ldr	r1, [r3, #16]
 80074de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80074e6:	4a80      	ldr	r2, [pc, #512]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80074e8:	430b      	orrs	r3, r1
 80074ea:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80074ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80074f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80074fa:	2300      	movs	r3, #0
 80074fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074fe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007502:	460b      	mov	r3, r1
 8007504:	4313      	orrs	r3, r2
 8007506:	d009      	beq.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007508:	4b77      	ldr	r3, [pc, #476]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800750a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800750c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007516:	4a74      	ldr	r2, [pc, #464]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007518:	430b      	orrs	r3, r1
 800751a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800751c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007524:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007528:	633b      	str	r3, [r7, #48]	@ 0x30
 800752a:	2300      	movs	r3, #0
 800752c:	637b      	str	r3, [r7, #52]	@ 0x34
 800752e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007532:	460b      	mov	r3, r1
 8007534:	4313      	orrs	r3, r2
 8007536:	d00a      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007538:	4b6b      	ldr	r3, [pc, #428]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800753a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800753c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007548:	4a67      	ldr	r2, [pc, #412]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800754a:	430b      	orrs	r3, r1
 800754c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800754e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007556:	2100      	movs	r1, #0
 8007558:	62b9      	str	r1, [r7, #40]	@ 0x28
 800755a:	f003 0301 	and.w	r3, r3, #1
 800755e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007560:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007564:	460b      	mov	r3, r1
 8007566:	4313      	orrs	r3, r2
 8007568:	d011      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800756a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800756e:	3308      	adds	r3, #8
 8007570:	2100      	movs	r1, #0
 8007572:	4618      	mov	r0, r3
 8007574:	f000 fb78 	bl	8007c68 <RCCEx_PLL2_Config>
 8007578:	4603      	mov	r3, r0
 800757a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800757e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007586:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800758a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800758e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007596:	2100      	movs	r1, #0
 8007598:	6239      	str	r1, [r7, #32]
 800759a:	f003 0302 	and.w	r3, r3, #2
 800759e:	627b      	str	r3, [r7, #36]	@ 0x24
 80075a0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80075a4:	460b      	mov	r3, r1
 80075a6:	4313      	orrs	r3, r2
 80075a8:	d011      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ae:	3308      	adds	r3, #8
 80075b0:	2101      	movs	r1, #1
 80075b2:	4618      	mov	r0, r3
 80075b4:	f000 fb58 	bl	8007c68 <RCCEx_PLL2_Config>
 80075b8:	4603      	mov	r3, r0
 80075ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80075be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d003      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80075ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	2100      	movs	r1, #0
 80075d8:	61b9      	str	r1, [r7, #24]
 80075da:	f003 0304 	and.w	r3, r3, #4
 80075de:	61fb      	str	r3, [r7, #28]
 80075e0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80075e4:	460b      	mov	r3, r1
 80075e6:	4313      	orrs	r3, r2
 80075e8:	d011      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80075ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ee:	3308      	adds	r3, #8
 80075f0:	2102      	movs	r1, #2
 80075f2:	4618      	mov	r0, r3
 80075f4:	f000 fb38 	bl	8007c68 <RCCEx_PLL2_Config>
 80075f8:	4603      	mov	r3, r0
 80075fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80075fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007602:	2b00      	cmp	r3, #0
 8007604:	d003      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800760a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800760e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007616:	2100      	movs	r1, #0
 8007618:	6139      	str	r1, [r7, #16]
 800761a:	f003 0308 	and.w	r3, r3, #8
 800761e:	617b      	str	r3, [r7, #20]
 8007620:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007624:	460b      	mov	r3, r1
 8007626:	4313      	orrs	r3, r2
 8007628:	d011      	beq.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800762a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800762e:	3328      	adds	r3, #40	@ 0x28
 8007630:	2100      	movs	r1, #0
 8007632:	4618      	mov	r0, r3
 8007634:	f000 fbca 	bl	8007dcc <RCCEx_PLL3_Config>
 8007638:	4603      	mov	r3, r0
 800763a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800763e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007642:	2b00      	cmp	r3, #0
 8007644:	d003      	beq.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800764a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800764e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007656:	2100      	movs	r1, #0
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	f003 0310 	and.w	r3, r3, #16
 800765e:	60fb      	str	r3, [r7, #12]
 8007660:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007664:	460b      	mov	r3, r1
 8007666:	4313      	orrs	r3, r2
 8007668:	d011      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800766a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800766e:	3328      	adds	r3, #40	@ 0x28
 8007670:	2101      	movs	r1, #1
 8007672:	4618      	mov	r0, r3
 8007674:	f000 fbaa 	bl	8007dcc <RCCEx_PLL3_Config>
 8007678:	4603      	mov	r3, r0
 800767a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800767e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007682:	2b00      	cmp	r3, #0
 8007684:	d003      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800768a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800768e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	2100      	movs	r1, #0
 8007698:	6039      	str	r1, [r7, #0]
 800769a:	f003 0320 	and.w	r3, r3, #32
 800769e:	607b      	str	r3, [r7, #4]
 80076a0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80076a4:	460b      	mov	r3, r1
 80076a6:	4313      	orrs	r3, r2
 80076a8:	d011      	beq.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80076aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ae:	3328      	adds	r3, #40	@ 0x28
 80076b0:	2102      	movs	r1, #2
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 fb8a 	bl	8007dcc <RCCEx_PLL3_Config>
 80076b8:	4603      	mov	r3, r0
 80076ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80076be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d003      	beq.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80076ce:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d101      	bne.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80076d6:	2300      	movs	r3, #0
 80076d8:	e000      	b.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
}
 80076dc:	4618      	mov	r0, r3
 80076de:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80076e2:	46bd      	mov	sp, r7
 80076e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076e8:	58024400 	.word	0x58024400

080076ec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80076f0:	f7fe fd96 	bl	8006220 <HAL_RCC_GetHCLKFreq>
 80076f4:	4602      	mov	r2, r0
 80076f6:	4b06      	ldr	r3, [pc, #24]	@ (8007710 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80076f8:	6a1b      	ldr	r3, [r3, #32]
 80076fa:	091b      	lsrs	r3, r3, #4
 80076fc:	f003 0307 	and.w	r3, r3, #7
 8007700:	4904      	ldr	r1, [pc, #16]	@ (8007714 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007702:	5ccb      	ldrb	r3, [r1, r3]
 8007704:	f003 031f 	and.w	r3, r3, #31
 8007708:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800770c:	4618      	mov	r0, r3
 800770e:	bd80      	pop	{r7, pc}
 8007710:	58024400 	.word	0x58024400
 8007714:	0800f85c 	.word	0x0800f85c

08007718 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007718:	b480      	push	{r7}
 800771a:	b089      	sub	sp, #36	@ 0x24
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007720:	4ba1      	ldr	r3, [pc, #644]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007724:	f003 0303 	and.w	r3, r3, #3
 8007728:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800772a:	4b9f      	ldr	r3, [pc, #636]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800772c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800772e:	0b1b      	lsrs	r3, r3, #12
 8007730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007734:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007736:	4b9c      	ldr	r3, [pc, #624]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800773a:	091b      	lsrs	r3, r3, #4
 800773c:	f003 0301 	and.w	r3, r3, #1
 8007740:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007742:	4b99      	ldr	r3, [pc, #612]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007746:	08db      	lsrs	r3, r3, #3
 8007748:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800774c:	693a      	ldr	r2, [r7, #16]
 800774e:	fb02 f303 	mul.w	r3, r2, r3
 8007752:	ee07 3a90 	vmov	s15, r3
 8007756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800775a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	2b00      	cmp	r3, #0
 8007762:	f000 8111 	beq.w	8007988 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	2b02      	cmp	r3, #2
 800776a:	f000 8083 	beq.w	8007874 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	2b02      	cmp	r3, #2
 8007772:	f200 80a1 	bhi.w	80078b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d003      	beq.n	8007784 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d056      	beq.n	8007830 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007782:	e099      	b.n	80078b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007784:	4b88      	ldr	r3, [pc, #544]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0320 	and.w	r3, r3, #32
 800778c:	2b00      	cmp	r3, #0
 800778e:	d02d      	beq.n	80077ec <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007790:	4b85      	ldr	r3, [pc, #532]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	08db      	lsrs	r3, r3, #3
 8007796:	f003 0303 	and.w	r3, r3, #3
 800779a:	4a84      	ldr	r2, [pc, #528]	@ (80079ac <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800779c:	fa22 f303 	lsr.w	r3, r2, r3
 80077a0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	ee07 3a90 	vmov	s15, r3
 80077a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	ee07 3a90 	vmov	s15, r3
 80077b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077ba:	4b7b      	ldr	r3, [pc, #492]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077c2:	ee07 3a90 	vmov	s15, r3
 80077c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80077ce:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077e6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80077ea:	e087      	b.n	80078fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	ee07 3a90 	vmov	s15, r3
 80077f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077f6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80079b4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80077fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077fe:	4b6a      	ldr	r3, [pc, #424]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007806:	ee07 3a90 	vmov	s15, r3
 800780a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800780e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007812:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800781a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800781e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800782a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800782e:	e065      	b.n	80078fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	ee07 3a90 	vmov	s15, r3
 8007836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800783a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80079b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800783e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007842:	4b59      	ldr	r3, [pc, #356]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007852:	ed97 6a03 	vldr	s12, [r7, #12]
 8007856:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800785a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800785e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800786a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800786e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007872:	e043      	b.n	80078fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	ee07 3a90 	vmov	s15, r3
 800787a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800787e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80079bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007886:	4b48      	ldr	r3, [pc, #288]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800788e:	ee07 3a90 	vmov	s15, r3
 8007892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007896:	ed97 6a03 	vldr	s12, [r7, #12]
 800789a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800789e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078b6:	e021      	b.n	80078fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	ee07 3a90 	vmov	s15, r3
 80078be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078c2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80079b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80078c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078ca:	4b37      	ldr	r3, [pc, #220]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078d2:	ee07 3a90 	vmov	s15, r3
 80078d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078da:	ed97 6a03 	vldr	s12, [r7, #12]
 80078de:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80079b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078fa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80078fc:	4b2a      	ldr	r3, [pc, #168]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007900:	0a5b      	lsrs	r3, r3, #9
 8007902:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007906:	ee07 3a90 	vmov	s15, r3
 800790a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800790e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007912:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007916:	edd7 6a07 	vldr	s13, [r7, #28]
 800791a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800791e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007922:	ee17 2a90 	vmov	r2, s15
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800792a:	4b1f      	ldr	r3, [pc, #124]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800792c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800792e:	0c1b      	lsrs	r3, r3, #16
 8007930:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007934:	ee07 3a90 	vmov	s15, r3
 8007938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800793c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007940:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007944:	edd7 6a07 	vldr	s13, [r7, #28]
 8007948:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800794c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007950:	ee17 2a90 	vmov	r2, s15
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007958:	4b13      	ldr	r3, [pc, #76]	@ (80079a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800795a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795c:	0e1b      	lsrs	r3, r3, #24
 800795e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007962:	ee07 3a90 	vmov	s15, r3
 8007966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800796a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800796e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007972:	edd7 6a07 	vldr	s13, [r7, #28]
 8007976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800797a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800797e:	ee17 2a90 	vmov	r2, s15
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007986:	e008      	b.n	800799a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	609a      	str	r2, [r3, #8]
}
 800799a:	bf00      	nop
 800799c:	3724      	adds	r7, #36	@ 0x24
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop
 80079a8:	58024400 	.word	0x58024400
 80079ac:	03d09000 	.word	0x03d09000
 80079b0:	46000000 	.word	0x46000000
 80079b4:	4c742400 	.word	0x4c742400
 80079b8:	4a742400 	.word	0x4a742400
 80079bc:	4bbebc20 	.word	0x4bbebc20

080079c0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b089      	sub	sp, #36	@ 0x24
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80079c8:	4ba1      	ldr	r3, [pc, #644]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079cc:	f003 0303 	and.w	r3, r3, #3
 80079d0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80079d2:	4b9f      	ldr	r3, [pc, #636]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d6:	0d1b      	lsrs	r3, r3, #20
 80079d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079dc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80079de:	4b9c      	ldr	r3, [pc, #624]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e2:	0a1b      	lsrs	r3, r3, #8
 80079e4:	f003 0301 	and.w	r3, r3, #1
 80079e8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80079ea:	4b99      	ldr	r3, [pc, #612]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079ee:	08db      	lsrs	r3, r3, #3
 80079f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	fb02 f303 	mul.w	r3, r2, r3
 80079fa:	ee07 3a90 	vmov	s15, r3
 80079fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a02:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f000 8111 	beq.w	8007c30 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007a0e:	69bb      	ldr	r3, [r7, #24]
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	f000 8083 	beq.w	8007b1c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	f200 80a1 	bhi.w	8007b60 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d003      	beq.n	8007a2c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d056      	beq.n	8007ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007a2a:	e099      	b.n	8007b60 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a2c:	4b88      	ldr	r3, [pc, #544]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 0320 	and.w	r3, r3, #32
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d02d      	beq.n	8007a94 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a38:	4b85      	ldr	r3, [pc, #532]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	08db      	lsrs	r3, r3, #3
 8007a3e:	f003 0303 	and.w	r3, r3, #3
 8007a42:	4a84      	ldr	r2, [pc, #528]	@ (8007c54 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007a44:	fa22 f303 	lsr.w	r3, r2, r3
 8007a48:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	ee07 3a90 	vmov	s15, r3
 8007a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	ee07 3a90 	vmov	s15, r3
 8007a5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a62:	4b7b      	ldr	r3, [pc, #492]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a6a:	ee07 3a90 	vmov	s15, r3
 8007a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a72:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a76:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a8e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007a92:	e087      	b.n	8007ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	ee07 3a90 	vmov	s15, r3
 8007a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a9e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007c5c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aa6:	4b6a      	ldr	r3, [pc, #424]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aae:	ee07 3a90 	vmov	s15, r3
 8007ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ab6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007aba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ad2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ad6:	e065      	b.n	8007ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	ee07 3a90 	vmov	s15, r3
 8007ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ae2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007c60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aea:	4b59      	ldr	r3, [pc, #356]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007af2:	ee07 3a90 	vmov	s15, r3
 8007af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007afa:	ed97 6a03 	vldr	s12, [r7, #12]
 8007afe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b1a:	e043      	b.n	8007ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	ee07 3a90 	vmov	s15, r3
 8007b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b26:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007c64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b2e:	4b48      	ldr	r3, [pc, #288]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b36:	ee07 3a90 	vmov	s15, r3
 8007b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b42:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b5e:	e021      	b.n	8007ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	ee07 3a90 	vmov	s15, r3
 8007b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b6a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007c60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007b6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b72:	4b37      	ldr	r3, [pc, #220]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b7a:	ee07 3a90 	vmov	s15, r3
 8007b7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b82:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b86:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007c58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ba2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba8:	0a5b      	lsrs	r3, r3, #9
 8007baa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bae:	ee07 3a90 	vmov	s15, r3
 8007bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007bba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007bbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007bca:	ee17 2a90 	vmov	r2, s15
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd6:	0c1b      	lsrs	r3, r3, #16
 8007bd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bdc:	ee07 3a90 	vmov	s15, r3
 8007be0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007be4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007be8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007bec:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007bf8:	ee17 2a90 	vmov	r2, s15
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007c00:	4b13      	ldr	r3, [pc, #76]	@ (8007c50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c04:	0e1b      	lsrs	r3, r3, #24
 8007c06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c0a:	ee07 3a90 	vmov	s15, r3
 8007c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c26:	ee17 2a90 	vmov	r2, s15
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007c2e:	e008      	b.n	8007c42 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	609a      	str	r2, [r3, #8]
}
 8007c42:	bf00      	nop
 8007c44:	3724      	adds	r7, #36	@ 0x24
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	58024400 	.word	0x58024400
 8007c54:	03d09000 	.word	0x03d09000
 8007c58:	46000000 	.word	0x46000000
 8007c5c:	4c742400 	.word	0x4c742400
 8007c60:	4a742400 	.word	0x4a742400
 8007c64:	4bbebc20 	.word	0x4bbebc20

08007c68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c72:	2300      	movs	r3, #0
 8007c74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007c76:	4b53      	ldr	r3, [pc, #332]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7a:	f003 0303 	and.w	r3, r3, #3
 8007c7e:	2b03      	cmp	r3, #3
 8007c80:	d101      	bne.n	8007c86 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	e099      	b.n	8007dba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007c86:	4b4f      	ldr	r3, [pc, #316]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a4e      	ldr	r2, [pc, #312]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007c8c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007c90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c92:	f7fb fb3b 	bl	800330c <HAL_GetTick>
 8007c96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007c98:	e008      	b.n	8007cac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007c9a:	f7fb fb37 	bl	800330c <HAL_GetTick>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	1ad3      	subs	r3, r2, r3
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	d901      	bls.n	8007cac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007ca8:	2303      	movs	r3, #3
 8007caa:	e086      	b.n	8007dba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007cac:	4b45      	ldr	r3, [pc, #276]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d1f0      	bne.n	8007c9a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007cb8:	4b42      	ldr	r3, [pc, #264]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	031b      	lsls	r3, r3, #12
 8007cc6:	493f      	ldr	r1, [pc, #252]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	628b      	str	r3, [r1, #40]	@ 0x28
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	025b      	lsls	r3, r3, #9
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	3b01      	subs	r3, #1
 8007ce8:	041b      	lsls	r3, r3, #16
 8007cea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007cee:	431a      	orrs	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	3b01      	subs	r3, #1
 8007cf6:	061b      	lsls	r3, r3, #24
 8007cf8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007cfc:	4931      	ldr	r1, [pc, #196]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007d02:	4b30      	ldr	r3, [pc, #192]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	695b      	ldr	r3, [r3, #20]
 8007d0e:	492d      	ldr	r1, [pc, #180]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d10:	4313      	orrs	r3, r2
 8007d12:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007d14:	4b2b      	ldr	r3, [pc, #172]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d18:	f023 0220 	bic.w	r2, r3, #32
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	699b      	ldr	r3, [r3, #24]
 8007d20:	4928      	ldr	r1, [pc, #160]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d22:	4313      	orrs	r3, r2
 8007d24:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007d26:	4b27      	ldr	r3, [pc, #156]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d2a:	4a26      	ldr	r2, [pc, #152]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d2c:	f023 0310 	bic.w	r3, r3, #16
 8007d30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007d32:	4b24      	ldr	r3, [pc, #144]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d36:	4b24      	ldr	r3, [pc, #144]	@ (8007dc8 <RCCEx_PLL2_Config+0x160>)
 8007d38:	4013      	ands	r3, r2
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	69d2      	ldr	r2, [r2, #28]
 8007d3e:	00d2      	lsls	r2, r2, #3
 8007d40:	4920      	ldr	r1, [pc, #128]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d42:	4313      	orrs	r3, r2
 8007d44:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007d46:	4b1f      	ldr	r3, [pc, #124]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d4c:	f043 0310 	orr.w	r3, r3, #16
 8007d50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d106      	bne.n	8007d66 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007d58:	4b1a      	ldr	r3, [pc, #104]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d5c:	4a19      	ldr	r2, [pc, #100]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d5e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007d62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007d64:	e00f      	b.n	8007d86 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d106      	bne.n	8007d7a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007d6c:	4b15      	ldr	r3, [pc, #84]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d70:	4a14      	ldr	r2, [pc, #80]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d76:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007d78:	e005      	b.n	8007d86 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007d7a:	4b12      	ldr	r3, [pc, #72]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d7e:	4a11      	ldr	r2, [pc, #68]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d84:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007d86:	4b0f      	ldr	r3, [pc, #60]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a0e      	ldr	r2, [pc, #56]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007d8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007d90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d92:	f7fb fabb 	bl	800330c <HAL_GetTick>
 8007d96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007d98:	e008      	b.n	8007dac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007d9a:	f7fb fab7 	bl	800330c <HAL_GetTick>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	1ad3      	subs	r3, r2, r3
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d901      	bls.n	8007dac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e006      	b.n	8007dba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007dac:	4b05      	ldr	r3, [pc, #20]	@ (8007dc4 <RCCEx_PLL2_Config+0x15c>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d0f0      	beq.n	8007d9a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	58024400 	.word	0x58024400
 8007dc8:	ffff0007 	.word	0xffff0007

08007dcc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007dda:	4b53      	ldr	r3, [pc, #332]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dde:	f003 0303 	and.w	r3, r3, #3
 8007de2:	2b03      	cmp	r3, #3
 8007de4:	d101      	bne.n	8007dea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	e099      	b.n	8007f1e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007dea:	4b4f      	ldr	r3, [pc, #316]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a4e      	ldr	r2, [pc, #312]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007df0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007df4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007df6:	f7fb fa89 	bl	800330c <HAL_GetTick>
 8007dfa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007dfc:	e008      	b.n	8007e10 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007dfe:	f7fb fa85 	bl	800330c <HAL_GetTick>
 8007e02:	4602      	mov	r2, r0
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	1ad3      	subs	r3, r2, r3
 8007e08:	2b02      	cmp	r3, #2
 8007e0a:	d901      	bls.n	8007e10 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	e086      	b.n	8007f1e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007e10:	4b45      	ldr	r3, [pc, #276]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1f0      	bne.n	8007dfe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007e1c:	4b42      	ldr	r3, [pc, #264]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e20:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	051b      	lsls	r3, r3, #20
 8007e2a:	493f      	ldr	r1, [pc, #252]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	3b01      	subs	r3, #1
 8007e36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	025b      	lsls	r3, r3, #9
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	431a      	orrs	r2, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	3b01      	subs	r3, #1
 8007e4c:	041b      	lsls	r3, r3, #16
 8007e4e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e52:	431a      	orrs	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	061b      	lsls	r3, r3, #24
 8007e5c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e60:	4931      	ldr	r1, [pc, #196]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e62:	4313      	orrs	r3, r2
 8007e64:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007e66:	4b30      	ldr	r3, [pc, #192]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	492d      	ldr	r1, [pc, #180]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e74:	4313      	orrs	r3, r2
 8007e76:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007e78:	4b2b      	ldr	r3, [pc, #172]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	699b      	ldr	r3, [r3, #24]
 8007e84:	4928      	ldr	r1, [pc, #160]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e86:	4313      	orrs	r3, r2
 8007e88:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007e8a:	4b27      	ldr	r3, [pc, #156]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e8e:	4a26      	ldr	r2, [pc, #152]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007e96:	4b24      	ldr	r3, [pc, #144]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007e98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e9a:	4b24      	ldr	r3, [pc, #144]	@ (8007f2c <RCCEx_PLL3_Config+0x160>)
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	69d2      	ldr	r2, [r2, #28]
 8007ea2:	00d2      	lsls	r2, r2, #3
 8007ea4:	4920      	ldr	r1, [pc, #128]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007eaa:	4b1f      	ldr	r3, [pc, #124]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eae:	4a1e      	ldr	r2, [pc, #120]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007eb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d106      	bne.n	8007eca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec0:	4a19      	ldr	r2, [pc, #100]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ec2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007ec6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ec8:	e00f      	b.n	8007eea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d106      	bne.n	8007ede <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007ed0:	4b15      	ldr	r3, [pc, #84]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed4:	4a14      	ldr	r2, [pc, #80]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ed6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007eda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007edc:	e005      	b.n	8007eea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007ede:	4b12      	ldr	r3, [pc, #72]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee2:	4a11      	ldr	r2, [pc, #68]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ee4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ee8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007eea:	4b0f      	ldr	r3, [pc, #60]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a0e      	ldr	r2, [pc, #56]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ef4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ef6:	f7fb fa09 	bl	800330c <HAL_GetTick>
 8007efa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007efc:	e008      	b.n	8007f10 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007efe:	f7fb fa05 	bl	800330c <HAL_GetTick>
 8007f02:	4602      	mov	r2, r0
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	1ad3      	subs	r3, r2, r3
 8007f08:	2b02      	cmp	r3, #2
 8007f0a:	d901      	bls.n	8007f10 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007f0c:	2303      	movs	r3, #3
 8007f0e:	e006      	b.n	8007f1e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007f10:	4b05      	ldr	r3, [pc, #20]	@ (8007f28 <RCCEx_PLL3_Config+0x15c>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d0f0      	beq.n	8007efe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	58024400 	.word	0x58024400
 8007f2c:	ffff0007 	.word	0xffff0007

08007f30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b082      	sub	sp, #8
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d101      	bne.n	8007f42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e049      	b.n	8007fd6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d106      	bne.n	8007f5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f7fa fe6c 	bl	8002c34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2202      	movs	r2, #2
 8007f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	3304      	adds	r3, #4
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	4610      	mov	r0, r2
 8007f70:	f000 fcee 	bl	8008950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3708      	adds	r7, #8
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b082      	sub	sp, #8
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d101      	bne.n	8007ff0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e049      	b.n	8008084 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d106      	bne.n	800800a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 f841 	bl	800808c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2202      	movs	r2, #2
 800800e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	3304      	adds	r3, #4
 800801a:	4619      	mov	r1, r3
 800801c:	4610      	mov	r0, r2
 800801e:	f000 fc97 	bl	8008950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2201      	movs	r2, #1
 8008026:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2201      	movs	r2, #1
 8008036:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2201      	movs	r2, #1
 8008046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2201      	movs	r2, #1
 8008066:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	4618      	mov	r0, r3
 8008086:	3708      	adds	r7, #8
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b084      	sub	sp, #16
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080aa:	2300      	movs	r3, #0
 80080ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d104      	bne.n	80080be <HAL_TIM_IC_Start_IT+0x1e>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	e023      	b.n	8008106 <HAL_TIM_IC_Start_IT+0x66>
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	2b04      	cmp	r3, #4
 80080c2:	d104      	bne.n	80080ce <HAL_TIM_IC_Start_IT+0x2e>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	e01b      	b.n	8008106 <HAL_TIM_IC_Start_IT+0x66>
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	2b08      	cmp	r3, #8
 80080d2:	d104      	bne.n	80080de <HAL_TIM_IC_Start_IT+0x3e>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080da:	b2db      	uxtb	r3, r3
 80080dc:	e013      	b.n	8008106 <HAL_TIM_IC_Start_IT+0x66>
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	2b0c      	cmp	r3, #12
 80080e2:	d104      	bne.n	80080ee <HAL_TIM_IC_Start_IT+0x4e>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	e00b      	b.n	8008106 <HAL_TIM_IC_Start_IT+0x66>
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	2b10      	cmp	r3, #16
 80080f2:	d104      	bne.n	80080fe <HAL_TIM_IC_Start_IT+0x5e>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	e003      	b.n	8008106 <HAL_TIM_IC_Start_IT+0x66>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008104:	b2db      	uxtb	r3, r3
 8008106:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d104      	bne.n	8008118 <HAL_TIM_IC_Start_IT+0x78>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008114:	b2db      	uxtb	r3, r3
 8008116:	e013      	b.n	8008140 <HAL_TIM_IC_Start_IT+0xa0>
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	2b04      	cmp	r3, #4
 800811c:	d104      	bne.n	8008128 <HAL_TIM_IC_Start_IT+0x88>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008124:	b2db      	uxtb	r3, r3
 8008126:	e00b      	b.n	8008140 <HAL_TIM_IC_Start_IT+0xa0>
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	2b08      	cmp	r3, #8
 800812c:	d104      	bne.n	8008138 <HAL_TIM_IC_Start_IT+0x98>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008134:	b2db      	uxtb	r3, r3
 8008136:	e003      	b.n	8008140 <HAL_TIM_IC_Start_IT+0xa0>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800813e:	b2db      	uxtb	r3, r3
 8008140:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008142:	7bbb      	ldrb	r3, [r7, #14]
 8008144:	2b01      	cmp	r3, #1
 8008146:	d102      	bne.n	800814e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008148:	7b7b      	ldrb	r3, [r7, #13]
 800814a:	2b01      	cmp	r3, #1
 800814c:	d001      	beq.n	8008152 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	e0e2      	b.n	8008318 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d104      	bne.n	8008162 <HAL_TIM_IC_Start_IT+0xc2>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2202      	movs	r2, #2
 800815c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008160:	e023      	b.n	80081aa <HAL_TIM_IC_Start_IT+0x10a>
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	2b04      	cmp	r3, #4
 8008166:	d104      	bne.n	8008172 <HAL_TIM_IC_Start_IT+0xd2>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2202      	movs	r2, #2
 800816c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008170:	e01b      	b.n	80081aa <HAL_TIM_IC_Start_IT+0x10a>
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	2b08      	cmp	r3, #8
 8008176:	d104      	bne.n	8008182 <HAL_TIM_IC_Start_IT+0xe2>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2202      	movs	r2, #2
 800817c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008180:	e013      	b.n	80081aa <HAL_TIM_IC_Start_IT+0x10a>
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	2b0c      	cmp	r3, #12
 8008186:	d104      	bne.n	8008192 <HAL_TIM_IC_Start_IT+0xf2>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2202      	movs	r2, #2
 800818c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008190:	e00b      	b.n	80081aa <HAL_TIM_IC_Start_IT+0x10a>
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	2b10      	cmp	r3, #16
 8008196:	d104      	bne.n	80081a2 <HAL_TIM_IC_Start_IT+0x102>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2202      	movs	r2, #2
 800819c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081a0:	e003      	b.n	80081aa <HAL_TIM_IC_Start_IT+0x10a>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2202      	movs	r2, #2
 80081a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d104      	bne.n	80081ba <HAL_TIM_IC_Start_IT+0x11a>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2202      	movs	r2, #2
 80081b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081b8:	e013      	b.n	80081e2 <HAL_TIM_IC_Start_IT+0x142>
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	2b04      	cmp	r3, #4
 80081be:	d104      	bne.n	80081ca <HAL_TIM_IC_Start_IT+0x12a>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2202      	movs	r2, #2
 80081c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081c8:	e00b      	b.n	80081e2 <HAL_TIM_IC_Start_IT+0x142>
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	2b08      	cmp	r3, #8
 80081ce:	d104      	bne.n	80081da <HAL_TIM_IC_Start_IT+0x13a>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2202      	movs	r2, #2
 80081d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80081d8:	e003      	b.n	80081e2 <HAL_TIM_IC_Start_IT+0x142>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2202      	movs	r2, #2
 80081de:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	2b0c      	cmp	r3, #12
 80081e6:	d841      	bhi.n	800826c <HAL_TIM_IC_Start_IT+0x1cc>
 80081e8:	a201      	add	r2, pc, #4	@ (adr r2, 80081f0 <HAL_TIM_IC_Start_IT+0x150>)
 80081ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ee:	bf00      	nop
 80081f0:	08008225 	.word	0x08008225
 80081f4:	0800826d 	.word	0x0800826d
 80081f8:	0800826d 	.word	0x0800826d
 80081fc:	0800826d 	.word	0x0800826d
 8008200:	08008237 	.word	0x08008237
 8008204:	0800826d 	.word	0x0800826d
 8008208:	0800826d 	.word	0x0800826d
 800820c:	0800826d 	.word	0x0800826d
 8008210:	08008249 	.word	0x08008249
 8008214:	0800826d 	.word	0x0800826d
 8008218:	0800826d 	.word	0x0800826d
 800821c:	0800826d 	.word	0x0800826d
 8008220:	0800825b 	.word	0x0800825b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68da      	ldr	r2, [r3, #12]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f042 0202 	orr.w	r2, r2, #2
 8008232:	60da      	str	r2, [r3, #12]
      break;
 8008234:	e01d      	b.n	8008272 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68da      	ldr	r2, [r3, #12]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f042 0204 	orr.w	r2, r2, #4
 8008244:	60da      	str	r2, [r3, #12]
      break;
 8008246:	e014      	b.n	8008272 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f042 0208 	orr.w	r2, r2, #8
 8008256:	60da      	str	r2, [r3, #12]
      break;
 8008258:	e00b      	b.n	8008272 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68da      	ldr	r2, [r3, #12]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f042 0210 	orr.w	r2, r2, #16
 8008268:	60da      	str	r2, [r3, #12]
      break;
 800826a:	e002      	b.n	8008272 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	73fb      	strb	r3, [r7, #15]
      break;
 8008270:	bf00      	nop
  }

  if (status == HAL_OK)
 8008272:	7bfb      	ldrb	r3, [r7, #15]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d14e      	bne.n	8008316 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2201      	movs	r2, #1
 800827e:	6839      	ldr	r1, [r7, #0]
 8008280:	4618      	mov	r0, r3
 8008282:	f000 fdcd 	bl	8008e20 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a25      	ldr	r2, [pc, #148]	@ (8008320 <HAL_TIM_IC_Start_IT+0x280>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d022      	beq.n	80082d6 <HAL_TIM_IC_Start_IT+0x236>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008298:	d01d      	beq.n	80082d6 <HAL_TIM_IC_Start_IT+0x236>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a21      	ldr	r2, [pc, #132]	@ (8008324 <HAL_TIM_IC_Start_IT+0x284>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d018      	beq.n	80082d6 <HAL_TIM_IC_Start_IT+0x236>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a1f      	ldr	r2, [pc, #124]	@ (8008328 <HAL_TIM_IC_Start_IT+0x288>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d013      	beq.n	80082d6 <HAL_TIM_IC_Start_IT+0x236>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a1e      	ldr	r2, [pc, #120]	@ (800832c <HAL_TIM_IC_Start_IT+0x28c>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d00e      	beq.n	80082d6 <HAL_TIM_IC_Start_IT+0x236>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a1c      	ldr	r2, [pc, #112]	@ (8008330 <HAL_TIM_IC_Start_IT+0x290>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d009      	beq.n	80082d6 <HAL_TIM_IC_Start_IT+0x236>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008334 <HAL_TIM_IC_Start_IT+0x294>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d004      	beq.n	80082d6 <HAL_TIM_IC_Start_IT+0x236>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a19      	ldr	r2, [pc, #100]	@ (8008338 <HAL_TIM_IC_Start_IT+0x298>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d115      	bne.n	8008302 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	689a      	ldr	r2, [r3, #8]
 80082dc:	4b17      	ldr	r3, [pc, #92]	@ (800833c <HAL_TIM_IC_Start_IT+0x29c>)
 80082de:	4013      	ands	r3, r2
 80082e0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	2b06      	cmp	r3, #6
 80082e6:	d015      	beq.n	8008314 <HAL_TIM_IC_Start_IT+0x274>
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082ee:	d011      	beq.n	8008314 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f042 0201 	orr.w	r2, r2, #1
 80082fe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008300:	e008      	b.n	8008314 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f042 0201 	orr.w	r2, r2, #1
 8008310:	601a      	str	r2, [r3, #0]
 8008312:	e000      	b.n	8008316 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008314:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008316:	7bfb      	ldrb	r3, [r7, #15]
}
 8008318:	4618      	mov	r0, r3
 800831a:	3710      	adds	r7, #16
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}
 8008320:	40010000 	.word	0x40010000
 8008324:	40000400 	.word	0x40000400
 8008328:	40000800 	.word	0x40000800
 800832c:	40000c00 	.word	0x40000c00
 8008330:	40010400 	.word	0x40010400
 8008334:	40001800 	.word	0x40001800
 8008338:	40014000 	.word	0x40014000
 800833c:	00010007 	.word	0x00010007

08008340 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f003 0302 	and.w	r3, r3, #2
 800835e:	2b00      	cmp	r3, #0
 8008360:	d020      	beq.n	80083a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f003 0302 	and.w	r3, r3, #2
 8008368:	2b00      	cmp	r3, #0
 800836a:	d01b      	beq.n	80083a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f06f 0202 	mvn.w	r2, #2
 8008374:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2201      	movs	r2, #1
 800837a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	699b      	ldr	r3, [r3, #24]
 8008382:	f003 0303 	and.w	r3, r3, #3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d003      	beq.n	8008392 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f7f9 fe96 	bl	80020bc <HAL_TIM_IC_CaptureCallback>
 8008390:	e005      	b.n	800839e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fabe 	bl	8008914 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 fac5 	bl	8008928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	f003 0304 	and.w	r3, r3, #4
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d020      	beq.n	80083f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f003 0304 	and.w	r3, r3, #4
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d01b      	beq.n	80083f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f06f 0204 	mvn.w	r2, #4
 80083c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2202      	movs	r2, #2
 80083c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	699b      	ldr	r3, [r3, #24]
 80083ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d003      	beq.n	80083de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f7f9 fe70 	bl	80020bc <HAL_TIM_IC_CaptureCallback>
 80083dc:	e005      	b.n	80083ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fa98 	bl	8008914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f000 fa9f 	bl	8008928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	f003 0308 	and.w	r3, r3, #8
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d020      	beq.n	800843c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f003 0308 	and.w	r3, r3, #8
 8008400:	2b00      	cmp	r3, #0
 8008402:	d01b      	beq.n	800843c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f06f 0208 	mvn.w	r2, #8
 800840c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2204      	movs	r2, #4
 8008412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	69db      	ldr	r3, [r3, #28]
 800841a:	f003 0303 	and.w	r3, r3, #3
 800841e:	2b00      	cmp	r3, #0
 8008420:	d003      	beq.n	800842a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7f9 fe4a 	bl	80020bc <HAL_TIM_IC_CaptureCallback>
 8008428:	e005      	b.n	8008436 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fa72 	bl	8008914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 fa79 	bl	8008928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	f003 0310 	and.w	r3, r3, #16
 8008442:	2b00      	cmp	r3, #0
 8008444:	d020      	beq.n	8008488 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f003 0310 	and.w	r3, r3, #16
 800844c:	2b00      	cmp	r3, #0
 800844e:	d01b      	beq.n	8008488 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f06f 0210 	mvn.w	r2, #16
 8008458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2208      	movs	r2, #8
 800845e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	69db      	ldr	r3, [r3, #28]
 8008466:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800846a:	2b00      	cmp	r3, #0
 800846c:	d003      	beq.n	8008476 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f7f9 fe24 	bl	80020bc <HAL_TIM_IC_CaptureCallback>
 8008474:	e005      	b.n	8008482 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 fa4c 	bl	8008914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f000 fa53 	bl	8008928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00c      	beq.n	80084ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	f003 0301 	and.w	r3, r3, #1
 8008498:	2b00      	cmp	r3, #0
 800849a:	d007      	beq.n	80084ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f06f 0201 	mvn.w	r2, #1
 80084a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 fa2a 	bl	8008900 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d104      	bne.n	80084c0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d00c      	beq.n	80084da <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d007      	beq.n	80084da <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80084d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 fd61 	bl	8008f9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00c      	beq.n	80084fe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d007      	beq.n	80084fe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80084f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fd59 	bl	8008fb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00c      	beq.n	8008522 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800850e:	2b00      	cmp	r3, #0
 8008510:	d007      	beq.n	8008522 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800851a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f000 fa0d 	bl	800893c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	f003 0320 	and.w	r3, r3, #32
 8008528:	2b00      	cmp	r3, #0
 800852a:	d00c      	beq.n	8008546 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	f003 0320 	and.w	r3, r3, #32
 8008532:	2b00      	cmp	r3, #0
 8008534:	d007      	beq.n	8008546 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f06f 0220 	mvn.w	r2, #32
 800853e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 fd21 	bl	8008f88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008546:	bf00      	nop
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b086      	sub	sp, #24
 8008552:	af00      	add	r7, sp, #0
 8008554:	60f8      	str	r0, [r7, #12]
 8008556:	60b9      	str	r1, [r7, #8]
 8008558:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800855a:	2300      	movs	r3, #0
 800855c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008564:	2b01      	cmp	r3, #1
 8008566:	d101      	bne.n	800856c <HAL_TIM_IC_ConfigChannel+0x1e>
 8008568:	2302      	movs	r3, #2
 800856a:	e088      	b.n	800867e <HAL_TIM_IC_ConfigChannel+0x130>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d11b      	bne.n	80085b2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800858a:	f000 fa81 	bl	8008a90 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	699a      	ldr	r2, [r3, #24]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f022 020c 	bic.w	r2, r2, #12
 800859c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	6999      	ldr	r1, [r3, #24]
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	689a      	ldr	r2, [r3, #8]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	430a      	orrs	r2, r1
 80085ae:	619a      	str	r2, [r3, #24]
 80085b0:	e060      	b.n	8008674 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2b04      	cmp	r3, #4
 80085b6:	d11c      	bne.n	80085f2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80085c8:	f000 fb05 	bl	8008bd6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	699a      	ldr	r2, [r3, #24]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80085da:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	6999      	ldr	r1, [r3, #24]
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	021a      	lsls	r2, r3, #8
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	430a      	orrs	r2, r1
 80085ee:	619a      	str	r2, [r3, #24]
 80085f0:	e040      	b.n	8008674 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2b08      	cmp	r3, #8
 80085f6:	d11b      	bne.n	8008630 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008608:	f000 fb52 	bl	8008cb0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	69da      	ldr	r2, [r3, #28]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f022 020c 	bic.w	r2, r2, #12
 800861a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	69d9      	ldr	r1, [r3, #28]
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	689a      	ldr	r2, [r3, #8]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	430a      	orrs	r2, r1
 800862c:	61da      	str	r2, [r3, #28]
 800862e:	e021      	b.n	8008674 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2b0c      	cmp	r3, #12
 8008634:	d11c      	bne.n	8008670 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008646:	f000 fb6f 	bl	8008d28 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	69da      	ldr	r2, [r3, #28]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008658:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	69d9      	ldr	r1, [r3, #28]
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	021a      	lsls	r2, r3, #8
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	430a      	orrs	r2, r1
 800866c:	61da      	str	r2, [r3, #28]
 800866e:	e001      	b.n	8008674 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800867c:	7dfb      	ldrb	r3, [r7, #23]
}
 800867e:	4618      	mov	r0, r3
 8008680:	3718      	adds	r7, #24
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
	...

08008688 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008692:	2300      	movs	r3, #0
 8008694:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800869c:	2b01      	cmp	r3, #1
 800869e:	d101      	bne.n	80086a4 <HAL_TIM_ConfigClockSource+0x1c>
 80086a0:	2302      	movs	r3, #2
 80086a2:	e0dc      	b.n	800885e <HAL_TIM_ConfigClockSource+0x1d6>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2202      	movs	r2, #2
 80086b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80086bc:	68ba      	ldr	r2, [r7, #8]
 80086be:	4b6a      	ldr	r3, [pc, #424]	@ (8008868 <HAL_TIM_ConfigClockSource+0x1e0>)
 80086c0:	4013      	ands	r3, r2
 80086c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a64      	ldr	r2, [pc, #400]	@ (800886c <HAL_TIM_ConfigClockSource+0x1e4>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	f000 80a9 	beq.w	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 80086e0:	4a62      	ldr	r2, [pc, #392]	@ (800886c <HAL_TIM_ConfigClockSource+0x1e4>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	f200 80ae 	bhi.w	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 80086e8:	4a61      	ldr	r2, [pc, #388]	@ (8008870 <HAL_TIM_ConfigClockSource+0x1e8>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	f000 80a1 	beq.w	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 80086f0:	4a5f      	ldr	r2, [pc, #380]	@ (8008870 <HAL_TIM_ConfigClockSource+0x1e8>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	f200 80a6 	bhi.w	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 80086f8:	4a5e      	ldr	r2, [pc, #376]	@ (8008874 <HAL_TIM_ConfigClockSource+0x1ec>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	f000 8099 	beq.w	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 8008700:	4a5c      	ldr	r2, [pc, #368]	@ (8008874 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008702:	4293      	cmp	r3, r2
 8008704:	f200 809e 	bhi.w	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008708:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800870c:	f000 8091 	beq.w	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 8008710:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008714:	f200 8096 	bhi.w	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008718:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800871c:	f000 8089 	beq.w	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 8008720:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008724:	f200 808e 	bhi.w	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800872c:	d03e      	beq.n	80087ac <HAL_TIM_ConfigClockSource+0x124>
 800872e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008732:	f200 8087 	bhi.w	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800873a:	f000 8086 	beq.w	800884a <HAL_TIM_ConfigClockSource+0x1c2>
 800873e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008742:	d87f      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008744:	2b70      	cmp	r3, #112	@ 0x70
 8008746:	d01a      	beq.n	800877e <HAL_TIM_ConfigClockSource+0xf6>
 8008748:	2b70      	cmp	r3, #112	@ 0x70
 800874a:	d87b      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 800874c:	2b60      	cmp	r3, #96	@ 0x60
 800874e:	d050      	beq.n	80087f2 <HAL_TIM_ConfigClockSource+0x16a>
 8008750:	2b60      	cmp	r3, #96	@ 0x60
 8008752:	d877      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008754:	2b50      	cmp	r3, #80	@ 0x50
 8008756:	d03c      	beq.n	80087d2 <HAL_TIM_ConfigClockSource+0x14a>
 8008758:	2b50      	cmp	r3, #80	@ 0x50
 800875a:	d873      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 800875c:	2b40      	cmp	r3, #64	@ 0x40
 800875e:	d058      	beq.n	8008812 <HAL_TIM_ConfigClockSource+0x18a>
 8008760:	2b40      	cmp	r3, #64	@ 0x40
 8008762:	d86f      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008764:	2b30      	cmp	r3, #48	@ 0x30
 8008766:	d064      	beq.n	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 8008768:	2b30      	cmp	r3, #48	@ 0x30
 800876a:	d86b      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 800876c:	2b20      	cmp	r3, #32
 800876e:	d060      	beq.n	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 8008770:	2b20      	cmp	r3, #32
 8008772:	d867      	bhi.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
 8008774:	2b00      	cmp	r3, #0
 8008776:	d05c      	beq.n	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 8008778:	2b10      	cmp	r3, #16
 800877a:	d05a      	beq.n	8008832 <HAL_TIM_ConfigClockSource+0x1aa>
 800877c:	e062      	b.n	8008844 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800878e:	f000 fb27 	bl	8008de0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80087a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68ba      	ldr	r2, [r7, #8]
 80087a8:	609a      	str	r2, [r3, #8]
      break;
 80087aa:	e04f      	b.n	800884c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80087bc:	f000 fb10 	bl	8008de0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	689a      	ldr	r2, [r3, #8]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087ce:	609a      	str	r2, [r3, #8]
      break;
 80087d0:	e03c      	b.n	800884c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80087de:	461a      	mov	r2, r3
 80087e0:	f000 f9ca 	bl	8008b78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2150      	movs	r1, #80	@ 0x50
 80087ea:	4618      	mov	r0, r3
 80087ec:	f000 fada 	bl	8008da4 <TIM_ITRx_SetConfig>
      break;
 80087f0:	e02c      	b.n	800884c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80087fe:	461a      	mov	r2, r3
 8008800:	f000 fa26 	bl	8008c50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2160      	movs	r1, #96	@ 0x60
 800880a:	4618      	mov	r0, r3
 800880c:	f000 faca 	bl	8008da4 <TIM_ITRx_SetConfig>
      break;
 8008810:	e01c      	b.n	800884c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800881e:	461a      	mov	r2, r3
 8008820:	f000 f9aa 	bl	8008b78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	2140      	movs	r1, #64	@ 0x40
 800882a:	4618      	mov	r0, r3
 800882c:	f000 faba 	bl	8008da4 <TIM_ITRx_SetConfig>
      break;
 8008830:	e00c      	b.n	800884c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4619      	mov	r1, r3
 800883c:	4610      	mov	r0, r2
 800883e:	f000 fab1 	bl	8008da4 <TIM_ITRx_SetConfig>
      break;
 8008842:	e003      	b.n	800884c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	73fb      	strb	r3, [r7, #15]
      break;
 8008848:	e000      	b.n	800884c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800884a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800885c:	7bfb      	ldrb	r3, [r7, #15]
}
 800885e:	4618      	mov	r0, r3
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	ffceff88 	.word	0xffceff88
 800886c:	00100040 	.word	0x00100040
 8008870:	00100030 	.word	0x00100030
 8008874:	00100020 	.word	0x00100020

08008878 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008878:	b480      	push	{r7}
 800887a:	b085      	sub	sp, #20
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008882:	2300      	movs	r3, #0
 8008884:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	2b0c      	cmp	r3, #12
 800888a:	d831      	bhi.n	80088f0 <HAL_TIM_ReadCapturedValue+0x78>
 800888c:	a201      	add	r2, pc, #4	@ (adr r2, 8008894 <HAL_TIM_ReadCapturedValue+0x1c>)
 800888e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008892:	bf00      	nop
 8008894:	080088c9 	.word	0x080088c9
 8008898:	080088f1 	.word	0x080088f1
 800889c:	080088f1 	.word	0x080088f1
 80088a0:	080088f1 	.word	0x080088f1
 80088a4:	080088d3 	.word	0x080088d3
 80088a8:	080088f1 	.word	0x080088f1
 80088ac:	080088f1 	.word	0x080088f1
 80088b0:	080088f1 	.word	0x080088f1
 80088b4:	080088dd 	.word	0x080088dd
 80088b8:	080088f1 	.word	0x080088f1
 80088bc:	080088f1 	.word	0x080088f1
 80088c0:	080088f1 	.word	0x080088f1
 80088c4:	080088e7 	.word	0x080088e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088ce:	60fb      	str	r3, [r7, #12]

      break;
 80088d0:	e00f      	b.n	80088f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d8:	60fb      	str	r3, [r7, #12]

      break;
 80088da:	e00a      	b.n	80088f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088e2:	60fb      	str	r3, [r7, #12]

      break;
 80088e4:	e005      	b.n	80088f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ec:	60fb      	str	r3, [r7, #12]

      break;
 80088ee:	e000      	b.n	80088f2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80088f0:	bf00      	nop
  }

  return tmpreg;
 80088f2:	68fb      	ldr	r3, [r7, #12]
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3714      	adds	r7, #20
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008930:	bf00      	nop
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800893c:	b480      	push	{r7}
 800893e:	b083      	sub	sp, #12
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008944:	bf00      	nop
 8008946:	370c      	adds	r7, #12
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr

08008950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	4a43      	ldr	r2, [pc, #268]	@ (8008a70 <TIM_Base_SetConfig+0x120>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d013      	beq.n	8008990 <TIM_Base_SetConfig+0x40>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800896e:	d00f      	beq.n	8008990 <TIM_Base_SetConfig+0x40>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a40      	ldr	r2, [pc, #256]	@ (8008a74 <TIM_Base_SetConfig+0x124>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d00b      	beq.n	8008990 <TIM_Base_SetConfig+0x40>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a3f      	ldr	r2, [pc, #252]	@ (8008a78 <TIM_Base_SetConfig+0x128>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d007      	beq.n	8008990 <TIM_Base_SetConfig+0x40>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a3e      	ldr	r2, [pc, #248]	@ (8008a7c <TIM_Base_SetConfig+0x12c>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d003      	beq.n	8008990 <TIM_Base_SetConfig+0x40>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4a3d      	ldr	r2, [pc, #244]	@ (8008a80 <TIM_Base_SetConfig+0x130>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d108      	bne.n	80089a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	68fa      	ldr	r2, [r7, #12]
 800899e:	4313      	orrs	r3, r2
 80089a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4a32      	ldr	r2, [pc, #200]	@ (8008a70 <TIM_Base_SetConfig+0x120>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d01f      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089b0:	d01b      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a2f      	ldr	r2, [pc, #188]	@ (8008a74 <TIM_Base_SetConfig+0x124>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d017      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4a2e      	ldr	r2, [pc, #184]	@ (8008a78 <TIM_Base_SetConfig+0x128>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d013      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4a2d      	ldr	r2, [pc, #180]	@ (8008a7c <TIM_Base_SetConfig+0x12c>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d00f      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4a2c      	ldr	r2, [pc, #176]	@ (8008a80 <TIM_Base_SetConfig+0x130>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d00b      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a2b      	ldr	r2, [pc, #172]	@ (8008a84 <TIM_Base_SetConfig+0x134>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d007      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a2a      	ldr	r2, [pc, #168]	@ (8008a88 <TIM_Base_SetConfig+0x138>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d003      	beq.n	80089ea <TIM_Base_SetConfig+0x9a>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a29      	ldr	r2, [pc, #164]	@ (8008a8c <TIM_Base_SetConfig+0x13c>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d108      	bne.n	80089fc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	689a      	ldr	r2, [r3, #8]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	4a14      	ldr	r2, [pc, #80]	@ (8008a70 <TIM_Base_SetConfig+0x120>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d00f      	beq.n	8008a42 <TIM_Base_SetConfig+0xf2>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4a16      	ldr	r2, [pc, #88]	@ (8008a80 <TIM_Base_SetConfig+0x130>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d00b      	beq.n	8008a42 <TIM_Base_SetConfig+0xf2>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	4a15      	ldr	r2, [pc, #84]	@ (8008a84 <TIM_Base_SetConfig+0x134>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d007      	beq.n	8008a42 <TIM_Base_SetConfig+0xf2>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	4a14      	ldr	r2, [pc, #80]	@ (8008a88 <TIM_Base_SetConfig+0x138>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d003      	beq.n	8008a42 <TIM_Base_SetConfig+0xf2>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	4a13      	ldr	r2, [pc, #76]	@ (8008a8c <TIM_Base_SetConfig+0x13c>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d103      	bne.n	8008a4a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	691a      	ldr	r2, [r3, #16]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f043 0204 	orr.w	r2, r3, #4
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	601a      	str	r2, [r3, #0]
}
 8008a62:	bf00      	nop
 8008a64:	3714      	adds	r7, #20
 8008a66:	46bd      	mov	sp, r7
 8008a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6c:	4770      	bx	lr
 8008a6e:	bf00      	nop
 8008a70:	40010000 	.word	0x40010000
 8008a74:	40000400 	.word	0x40000400
 8008a78:	40000800 	.word	0x40000800
 8008a7c:	40000c00 	.word	0x40000c00
 8008a80:	40010400 	.word	0x40010400
 8008a84:	40014000 	.word	0x40014000
 8008a88:	40014400 	.word	0x40014400
 8008a8c:	40014800 	.word	0x40014800

08008a90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b087      	sub	sp, #28
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
 8008a9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6a1b      	ldr	r3, [r3, #32]
 8008aa2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6a1b      	ldr	r3, [r3, #32]
 8008aa8:	f023 0201 	bic.w	r2, r3, #1
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	699b      	ldr	r3, [r3, #24]
 8008ab4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	4a28      	ldr	r2, [pc, #160]	@ (8008b5c <TIM_TI1_SetConfig+0xcc>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d01b      	beq.n	8008af6 <TIM_TI1_SetConfig+0x66>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ac4:	d017      	beq.n	8008af6 <TIM_TI1_SetConfig+0x66>
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	4a25      	ldr	r2, [pc, #148]	@ (8008b60 <TIM_TI1_SetConfig+0xd0>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d013      	beq.n	8008af6 <TIM_TI1_SetConfig+0x66>
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	4a24      	ldr	r2, [pc, #144]	@ (8008b64 <TIM_TI1_SetConfig+0xd4>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d00f      	beq.n	8008af6 <TIM_TI1_SetConfig+0x66>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	4a23      	ldr	r2, [pc, #140]	@ (8008b68 <TIM_TI1_SetConfig+0xd8>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d00b      	beq.n	8008af6 <TIM_TI1_SetConfig+0x66>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	4a22      	ldr	r2, [pc, #136]	@ (8008b6c <TIM_TI1_SetConfig+0xdc>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d007      	beq.n	8008af6 <TIM_TI1_SetConfig+0x66>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	4a21      	ldr	r2, [pc, #132]	@ (8008b70 <TIM_TI1_SetConfig+0xe0>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d003      	beq.n	8008af6 <TIM_TI1_SetConfig+0x66>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	4a20      	ldr	r2, [pc, #128]	@ (8008b74 <TIM_TI1_SetConfig+0xe4>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d101      	bne.n	8008afa <TIM_TI1_SetConfig+0x6a>
 8008af6:	2301      	movs	r3, #1
 8008af8:	e000      	b.n	8008afc <TIM_TI1_SetConfig+0x6c>
 8008afa:	2300      	movs	r3, #0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d008      	beq.n	8008b12 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	f023 0303 	bic.w	r3, r3, #3
 8008b06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008b08:	697a      	ldr	r2, [r7, #20]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	617b      	str	r3, [r7, #20]
 8008b10:	e003      	b.n	8008b1a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	f043 0301 	orr.w	r3, r3, #1
 8008b18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	011b      	lsls	r3, r3, #4
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	697a      	ldr	r2, [r7, #20]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	f023 030a 	bic.w	r3, r3, #10
 8008b34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	f003 030a 	and.w	r3, r3, #10
 8008b3c:	693a      	ldr	r2, [r7, #16]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	697a      	ldr	r2, [r7, #20]
 8008b46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	693a      	ldr	r2, [r7, #16]
 8008b4c:	621a      	str	r2, [r3, #32]
}
 8008b4e:	bf00      	nop
 8008b50:	371c      	adds	r7, #28
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop
 8008b5c:	40010000 	.word	0x40010000
 8008b60:	40000400 	.word	0x40000400
 8008b64:	40000800 	.word	0x40000800
 8008b68:	40000c00 	.word	0x40000c00
 8008b6c:	40010400 	.word	0x40010400
 8008b70:	40001800 	.word	0x40001800
 8008b74:	40014000 	.word	0x40014000

08008b78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b087      	sub	sp, #28
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	6a1b      	ldr	r3, [r3, #32]
 8008b88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6a1b      	ldr	r3, [r3, #32]
 8008b8e:	f023 0201 	bic.w	r2, r3, #1
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	699b      	ldr	r3, [r3, #24]
 8008b9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ba2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	011b      	lsls	r3, r3, #4
 8008ba8:	693a      	ldr	r2, [r7, #16]
 8008baa:	4313      	orrs	r3, r2
 8008bac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	f023 030a 	bic.w	r3, r3, #10
 8008bb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bb6:	697a      	ldr	r2, [r7, #20]
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	693a      	ldr	r2, [r7, #16]
 8008bc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	621a      	str	r2, [r3, #32]
}
 8008bca:	bf00      	nop
 8008bcc:	371c      	adds	r7, #28
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008bd6:	b480      	push	{r7}
 8008bd8:	b087      	sub	sp, #28
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	60f8      	str	r0, [r7, #12]
 8008bde:	60b9      	str	r1, [r7, #8]
 8008be0:	607a      	str	r2, [r7, #4]
 8008be2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	6a1b      	ldr	r3, [r3, #32]
 8008be8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	f023 0210 	bic.w	r2, r3, #16
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	699b      	ldr	r3, [r3, #24]
 8008bfa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	021b      	lsls	r3, r3, #8
 8008c08:	693a      	ldr	r2, [r7, #16]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	031b      	lsls	r3, r3, #12
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	4313      	orrs	r3, r2
 8008c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c28:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	011b      	lsls	r3, r3, #4
 8008c2e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008c32:	697a      	ldr	r2, [r7, #20]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	697a      	ldr	r2, [r7, #20]
 8008c42:	621a      	str	r2, [r3, #32]
}
 8008c44:	bf00      	nop
 8008c46:	371c      	adds	r7, #28
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b087      	sub	sp, #28
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	6a1b      	ldr	r3, [r3, #32]
 8008c60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6a1b      	ldr	r3, [r3, #32]
 8008c66:	f023 0210 	bic.w	r2, r3, #16
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	699b      	ldr	r3, [r3, #24]
 8008c72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	031b      	lsls	r3, r3, #12
 8008c80:	693a      	ldr	r2, [r7, #16]
 8008c82:	4313      	orrs	r3, r2
 8008c84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c8c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	011b      	lsls	r3, r3, #4
 8008c92:	697a      	ldr	r2, [r7, #20]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	693a      	ldr	r2, [r7, #16]
 8008c9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	697a      	ldr	r2, [r7, #20]
 8008ca2:	621a      	str	r2, [r3, #32]
}
 8008ca4:	bf00      	nop
 8008ca6:	371c      	adds	r7, #28
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b087      	sub	sp, #28
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	60b9      	str	r1, [r7, #8]
 8008cba:	607a      	str	r2, [r7, #4]
 8008cbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	6a1b      	ldr	r3, [r3, #32]
 8008cc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	6a1b      	ldr	r3, [r3, #32]
 8008cc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	69db      	ldr	r3, [r3, #28]
 8008cd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	f023 0303 	bic.w	r3, r3, #3
 8008cdc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008cde:	693a      	ldr	r2, [r7, #16]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	011b      	lsls	r3, r3, #4
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008d00:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	021b      	lsls	r3, r3, #8
 8008d06:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	693a      	ldr	r2, [r7, #16]
 8008d14:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	621a      	str	r2, [r3, #32]
}
 8008d1c:	bf00      	nop
 8008d1e:	371c      	adds	r7, #28
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b087      	sub	sp, #28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	607a      	str	r2, [r7, #4]
 8008d34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	69db      	ldr	r3, [r3, #28]
 8008d4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d54:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	021b      	lsls	r3, r3, #8
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	031b      	lsls	r3, r3, #12
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	693a      	ldr	r2, [r7, #16]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008d7a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	031b      	lsls	r3, r3, #12
 8008d80:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008d84:	697a      	ldr	r2, [r7, #20]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	693a      	ldr	r2, [r7, #16]
 8008d8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	621a      	str	r2, [r3, #32]
}
 8008d96:	bf00      	nop
 8008d98:	371c      	adds	r7, #28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
	...

08008da4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008db4:	68fa      	ldr	r2, [r7, #12]
 8008db6:	4b09      	ldr	r3, [pc, #36]	@ (8008ddc <TIM_ITRx_SetConfig+0x38>)
 8008db8:	4013      	ands	r3, r2
 8008dba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008dbc:	683a      	ldr	r2, [r7, #0]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	f043 0307 	orr.w	r3, r3, #7
 8008dc6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	68fa      	ldr	r2, [r7, #12]
 8008dcc:	609a      	str	r2, [r3, #8]
}
 8008dce:	bf00      	nop
 8008dd0:	3714      	adds	r7, #20
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	ffcfff8f 	.word	0xffcfff8f

08008de0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b087      	sub	sp, #28
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
 8008dec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008dfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	021a      	lsls	r2, r3, #8
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	431a      	orrs	r2, r3
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	697a      	ldr	r2, [r7, #20]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	697a      	ldr	r2, [r7, #20]
 8008e12:	609a      	str	r2, [r3, #8]
}
 8008e14:	bf00      	nop
 8008e16:	371c      	adds	r7, #28
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b087      	sub	sp, #28
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	60f8      	str	r0, [r7, #12]
 8008e28:	60b9      	str	r1, [r7, #8]
 8008e2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f003 031f 	and.w	r3, r3, #31
 8008e32:	2201      	movs	r2, #1
 8008e34:	fa02 f303 	lsl.w	r3, r2, r3
 8008e38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	6a1a      	ldr	r2, [r3, #32]
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	43db      	mvns	r3, r3
 8008e42:	401a      	ands	r2, r3
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6a1a      	ldr	r2, [r3, #32]
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	f003 031f 	and.w	r3, r3, #31
 8008e52:	6879      	ldr	r1, [r7, #4]
 8008e54:	fa01 f303 	lsl.w	r3, r1, r3
 8008e58:	431a      	orrs	r2, r3
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	621a      	str	r2, [r3, #32]
}
 8008e5e:	bf00      	nop
 8008e60:	371c      	adds	r7, #28
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr
	...

08008e6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b085      	sub	sp, #20
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
 8008e74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d101      	bne.n	8008e84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e80:	2302      	movs	r3, #2
 8008e82:	e06d      	b.n	8008f60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2201      	movs	r2, #1
 8008e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2202      	movs	r2, #2
 8008e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a30      	ldr	r2, [pc, #192]	@ (8008f6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d004      	beq.n	8008eb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a2f      	ldr	r2, [pc, #188]	@ (8008f70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d108      	bne.n	8008eca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008ebe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ed0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68fa      	ldr	r2, [r7, #12]
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68fa      	ldr	r2, [r7, #12]
 8008ee2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a20      	ldr	r2, [pc, #128]	@ (8008f6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d022      	beq.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ef6:	d01d      	beq.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a1d      	ldr	r2, [pc, #116]	@ (8008f74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d018      	beq.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a1c      	ldr	r2, [pc, #112]	@ (8008f78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d013      	beq.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a1a      	ldr	r2, [pc, #104]	@ (8008f7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d00e      	beq.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a15      	ldr	r2, [pc, #84]	@ (8008f70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d009      	beq.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a16      	ldr	r2, [pc, #88]	@ (8008f80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d004      	beq.n	8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a15      	ldr	r2, [pc, #84]	@ (8008f84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d10c      	bne.n	8008f4e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	68ba      	ldr	r2, [r7, #8]
 8008f42:	4313      	orrs	r3, r2
 8008f44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2201      	movs	r2, #1
 8008f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f5e:	2300      	movs	r3, #0
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3714      	adds	r7, #20
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	40010000 	.word	0x40010000
 8008f70:	40010400 	.word	0x40010400
 8008f74:	40000400 	.word	0x40000400
 8008f78:	40000800 	.word	0x40000800
 8008f7c:	40000c00 	.word	0x40000c00
 8008f80:	40001800 	.word	0x40001800
 8008f84:	40014000 	.word	0x40014000

08008f88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f90:	bf00      	nop
 8008f92:	370c      	adds	r7, #12
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fa4:	bf00      	nop
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d101      	bne.n	8008fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	e042      	b.n	800905c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d106      	bne.n	8008fee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f7f9 fe75 	bl	8002cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2224      	movs	r2, #36	@ 0x24
 8008ff2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f022 0201 	bic.w	r2, r2, #1
 8009004:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800900a:	2b00      	cmp	r3, #0
 800900c:	d002      	beq.n	8009014 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f001 faea 	bl	800a5e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fd7f 	bl	8009b18 <UART_SetConfig>
 800901a:	4603      	mov	r3, r0
 800901c:	2b01      	cmp	r3, #1
 800901e:	d101      	bne.n	8009024 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e01b      	b.n	800905c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009032:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	689a      	ldr	r2, [r3, #8]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009042:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f042 0201 	orr.w	r2, r2, #1
 8009052:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f001 fb69 	bl	800a72c <UART_CheckIdleState>
 800905a:	4603      	mov	r3, r0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3708      	adds	r7, #8
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b08a      	sub	sp, #40	@ 0x28
 8009068:	af02      	add	r7, sp, #8
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	603b      	str	r3, [r7, #0]
 8009070:	4613      	mov	r3, r2
 8009072:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800907a:	2b20      	cmp	r3, #32
 800907c:	d17b      	bne.n	8009176 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d002      	beq.n	800908a <HAL_UART_Transmit+0x26>
 8009084:	88fb      	ldrh	r3, [r7, #6]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d101      	bne.n	800908e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e074      	b.n	8009178 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2221      	movs	r2, #33	@ 0x21
 800909a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800909e:	f7fa f935 	bl	800330c <HAL_GetTick>
 80090a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	88fa      	ldrh	r2, [r7, #6]
 80090a8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	88fa      	ldrh	r2, [r7, #6]
 80090b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090bc:	d108      	bne.n	80090d0 <HAL_UART_Transmit+0x6c>
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	691b      	ldr	r3, [r3, #16]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d104      	bne.n	80090d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090c6:	2300      	movs	r3, #0
 80090c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	61bb      	str	r3, [r7, #24]
 80090ce:	e003      	b.n	80090d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090d4:	2300      	movs	r3, #0
 80090d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80090d8:	e030      	b.n	800913c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	9300      	str	r3, [sp, #0]
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	2200      	movs	r2, #0
 80090e2:	2180      	movs	r1, #128	@ 0x80
 80090e4:	68f8      	ldr	r0, [r7, #12]
 80090e6:	f001 fbcb 	bl	800a880 <UART_WaitOnFlagUntilTimeout>
 80090ea:	4603      	mov	r3, r0
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d005      	beq.n	80090fc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2220      	movs	r2, #32
 80090f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80090f8:	2303      	movs	r3, #3
 80090fa:	e03d      	b.n	8009178 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d10b      	bne.n	800911a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009102:	69bb      	ldr	r3, [r7, #24]
 8009104:	881b      	ldrh	r3, [r3, #0]
 8009106:	461a      	mov	r2, r3
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009110:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009112:	69bb      	ldr	r3, [r7, #24]
 8009114:	3302      	adds	r3, #2
 8009116:	61bb      	str	r3, [r7, #24]
 8009118:	e007      	b.n	800912a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800911a:	69fb      	ldr	r3, [r7, #28]
 800911c:	781a      	ldrb	r2, [r3, #0]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	3301      	adds	r3, #1
 8009128:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009130:	b29b      	uxth	r3, r3
 8009132:	3b01      	subs	r3, #1
 8009134:	b29a      	uxth	r2, r3
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009142:	b29b      	uxth	r3, r3
 8009144:	2b00      	cmp	r3, #0
 8009146:	d1c8      	bne.n	80090da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	9300      	str	r3, [sp, #0]
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	2200      	movs	r2, #0
 8009150:	2140      	movs	r1, #64	@ 0x40
 8009152:	68f8      	ldr	r0, [r7, #12]
 8009154:	f001 fb94 	bl	800a880 <UART_WaitOnFlagUntilTimeout>
 8009158:	4603      	mov	r3, r0
 800915a:	2b00      	cmp	r3, #0
 800915c:	d005      	beq.n	800916a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2220      	movs	r2, #32
 8009162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e006      	b.n	8009178 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2220      	movs	r2, #32
 800916e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009172:	2300      	movs	r3, #0
 8009174:	e000      	b.n	8009178 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009176:	2302      	movs	r3, #2
  }
}
 8009178:	4618      	mov	r0, r3
 800917a:	3720      	adds	r7, #32
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}

08009180 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009180:	b480      	push	{r7}
 8009182:	b091      	sub	sp, #68	@ 0x44
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	4613      	mov	r3, r2
 800918c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009194:	2b20      	cmp	r3, #32
 8009196:	d178      	bne.n	800928a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d002      	beq.n	80091a4 <HAL_UART_Transmit_IT+0x24>
 800919e:	88fb      	ldrh	r3, [r7, #6]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d101      	bne.n	80091a8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80091a4:	2301      	movs	r3, #1
 80091a6:	e071      	b.n	800928c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	68ba      	ldr	r2, [r7, #8]
 80091ac:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	88fa      	ldrh	r2, [r7, #6]
 80091b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	88fa      	ldrh	r2, [r7, #6]
 80091ba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2200      	movs	r2, #0
 80091c2:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2221      	movs	r2, #33	@ 0x21
 80091d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80091dc:	d12a      	bne.n	8009234 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091e6:	d107      	bne.n	80091f8 <HAL_UART_Transmit_IT+0x78>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d103      	bne.n	80091f8 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	4a29      	ldr	r2, [pc, #164]	@ (8009298 <HAL_UART_Transmit_IT+0x118>)
 80091f4:	679a      	str	r2, [r3, #120]	@ 0x78
 80091f6:	e002      	b.n	80091fe <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	4a28      	ldr	r2, [pc, #160]	@ (800929c <HAL_UART_Transmit_IT+0x11c>)
 80091fc:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	3308      	adds	r3, #8
 8009204:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009208:	e853 3f00 	ldrex	r3, [r3]
 800920c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800920e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009210:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009214:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	3308      	adds	r3, #8
 800921c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800921e:	637a      	str	r2, [r7, #52]	@ 0x34
 8009220:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009222:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009224:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009226:	e841 2300 	strex	r3, r2, [r1]
 800922a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800922c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1e5      	bne.n	80091fe <HAL_UART_Transmit_IT+0x7e>
 8009232:	e028      	b.n	8009286 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800923c:	d107      	bne.n	800924e <HAL_UART_Transmit_IT+0xce>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	691b      	ldr	r3, [r3, #16]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d103      	bne.n	800924e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	4a15      	ldr	r2, [pc, #84]	@ (80092a0 <HAL_UART_Transmit_IT+0x120>)
 800924a:	679a      	str	r2, [r3, #120]	@ 0x78
 800924c:	e002      	b.n	8009254 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	4a14      	ldr	r2, [pc, #80]	@ (80092a4 <HAL_UART_Transmit_IT+0x124>)
 8009252:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	e853 3f00 	ldrex	r3, [r3]
 8009260:	613b      	str	r3, [r7, #16]
   return(result);
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	461a      	mov	r2, r3
 8009270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009272:	623b      	str	r3, [r7, #32]
 8009274:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009276:	69f9      	ldr	r1, [r7, #28]
 8009278:	6a3a      	ldr	r2, [r7, #32]
 800927a:	e841 2300 	strex	r3, r2, [r1]
 800927e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1e6      	bne.n	8009254 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8009286:	2300      	movs	r3, #0
 8009288:	e000      	b.n	800928c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800928a:	2302      	movs	r3, #2
  }
}
 800928c:	4618      	mov	r0, r3
 800928e:	3744      	adds	r7, #68	@ 0x44
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr
 8009298:	0800aeeb 	.word	0x0800aeeb
 800929c:	0800ae0b 	.word	0x0800ae0b
 80092a0:	0800ad49 	.word	0x0800ad49
 80092a4:	0800ac91 	.word	0x0800ac91

080092a8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b08a      	sub	sp, #40	@ 0x28
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	4613      	mov	r3, r2
 80092b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80092bc:	2b20      	cmp	r3, #32
 80092be:	d137      	bne.n	8009330 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d002      	beq.n	80092cc <HAL_UART_Receive_IT+0x24>
 80092c6:	88fb      	ldrh	r3, [r7, #6]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d101      	bne.n	80092d0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80092cc:	2301      	movs	r3, #1
 80092ce:	e030      	b.n	8009332 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2200      	movs	r2, #0
 80092d4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a18      	ldr	r2, [pc, #96]	@ (800933c <HAL_UART_Receive_IT+0x94>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d01f      	beq.n	8009320 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d018      	beq.n	8009320 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	e853 3f00 	ldrex	r3, [r3]
 80092fa:	613b      	str	r3, [r7, #16]
   return(result);
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009302:	627b      	str	r3, [r7, #36]	@ 0x24
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	461a      	mov	r2, r3
 800930a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800930c:	623b      	str	r3, [r7, #32]
 800930e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009310:	69f9      	ldr	r1, [r7, #28]
 8009312:	6a3a      	ldr	r2, [r7, #32]
 8009314:	e841 2300 	strex	r3, r2, [r1]
 8009318:	61bb      	str	r3, [r7, #24]
   return(result);
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d1e6      	bne.n	80092ee <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009320:	88fb      	ldrh	r3, [r7, #6]
 8009322:	461a      	mov	r2, r3
 8009324:	68b9      	ldr	r1, [r7, #8]
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f001 fb18 	bl	800a95c <UART_Start_Receive_IT>
 800932c:	4603      	mov	r3, r0
 800932e:	e000      	b.n	8009332 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009330:	2302      	movs	r3, #2
  }
}
 8009332:	4618      	mov	r0, r3
 8009334:	3728      	adds	r7, #40	@ 0x28
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	58000c00 	.word	0x58000c00

08009340 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b0ba      	sub	sp, #232	@ 0xe8
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009366:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800936a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800936e:	4013      	ands	r3, r2
 8009370:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009374:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009378:	2b00      	cmp	r3, #0
 800937a:	d11b      	bne.n	80093b4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800937c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009380:	f003 0320 	and.w	r3, r3, #32
 8009384:	2b00      	cmp	r3, #0
 8009386:	d015      	beq.n	80093b4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800938c:	f003 0320 	and.w	r3, r3, #32
 8009390:	2b00      	cmp	r3, #0
 8009392:	d105      	bne.n	80093a0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800939c:	2b00      	cmp	r3, #0
 800939e:	d009      	beq.n	80093b4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 8393 	beq.w	8009ad0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	4798      	blx	r3
      }
      return;
 80093b2:	e38d      	b.n	8009ad0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80093b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	f000 8123 	beq.w	8009604 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80093be:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80093c2:	4b8d      	ldr	r3, [pc, #564]	@ (80095f8 <HAL_UART_IRQHandler+0x2b8>)
 80093c4:	4013      	ands	r3, r2
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d106      	bne.n	80093d8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80093ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80093ce:	4b8b      	ldr	r3, [pc, #556]	@ (80095fc <HAL_UART_IRQHandler+0x2bc>)
 80093d0:	4013      	ands	r3, r2
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	f000 8116 	beq.w	8009604 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093dc:	f003 0301 	and.w	r3, r3, #1
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d011      	beq.n	8009408 <HAL_UART_IRQHandler+0xc8>
 80093e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00b      	beq.n	8009408 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2201      	movs	r2, #1
 80093f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093fe:	f043 0201 	orr.w	r2, r3, #1
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800940c:	f003 0302 	and.w	r3, r3, #2
 8009410:	2b00      	cmp	r3, #0
 8009412:	d011      	beq.n	8009438 <HAL_UART_IRQHandler+0xf8>
 8009414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009418:	f003 0301 	and.w	r3, r3, #1
 800941c:	2b00      	cmp	r3, #0
 800941e:	d00b      	beq.n	8009438 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2202      	movs	r2, #2
 8009426:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800942e:	f043 0204 	orr.w	r2, r3, #4
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800943c:	f003 0304 	and.w	r3, r3, #4
 8009440:	2b00      	cmp	r3, #0
 8009442:	d011      	beq.n	8009468 <HAL_UART_IRQHandler+0x128>
 8009444:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009448:	f003 0301 	and.w	r3, r3, #1
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00b      	beq.n	8009468 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	2204      	movs	r2, #4
 8009456:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800945e:	f043 0202 	orr.w	r2, r3, #2
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800946c:	f003 0308 	and.w	r3, r3, #8
 8009470:	2b00      	cmp	r3, #0
 8009472:	d017      	beq.n	80094a4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009478:	f003 0320 	and.w	r3, r3, #32
 800947c:	2b00      	cmp	r3, #0
 800947e:	d105      	bne.n	800948c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009480:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009484:	4b5c      	ldr	r3, [pc, #368]	@ (80095f8 <HAL_UART_IRQHandler+0x2b8>)
 8009486:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009488:	2b00      	cmp	r3, #0
 800948a:	d00b      	beq.n	80094a4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2208      	movs	r2, #8
 8009492:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800949a:	f043 0208 	orr.w	r2, r3, #8
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80094a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d012      	beq.n	80094d6 <HAL_UART_IRQHandler+0x196>
 80094b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d00c      	beq.n	80094d6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80094c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094cc:	f043 0220 	orr.w	r2, r3, #32
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094dc:	2b00      	cmp	r3, #0
 80094de:	f000 82f9 	beq.w	8009ad4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80094e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094e6:	f003 0320 	and.w	r3, r3, #32
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d013      	beq.n	8009516 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80094ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094f2:	f003 0320 	and.w	r3, r3, #32
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d105      	bne.n	8009506 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80094fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80094fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009502:	2b00      	cmp	r3, #0
 8009504:	d007      	beq.n	8009516 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800950a:	2b00      	cmp	r3, #0
 800950c:	d003      	beq.n	8009516 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800951c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800952a:	2b40      	cmp	r3, #64	@ 0x40
 800952c:	d005      	beq.n	800953a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800952e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009532:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009536:	2b00      	cmp	r3, #0
 8009538:	d054      	beq.n	80095e4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f001 fb30 	bl	800aba0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800954a:	2b40      	cmp	r3, #64	@ 0x40
 800954c:	d146      	bne.n	80095dc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	3308      	adds	r3, #8
 8009554:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009558:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800955c:	e853 3f00 	ldrex	r3, [r3]
 8009560:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009564:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800956c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	3308      	adds	r3, #8
 8009576:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800957a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800957e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009582:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009586:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800958a:	e841 2300 	strex	r3, r2, [r1]
 800958e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009592:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009596:	2b00      	cmp	r3, #0
 8009598:	d1d9      	bne.n	800954e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d017      	beq.n	80095d4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095aa:	4a15      	ldr	r2, [pc, #84]	@ (8009600 <HAL_UART_IRQHandler+0x2c0>)
 80095ac:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7fa fb8b 	bl	8003cd0 <HAL_DMA_Abort_IT>
 80095ba:	4603      	mov	r3, r0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d019      	beq.n	80095f4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80095ce:	4610      	mov	r0, r2
 80095d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095d2:	e00f      	b.n	80095f4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 fa89 	bl	8009aec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095da:	e00b      	b.n	80095f4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 fa85 	bl	8009aec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095e2:	e007      	b.n	80095f4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 fa81 	bl	8009aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80095f2:	e26f      	b.n	8009ad4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095f4:	bf00      	nop
    return;
 80095f6:	e26d      	b.n	8009ad4 <HAL_UART_IRQHandler+0x794>
 80095f8:	10000001 	.word	0x10000001
 80095fc:	04000120 	.word	0x04000120
 8009600:	0800ac6d 	.word	0x0800ac6d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009608:	2b01      	cmp	r3, #1
 800960a:	f040 8203 	bne.w	8009a14 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800960e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009612:	f003 0310 	and.w	r3, r3, #16
 8009616:	2b00      	cmp	r3, #0
 8009618:	f000 81fc 	beq.w	8009a14 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800961c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009620:	f003 0310 	and.w	r3, r3, #16
 8009624:	2b00      	cmp	r3, #0
 8009626:	f000 81f5 	beq.w	8009a14 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2210      	movs	r2, #16
 8009630:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800963c:	2b40      	cmp	r3, #64	@ 0x40
 800963e:	f040 816d 	bne.w	800991c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4aa4      	ldr	r2, [pc, #656]	@ (80098dc <HAL_UART_IRQHandler+0x59c>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d068      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4aa1      	ldr	r2, [pc, #644]	@ (80098e0 <HAL_UART_IRQHandler+0x5a0>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d061      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a9f      	ldr	r2, [pc, #636]	@ (80098e4 <HAL_UART_IRQHandler+0x5a4>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d05a      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a9c      	ldr	r2, [pc, #624]	@ (80098e8 <HAL_UART_IRQHandler+0x5a8>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d053      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a9a      	ldr	r2, [pc, #616]	@ (80098ec <HAL_UART_IRQHandler+0x5ac>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d04c      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a97      	ldr	r2, [pc, #604]	@ (80098f0 <HAL_UART_IRQHandler+0x5b0>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d045      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	4a95      	ldr	r2, [pc, #596]	@ (80098f4 <HAL_UART_IRQHandler+0x5b4>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d03e      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4a92      	ldr	r2, [pc, #584]	@ (80098f8 <HAL_UART_IRQHandler+0x5b8>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d037      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a90      	ldr	r2, [pc, #576]	@ (80098fc <HAL_UART_IRQHandler+0x5bc>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d030      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a8d      	ldr	r2, [pc, #564]	@ (8009900 <HAL_UART_IRQHandler+0x5c0>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d029      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a8b      	ldr	r2, [pc, #556]	@ (8009904 <HAL_UART_IRQHandler+0x5c4>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d022      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a88      	ldr	r2, [pc, #544]	@ (8009908 <HAL_UART_IRQHandler+0x5c8>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d01b      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a86      	ldr	r2, [pc, #536]	@ (800990c <HAL_UART_IRQHandler+0x5cc>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d014      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a83      	ldr	r2, [pc, #524]	@ (8009910 <HAL_UART_IRQHandler+0x5d0>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d00d      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4a81      	ldr	r2, [pc, #516]	@ (8009914 <HAL_UART_IRQHandler+0x5d4>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d006      	beq.n	8009722 <HAL_UART_IRQHandler+0x3e2>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a7e      	ldr	r2, [pc, #504]	@ (8009918 <HAL_UART_IRQHandler+0x5d8>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d106      	bne.n	8009730 <HAL_UART_IRQHandler+0x3f0>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	b29b      	uxth	r3, r3
 800972e:	e005      	b.n	800973c <HAL_UART_IRQHandler+0x3fc>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	b29b      	uxth	r3, r3
 800973c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009740:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009744:	2b00      	cmp	r3, #0
 8009746:	f000 80ad 	beq.w	80098a4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009750:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009754:	429a      	cmp	r2, r3
 8009756:	f080 80a5 	bcs.w	80098a4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009760:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800976a:	69db      	ldr	r3, [r3, #28]
 800976c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009770:	f000 8087 	beq.w	8009882 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009780:	e853 3f00 	ldrex	r3, [r3]
 8009784:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009788:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800978c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009790:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	461a      	mov	r2, r3
 800979a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800979e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80097a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80097aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80097ae:	e841 2300 	strex	r3, r2, [r1]
 80097b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80097b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1da      	bne.n	8009774 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	3308      	adds	r3, #8
 80097c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097c8:	e853 3f00 	ldrex	r3, [r3]
 80097cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80097ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097d0:	f023 0301 	bic.w	r3, r3, #1
 80097d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	3308      	adds	r3, #8
 80097de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80097e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80097e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80097ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80097ee:	e841 2300 	strex	r3, r2, [r1]
 80097f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80097f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d1e1      	bne.n	80097be <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	3308      	adds	r3, #8
 8009800:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009802:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009804:	e853 3f00 	ldrex	r3, [r3]
 8009808:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800980a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800980c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009810:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	3308      	adds	r3, #8
 800981a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800981e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009820:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009822:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009824:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009826:	e841 2300 	strex	r3, r2, [r1]
 800982a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800982c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800982e:	2b00      	cmp	r3, #0
 8009830:	d1e3      	bne.n	80097fa <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2220      	movs	r2, #32
 8009836:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009848:	e853 3f00 	ldrex	r3, [r3]
 800984c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800984e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009850:	f023 0310 	bic.w	r3, r3, #16
 8009854:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	461a      	mov	r2, r3
 800985e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009862:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009864:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009866:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009868:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800986a:	e841 2300 	strex	r3, r2, [r1]
 800986e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1e4      	bne.n	8009840 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800987c:	4618      	mov	r0, r3
 800987e:	f7f9 ff09 	bl	8003694 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2202      	movs	r2, #2
 8009886:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009894:	b29b      	uxth	r3, r3
 8009896:	1ad3      	subs	r3, r2, r3
 8009898:	b29b      	uxth	r3, r3
 800989a:	4619      	mov	r1, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 f92f 	bl	8009b00 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80098a2:	e119      	b.n	8009ad8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80098ae:	429a      	cmp	r2, r3
 80098b0:	f040 8112 	bne.w	8009ad8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098ba:	69db      	ldr	r3, [r3, #28]
 80098bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098c0:	f040 810a 	bne.w	8009ad8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2202      	movs	r2, #2
 80098c8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098d0:	4619      	mov	r1, r3
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 f914 	bl	8009b00 <HAL_UARTEx_RxEventCallback>
      return;
 80098d8:	e0fe      	b.n	8009ad8 <HAL_UART_IRQHandler+0x798>
 80098da:	bf00      	nop
 80098dc:	40020010 	.word	0x40020010
 80098e0:	40020028 	.word	0x40020028
 80098e4:	40020040 	.word	0x40020040
 80098e8:	40020058 	.word	0x40020058
 80098ec:	40020070 	.word	0x40020070
 80098f0:	40020088 	.word	0x40020088
 80098f4:	400200a0 	.word	0x400200a0
 80098f8:	400200b8 	.word	0x400200b8
 80098fc:	40020410 	.word	0x40020410
 8009900:	40020428 	.word	0x40020428
 8009904:	40020440 	.word	0x40020440
 8009908:	40020458 	.word	0x40020458
 800990c:	40020470 	.word	0x40020470
 8009910:	40020488 	.word	0x40020488
 8009914:	400204a0 	.word	0x400204a0
 8009918:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009928:	b29b      	uxth	r3, r3
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009936:	b29b      	uxth	r3, r3
 8009938:	2b00      	cmp	r3, #0
 800993a:	f000 80cf 	beq.w	8009adc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800993e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009942:	2b00      	cmp	r3, #0
 8009944:	f000 80ca 	beq.w	8009adc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800994e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009950:	e853 3f00 	ldrex	r3, [r3]
 8009954:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009958:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800995c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	461a      	mov	r2, r3
 8009966:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800996a:	647b      	str	r3, [r7, #68]	@ 0x44
 800996c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800996e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009970:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009972:	e841 2300 	strex	r3, r2, [r1]
 8009976:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800997a:	2b00      	cmp	r3, #0
 800997c:	d1e4      	bne.n	8009948 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	3308      	adds	r3, #8
 8009984:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009988:	e853 3f00 	ldrex	r3, [r3]
 800998c:	623b      	str	r3, [r7, #32]
   return(result);
 800998e:	6a3a      	ldr	r2, [r7, #32]
 8009990:	4b55      	ldr	r3, [pc, #340]	@ (8009ae8 <HAL_UART_IRQHandler+0x7a8>)
 8009992:	4013      	ands	r3, r2
 8009994:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	3308      	adds	r3, #8
 800999e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80099a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80099a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099aa:	e841 2300 	strex	r3, r2, [r1]
 80099ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1e3      	bne.n	800997e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2220      	movs	r2, #32
 80099ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	e853 3f00 	ldrex	r3, [r3]
 80099d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f023 0310 	bic.w	r3, r3, #16
 80099de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	461a      	mov	r2, r3
 80099e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80099ec:	61fb      	str	r3, [r7, #28]
 80099ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f0:	69b9      	ldr	r1, [r7, #24]
 80099f2:	69fa      	ldr	r2, [r7, #28]
 80099f4:	e841 2300 	strex	r3, r2, [r1]
 80099f8:	617b      	str	r3, [r7, #20]
   return(result);
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d1e4      	bne.n	80099ca <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2202      	movs	r2, #2
 8009a04:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 f877 	bl	8009b00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009a12:	e063      	b.n	8009adc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d00e      	beq.n	8009a3e <HAL_UART_IRQHandler+0x6fe>
 8009a20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d008      	beq.n	8009a3e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009a34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f002 f818 	bl	800ba6c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a3c:	e051      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d014      	beq.n	8009a74 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009a4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d105      	bne.n	8009a62 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009a56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d008      	beq.n	8009a74 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d03a      	beq.n	8009ae0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	4798      	blx	r3
    }
    return;
 8009a72:	e035      	b.n	8009ae0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d009      	beq.n	8009a94 <HAL_UART_IRQHandler+0x754>
 8009a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d003      	beq.n	8009a94 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f001 faa1 	bl	800afd4 <UART_EndTransmit_IT>
    return;
 8009a92:	e026      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d009      	beq.n	8009ab4 <HAL_UART_IRQHandler+0x774>
 8009aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009aa4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d003      	beq.n	8009ab4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f001 fff1 	bl	800ba94 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009ab2:	e016      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ab8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d010      	beq.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
 8009ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	da0c      	bge.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f001 ffd9 	bl	800ba80 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009ace:	e008      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009ad0:	bf00      	nop
 8009ad2:	e006      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009ad4:	bf00      	nop
 8009ad6:	e004      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009ad8:	bf00      	nop
 8009ada:	e002      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009adc:	bf00      	nop
 8009ade:	e000      	b.n	8009ae2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009ae0:	bf00      	nop
  }
}
 8009ae2:	37e8      	adds	r7, #232	@ 0xe8
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	effffffe 	.word	0xeffffffe

08009aec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b083      	sub	sp, #12
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009af4:	bf00      	nop
 8009af6:	370c      	adds	r7, #12
 8009af8:	46bd      	mov	sp, r7
 8009afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afe:	4770      	bx	lr

08009b00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b083      	sub	sp, #12
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
 8009b08:	460b      	mov	r3, r1
 8009b0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b0c:	bf00      	nop
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b1c:	b092      	sub	sp, #72	@ 0x48
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b22:	2300      	movs	r3, #0
 8009b24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b28:	697b      	ldr	r3, [r7, #20]
 8009b2a:	689a      	ldr	r2, [r3, #8]
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	431a      	orrs	r2, r3
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	431a      	orrs	r2, r3
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	69db      	ldr	r3, [r3, #28]
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	4bbe      	ldr	r3, [pc, #760]	@ (8009e40 <UART_SetConfig+0x328>)
 8009b48:	4013      	ands	r3, r2
 8009b4a:	697a      	ldr	r2, [r7, #20]
 8009b4c:	6812      	ldr	r2, [r2, #0]
 8009b4e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b50:	430b      	orrs	r3, r1
 8009b52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	68da      	ldr	r2, [r3, #12]
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	430a      	orrs	r2, r1
 8009b68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	699b      	ldr	r3, [r3, #24]
 8009b6e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4ab3      	ldr	r2, [pc, #716]	@ (8009e44 <UART_SetConfig+0x32c>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d004      	beq.n	8009b84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	6a1b      	ldr	r3, [r3, #32]
 8009b7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b80:	4313      	orrs	r3, r2
 8009b82:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	689a      	ldr	r2, [r3, #8]
 8009b8a:	4baf      	ldr	r3, [pc, #700]	@ (8009e48 <UART_SetConfig+0x330>)
 8009b8c:	4013      	ands	r3, r2
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	6812      	ldr	r2, [r2, #0]
 8009b92:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b94:	430b      	orrs	r3, r1
 8009b96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b9e:	f023 010f 	bic.w	r1, r3, #15
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	430a      	orrs	r2, r1
 8009bac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4aa6      	ldr	r2, [pc, #664]	@ (8009e4c <UART_SetConfig+0x334>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d177      	bne.n	8009ca8 <UART_SetConfig+0x190>
 8009bb8:	4ba5      	ldr	r3, [pc, #660]	@ (8009e50 <UART_SetConfig+0x338>)
 8009bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009bc0:	2b28      	cmp	r3, #40	@ 0x28
 8009bc2:	d86d      	bhi.n	8009ca0 <UART_SetConfig+0x188>
 8009bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8009bcc <UART_SetConfig+0xb4>)
 8009bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bca:	bf00      	nop
 8009bcc:	08009c71 	.word	0x08009c71
 8009bd0:	08009ca1 	.word	0x08009ca1
 8009bd4:	08009ca1 	.word	0x08009ca1
 8009bd8:	08009ca1 	.word	0x08009ca1
 8009bdc:	08009ca1 	.word	0x08009ca1
 8009be0:	08009ca1 	.word	0x08009ca1
 8009be4:	08009ca1 	.word	0x08009ca1
 8009be8:	08009ca1 	.word	0x08009ca1
 8009bec:	08009c79 	.word	0x08009c79
 8009bf0:	08009ca1 	.word	0x08009ca1
 8009bf4:	08009ca1 	.word	0x08009ca1
 8009bf8:	08009ca1 	.word	0x08009ca1
 8009bfc:	08009ca1 	.word	0x08009ca1
 8009c00:	08009ca1 	.word	0x08009ca1
 8009c04:	08009ca1 	.word	0x08009ca1
 8009c08:	08009ca1 	.word	0x08009ca1
 8009c0c:	08009c81 	.word	0x08009c81
 8009c10:	08009ca1 	.word	0x08009ca1
 8009c14:	08009ca1 	.word	0x08009ca1
 8009c18:	08009ca1 	.word	0x08009ca1
 8009c1c:	08009ca1 	.word	0x08009ca1
 8009c20:	08009ca1 	.word	0x08009ca1
 8009c24:	08009ca1 	.word	0x08009ca1
 8009c28:	08009ca1 	.word	0x08009ca1
 8009c2c:	08009c89 	.word	0x08009c89
 8009c30:	08009ca1 	.word	0x08009ca1
 8009c34:	08009ca1 	.word	0x08009ca1
 8009c38:	08009ca1 	.word	0x08009ca1
 8009c3c:	08009ca1 	.word	0x08009ca1
 8009c40:	08009ca1 	.word	0x08009ca1
 8009c44:	08009ca1 	.word	0x08009ca1
 8009c48:	08009ca1 	.word	0x08009ca1
 8009c4c:	08009c91 	.word	0x08009c91
 8009c50:	08009ca1 	.word	0x08009ca1
 8009c54:	08009ca1 	.word	0x08009ca1
 8009c58:	08009ca1 	.word	0x08009ca1
 8009c5c:	08009ca1 	.word	0x08009ca1
 8009c60:	08009ca1 	.word	0x08009ca1
 8009c64:	08009ca1 	.word	0x08009ca1
 8009c68:	08009ca1 	.word	0x08009ca1
 8009c6c:	08009c99 	.word	0x08009c99
 8009c70:	2301      	movs	r3, #1
 8009c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c76:	e222      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009c78:	2304      	movs	r3, #4
 8009c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c7e:	e21e      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009c80:	2308      	movs	r3, #8
 8009c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c86:	e21a      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009c88:	2310      	movs	r3, #16
 8009c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c8e:	e216      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009c90:	2320      	movs	r3, #32
 8009c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c96:	e212      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009c98:	2340      	movs	r3, #64	@ 0x40
 8009c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c9e:	e20e      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009ca0:	2380      	movs	r3, #128	@ 0x80
 8009ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ca6:	e20a      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a69      	ldr	r2, [pc, #420]	@ (8009e54 <UART_SetConfig+0x33c>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d130      	bne.n	8009d14 <UART_SetConfig+0x1fc>
 8009cb2:	4b67      	ldr	r3, [pc, #412]	@ (8009e50 <UART_SetConfig+0x338>)
 8009cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cb6:	f003 0307 	and.w	r3, r3, #7
 8009cba:	2b05      	cmp	r3, #5
 8009cbc:	d826      	bhi.n	8009d0c <UART_SetConfig+0x1f4>
 8009cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8009cc4 <UART_SetConfig+0x1ac>)
 8009cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc4:	08009cdd 	.word	0x08009cdd
 8009cc8:	08009ce5 	.word	0x08009ce5
 8009ccc:	08009ced 	.word	0x08009ced
 8009cd0:	08009cf5 	.word	0x08009cf5
 8009cd4:	08009cfd 	.word	0x08009cfd
 8009cd8:	08009d05 	.word	0x08009d05
 8009cdc:	2300      	movs	r3, #0
 8009cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ce2:	e1ec      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009ce4:	2304      	movs	r3, #4
 8009ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cea:	e1e8      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009cec:	2308      	movs	r3, #8
 8009cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cf2:	e1e4      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009cf4:	2310      	movs	r3, #16
 8009cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cfa:	e1e0      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009cfc:	2320      	movs	r3, #32
 8009cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d02:	e1dc      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d04:	2340      	movs	r3, #64	@ 0x40
 8009d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d0a:	e1d8      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d0c:	2380      	movs	r3, #128	@ 0x80
 8009d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d12:	e1d4      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a4f      	ldr	r2, [pc, #316]	@ (8009e58 <UART_SetConfig+0x340>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d130      	bne.n	8009d80 <UART_SetConfig+0x268>
 8009d1e:	4b4c      	ldr	r3, [pc, #304]	@ (8009e50 <UART_SetConfig+0x338>)
 8009d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d22:	f003 0307 	and.w	r3, r3, #7
 8009d26:	2b05      	cmp	r3, #5
 8009d28:	d826      	bhi.n	8009d78 <UART_SetConfig+0x260>
 8009d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d30 <UART_SetConfig+0x218>)
 8009d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d30:	08009d49 	.word	0x08009d49
 8009d34:	08009d51 	.word	0x08009d51
 8009d38:	08009d59 	.word	0x08009d59
 8009d3c:	08009d61 	.word	0x08009d61
 8009d40:	08009d69 	.word	0x08009d69
 8009d44:	08009d71 	.word	0x08009d71
 8009d48:	2300      	movs	r3, #0
 8009d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d4e:	e1b6      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d50:	2304      	movs	r3, #4
 8009d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d56:	e1b2      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d58:	2308      	movs	r3, #8
 8009d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d5e:	e1ae      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d60:	2310      	movs	r3, #16
 8009d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d66:	e1aa      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d68:	2320      	movs	r3, #32
 8009d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d6e:	e1a6      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d70:	2340      	movs	r3, #64	@ 0x40
 8009d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d76:	e1a2      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d78:	2380      	movs	r3, #128	@ 0x80
 8009d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d7e:	e19e      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	4a35      	ldr	r2, [pc, #212]	@ (8009e5c <UART_SetConfig+0x344>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d130      	bne.n	8009dec <UART_SetConfig+0x2d4>
 8009d8a:	4b31      	ldr	r3, [pc, #196]	@ (8009e50 <UART_SetConfig+0x338>)
 8009d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d8e:	f003 0307 	and.w	r3, r3, #7
 8009d92:	2b05      	cmp	r3, #5
 8009d94:	d826      	bhi.n	8009de4 <UART_SetConfig+0x2cc>
 8009d96:	a201      	add	r2, pc, #4	@ (adr r2, 8009d9c <UART_SetConfig+0x284>)
 8009d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d9c:	08009db5 	.word	0x08009db5
 8009da0:	08009dbd 	.word	0x08009dbd
 8009da4:	08009dc5 	.word	0x08009dc5
 8009da8:	08009dcd 	.word	0x08009dcd
 8009dac:	08009dd5 	.word	0x08009dd5
 8009db0:	08009ddd 	.word	0x08009ddd
 8009db4:	2300      	movs	r3, #0
 8009db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dba:	e180      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009dbc:	2304      	movs	r3, #4
 8009dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dc2:	e17c      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009dc4:	2308      	movs	r3, #8
 8009dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dca:	e178      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009dcc:	2310      	movs	r3, #16
 8009dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dd2:	e174      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009dd4:	2320      	movs	r3, #32
 8009dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dda:	e170      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009ddc:	2340      	movs	r3, #64	@ 0x40
 8009dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009de2:	e16c      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009de4:	2380      	movs	r3, #128	@ 0x80
 8009de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dea:	e168      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a1b      	ldr	r2, [pc, #108]	@ (8009e60 <UART_SetConfig+0x348>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d142      	bne.n	8009e7c <UART_SetConfig+0x364>
 8009df6:	4b16      	ldr	r3, [pc, #88]	@ (8009e50 <UART_SetConfig+0x338>)
 8009df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dfa:	f003 0307 	and.w	r3, r3, #7
 8009dfe:	2b05      	cmp	r3, #5
 8009e00:	d838      	bhi.n	8009e74 <UART_SetConfig+0x35c>
 8009e02:	a201      	add	r2, pc, #4	@ (adr r2, 8009e08 <UART_SetConfig+0x2f0>)
 8009e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e08:	08009e21 	.word	0x08009e21
 8009e0c:	08009e29 	.word	0x08009e29
 8009e10:	08009e31 	.word	0x08009e31
 8009e14:	08009e39 	.word	0x08009e39
 8009e18:	08009e65 	.word	0x08009e65
 8009e1c:	08009e6d 	.word	0x08009e6d
 8009e20:	2300      	movs	r3, #0
 8009e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e26:	e14a      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009e28:	2304      	movs	r3, #4
 8009e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e2e:	e146      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009e30:	2308      	movs	r3, #8
 8009e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e36:	e142      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009e38:	2310      	movs	r3, #16
 8009e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e3e:	e13e      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009e40:	cfff69f3 	.word	0xcfff69f3
 8009e44:	58000c00 	.word	0x58000c00
 8009e48:	11fff4ff 	.word	0x11fff4ff
 8009e4c:	40011000 	.word	0x40011000
 8009e50:	58024400 	.word	0x58024400
 8009e54:	40004400 	.word	0x40004400
 8009e58:	40004800 	.word	0x40004800
 8009e5c:	40004c00 	.word	0x40004c00
 8009e60:	40005000 	.word	0x40005000
 8009e64:	2320      	movs	r3, #32
 8009e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e6a:	e128      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009e6c:	2340      	movs	r3, #64	@ 0x40
 8009e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e72:	e124      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009e74:	2380      	movs	r3, #128	@ 0x80
 8009e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e7a:	e120      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4acb      	ldr	r2, [pc, #812]	@ (800a1b0 <UART_SetConfig+0x698>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d176      	bne.n	8009f74 <UART_SetConfig+0x45c>
 8009e86:	4bcb      	ldr	r3, [pc, #812]	@ (800a1b4 <UART_SetConfig+0x69c>)
 8009e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009e8e:	2b28      	cmp	r3, #40	@ 0x28
 8009e90:	d86c      	bhi.n	8009f6c <UART_SetConfig+0x454>
 8009e92:	a201      	add	r2, pc, #4	@ (adr r2, 8009e98 <UART_SetConfig+0x380>)
 8009e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e98:	08009f3d 	.word	0x08009f3d
 8009e9c:	08009f6d 	.word	0x08009f6d
 8009ea0:	08009f6d 	.word	0x08009f6d
 8009ea4:	08009f6d 	.word	0x08009f6d
 8009ea8:	08009f6d 	.word	0x08009f6d
 8009eac:	08009f6d 	.word	0x08009f6d
 8009eb0:	08009f6d 	.word	0x08009f6d
 8009eb4:	08009f6d 	.word	0x08009f6d
 8009eb8:	08009f45 	.word	0x08009f45
 8009ebc:	08009f6d 	.word	0x08009f6d
 8009ec0:	08009f6d 	.word	0x08009f6d
 8009ec4:	08009f6d 	.word	0x08009f6d
 8009ec8:	08009f6d 	.word	0x08009f6d
 8009ecc:	08009f6d 	.word	0x08009f6d
 8009ed0:	08009f6d 	.word	0x08009f6d
 8009ed4:	08009f6d 	.word	0x08009f6d
 8009ed8:	08009f4d 	.word	0x08009f4d
 8009edc:	08009f6d 	.word	0x08009f6d
 8009ee0:	08009f6d 	.word	0x08009f6d
 8009ee4:	08009f6d 	.word	0x08009f6d
 8009ee8:	08009f6d 	.word	0x08009f6d
 8009eec:	08009f6d 	.word	0x08009f6d
 8009ef0:	08009f6d 	.word	0x08009f6d
 8009ef4:	08009f6d 	.word	0x08009f6d
 8009ef8:	08009f55 	.word	0x08009f55
 8009efc:	08009f6d 	.word	0x08009f6d
 8009f00:	08009f6d 	.word	0x08009f6d
 8009f04:	08009f6d 	.word	0x08009f6d
 8009f08:	08009f6d 	.word	0x08009f6d
 8009f0c:	08009f6d 	.word	0x08009f6d
 8009f10:	08009f6d 	.word	0x08009f6d
 8009f14:	08009f6d 	.word	0x08009f6d
 8009f18:	08009f5d 	.word	0x08009f5d
 8009f1c:	08009f6d 	.word	0x08009f6d
 8009f20:	08009f6d 	.word	0x08009f6d
 8009f24:	08009f6d 	.word	0x08009f6d
 8009f28:	08009f6d 	.word	0x08009f6d
 8009f2c:	08009f6d 	.word	0x08009f6d
 8009f30:	08009f6d 	.word	0x08009f6d
 8009f34:	08009f6d 	.word	0x08009f6d
 8009f38:	08009f65 	.word	0x08009f65
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f42:	e0bc      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009f44:	2304      	movs	r3, #4
 8009f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f4a:	e0b8      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009f4c:	2308      	movs	r3, #8
 8009f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f52:	e0b4      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009f54:	2310      	movs	r3, #16
 8009f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f5a:	e0b0      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009f5c:	2320      	movs	r3, #32
 8009f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f62:	e0ac      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009f64:	2340      	movs	r3, #64	@ 0x40
 8009f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f6a:	e0a8      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009f6c:	2380      	movs	r3, #128	@ 0x80
 8009f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f72:	e0a4      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a8f      	ldr	r2, [pc, #572]	@ (800a1b8 <UART_SetConfig+0x6a0>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d130      	bne.n	8009fe0 <UART_SetConfig+0x4c8>
 8009f7e:	4b8d      	ldr	r3, [pc, #564]	@ (800a1b4 <UART_SetConfig+0x69c>)
 8009f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f82:	f003 0307 	and.w	r3, r3, #7
 8009f86:	2b05      	cmp	r3, #5
 8009f88:	d826      	bhi.n	8009fd8 <UART_SetConfig+0x4c0>
 8009f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f90 <UART_SetConfig+0x478>)
 8009f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f90:	08009fa9 	.word	0x08009fa9
 8009f94:	08009fb1 	.word	0x08009fb1
 8009f98:	08009fb9 	.word	0x08009fb9
 8009f9c:	08009fc1 	.word	0x08009fc1
 8009fa0:	08009fc9 	.word	0x08009fc9
 8009fa4:	08009fd1 	.word	0x08009fd1
 8009fa8:	2300      	movs	r3, #0
 8009faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fae:	e086      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009fb0:	2304      	movs	r3, #4
 8009fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fb6:	e082      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009fb8:	2308      	movs	r3, #8
 8009fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fbe:	e07e      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009fc0:	2310      	movs	r3, #16
 8009fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fc6:	e07a      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009fc8:	2320      	movs	r3, #32
 8009fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fce:	e076      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009fd0:	2340      	movs	r3, #64	@ 0x40
 8009fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fd6:	e072      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009fd8:	2380      	movs	r3, #128	@ 0x80
 8009fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fde:	e06e      	b.n	800a0be <UART_SetConfig+0x5a6>
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4a75      	ldr	r2, [pc, #468]	@ (800a1bc <UART_SetConfig+0x6a4>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d130      	bne.n	800a04c <UART_SetConfig+0x534>
 8009fea:	4b72      	ldr	r3, [pc, #456]	@ (800a1b4 <UART_SetConfig+0x69c>)
 8009fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fee:	f003 0307 	and.w	r3, r3, #7
 8009ff2:	2b05      	cmp	r3, #5
 8009ff4:	d826      	bhi.n	800a044 <UART_SetConfig+0x52c>
 8009ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8009ffc <UART_SetConfig+0x4e4>)
 8009ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ffc:	0800a015 	.word	0x0800a015
 800a000:	0800a01d 	.word	0x0800a01d
 800a004:	0800a025 	.word	0x0800a025
 800a008:	0800a02d 	.word	0x0800a02d
 800a00c:	0800a035 	.word	0x0800a035
 800a010:	0800a03d 	.word	0x0800a03d
 800a014:	2300      	movs	r3, #0
 800a016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a01a:	e050      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a01c:	2304      	movs	r3, #4
 800a01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a022:	e04c      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a024:	2308      	movs	r3, #8
 800a026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a02a:	e048      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a02c:	2310      	movs	r3, #16
 800a02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a032:	e044      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a034:	2320      	movs	r3, #32
 800a036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a03a:	e040      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a03c:	2340      	movs	r3, #64	@ 0x40
 800a03e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a042:	e03c      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a044:	2380      	movs	r3, #128	@ 0x80
 800a046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a04a:	e038      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a5b      	ldr	r2, [pc, #364]	@ (800a1c0 <UART_SetConfig+0x6a8>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d130      	bne.n	800a0b8 <UART_SetConfig+0x5a0>
 800a056:	4b57      	ldr	r3, [pc, #348]	@ (800a1b4 <UART_SetConfig+0x69c>)
 800a058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a05a:	f003 0307 	and.w	r3, r3, #7
 800a05e:	2b05      	cmp	r3, #5
 800a060:	d826      	bhi.n	800a0b0 <UART_SetConfig+0x598>
 800a062:	a201      	add	r2, pc, #4	@ (adr r2, 800a068 <UART_SetConfig+0x550>)
 800a064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a068:	0800a081 	.word	0x0800a081
 800a06c:	0800a089 	.word	0x0800a089
 800a070:	0800a091 	.word	0x0800a091
 800a074:	0800a099 	.word	0x0800a099
 800a078:	0800a0a1 	.word	0x0800a0a1
 800a07c:	0800a0a9 	.word	0x0800a0a9
 800a080:	2302      	movs	r3, #2
 800a082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a086:	e01a      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a088:	2304      	movs	r3, #4
 800a08a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a08e:	e016      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a090:	2308      	movs	r3, #8
 800a092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a096:	e012      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a098:	2310      	movs	r3, #16
 800a09a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a09e:	e00e      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a0a0:	2320      	movs	r3, #32
 800a0a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0a6:	e00a      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a0a8:	2340      	movs	r3, #64	@ 0x40
 800a0aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ae:	e006      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a0b0:	2380      	movs	r3, #128	@ 0x80
 800a0b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0b6:	e002      	b.n	800a0be <UART_SetConfig+0x5a6>
 800a0b8:	2380      	movs	r3, #128	@ 0x80
 800a0ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a3f      	ldr	r2, [pc, #252]	@ (800a1c0 <UART_SetConfig+0x6a8>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	f040 80f8 	bne.w	800a2ba <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a0ca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a0ce:	2b20      	cmp	r3, #32
 800a0d0:	dc46      	bgt.n	800a160 <UART_SetConfig+0x648>
 800a0d2:	2b02      	cmp	r3, #2
 800a0d4:	f2c0 8082 	blt.w	800a1dc <UART_SetConfig+0x6c4>
 800a0d8:	3b02      	subs	r3, #2
 800a0da:	2b1e      	cmp	r3, #30
 800a0dc:	d87e      	bhi.n	800a1dc <UART_SetConfig+0x6c4>
 800a0de:	a201      	add	r2, pc, #4	@ (adr r2, 800a0e4 <UART_SetConfig+0x5cc>)
 800a0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e4:	0800a167 	.word	0x0800a167
 800a0e8:	0800a1dd 	.word	0x0800a1dd
 800a0ec:	0800a16f 	.word	0x0800a16f
 800a0f0:	0800a1dd 	.word	0x0800a1dd
 800a0f4:	0800a1dd 	.word	0x0800a1dd
 800a0f8:	0800a1dd 	.word	0x0800a1dd
 800a0fc:	0800a17f 	.word	0x0800a17f
 800a100:	0800a1dd 	.word	0x0800a1dd
 800a104:	0800a1dd 	.word	0x0800a1dd
 800a108:	0800a1dd 	.word	0x0800a1dd
 800a10c:	0800a1dd 	.word	0x0800a1dd
 800a110:	0800a1dd 	.word	0x0800a1dd
 800a114:	0800a1dd 	.word	0x0800a1dd
 800a118:	0800a1dd 	.word	0x0800a1dd
 800a11c:	0800a18f 	.word	0x0800a18f
 800a120:	0800a1dd 	.word	0x0800a1dd
 800a124:	0800a1dd 	.word	0x0800a1dd
 800a128:	0800a1dd 	.word	0x0800a1dd
 800a12c:	0800a1dd 	.word	0x0800a1dd
 800a130:	0800a1dd 	.word	0x0800a1dd
 800a134:	0800a1dd 	.word	0x0800a1dd
 800a138:	0800a1dd 	.word	0x0800a1dd
 800a13c:	0800a1dd 	.word	0x0800a1dd
 800a140:	0800a1dd 	.word	0x0800a1dd
 800a144:	0800a1dd 	.word	0x0800a1dd
 800a148:	0800a1dd 	.word	0x0800a1dd
 800a14c:	0800a1dd 	.word	0x0800a1dd
 800a150:	0800a1dd 	.word	0x0800a1dd
 800a154:	0800a1dd 	.word	0x0800a1dd
 800a158:	0800a1dd 	.word	0x0800a1dd
 800a15c:	0800a1cf 	.word	0x0800a1cf
 800a160:	2b40      	cmp	r3, #64	@ 0x40
 800a162:	d037      	beq.n	800a1d4 <UART_SetConfig+0x6bc>
 800a164:	e03a      	b.n	800a1dc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a166:	f7fd fac1 	bl	80076ec <HAL_RCCEx_GetD3PCLK1Freq>
 800a16a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a16c:	e03c      	b.n	800a1e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a16e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a172:	4618      	mov	r0, r3
 800a174:	f7fd fad0 	bl	8007718 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a17c:	e034      	b.n	800a1e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a17e:	f107 0318 	add.w	r3, r7, #24
 800a182:	4618      	mov	r0, r3
 800a184:	f7fd fc1c 	bl	80079c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a18c:	e02c      	b.n	800a1e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a18e:	4b09      	ldr	r3, [pc, #36]	@ (800a1b4 <UART_SetConfig+0x69c>)
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f003 0320 	and.w	r3, r3, #32
 800a196:	2b00      	cmp	r3, #0
 800a198:	d016      	beq.n	800a1c8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a19a:	4b06      	ldr	r3, [pc, #24]	@ (800a1b4 <UART_SetConfig+0x69c>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	08db      	lsrs	r3, r3, #3
 800a1a0:	f003 0303 	and.w	r3, r3, #3
 800a1a4:	4a07      	ldr	r2, [pc, #28]	@ (800a1c4 <UART_SetConfig+0x6ac>)
 800a1a6:	fa22 f303 	lsr.w	r3, r2, r3
 800a1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a1ac:	e01c      	b.n	800a1e8 <UART_SetConfig+0x6d0>
 800a1ae:	bf00      	nop
 800a1b0:	40011400 	.word	0x40011400
 800a1b4:	58024400 	.word	0x58024400
 800a1b8:	40007800 	.word	0x40007800
 800a1bc:	40007c00 	.word	0x40007c00
 800a1c0:	58000c00 	.word	0x58000c00
 800a1c4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a1c8:	4b9d      	ldr	r3, [pc, #628]	@ (800a440 <UART_SetConfig+0x928>)
 800a1ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1cc:	e00c      	b.n	800a1e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a1ce:	4b9d      	ldr	r3, [pc, #628]	@ (800a444 <UART_SetConfig+0x92c>)
 800a1d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1d2:	e009      	b.n	800a1e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1da:	e005      	b.n	800a1e8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a1e6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a1e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	f000 81de 	beq.w	800a5ac <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1f4:	4a94      	ldr	r2, [pc, #592]	@ (800a448 <UART_SetConfig+0x930>)
 800a1f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1fe:	fbb3 f3f2 	udiv	r3, r3, r2
 800a202:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	685a      	ldr	r2, [r3, #4]
 800a208:	4613      	mov	r3, r2
 800a20a:	005b      	lsls	r3, r3, #1
 800a20c:	4413      	add	r3, r2
 800a20e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a210:	429a      	cmp	r2, r3
 800a212:	d305      	bcc.n	800a220 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a21a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d903      	bls.n	800a228 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a226:	e1c1      	b.n	800a5ac <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a22a:	2200      	movs	r2, #0
 800a22c:	60bb      	str	r3, [r7, #8]
 800a22e:	60fa      	str	r2, [r7, #12]
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a234:	4a84      	ldr	r2, [pc, #528]	@ (800a448 <UART_SetConfig+0x930>)
 800a236:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	2200      	movs	r2, #0
 800a23e:	603b      	str	r3, [r7, #0]
 800a240:	607a      	str	r2, [r7, #4]
 800a242:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a246:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a24a:	f7f6 f8a1 	bl	8000390 <__aeabi_uldivmod>
 800a24e:	4602      	mov	r2, r0
 800a250:	460b      	mov	r3, r1
 800a252:	4610      	mov	r0, r2
 800a254:	4619      	mov	r1, r3
 800a256:	f04f 0200 	mov.w	r2, #0
 800a25a:	f04f 0300 	mov.w	r3, #0
 800a25e:	020b      	lsls	r3, r1, #8
 800a260:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a264:	0202      	lsls	r2, r0, #8
 800a266:	6979      	ldr	r1, [r7, #20]
 800a268:	6849      	ldr	r1, [r1, #4]
 800a26a:	0849      	lsrs	r1, r1, #1
 800a26c:	2000      	movs	r0, #0
 800a26e:	460c      	mov	r4, r1
 800a270:	4605      	mov	r5, r0
 800a272:	eb12 0804 	adds.w	r8, r2, r4
 800a276:	eb43 0905 	adc.w	r9, r3, r5
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	469a      	mov	sl, r3
 800a282:	4693      	mov	fp, r2
 800a284:	4652      	mov	r2, sl
 800a286:	465b      	mov	r3, fp
 800a288:	4640      	mov	r0, r8
 800a28a:	4649      	mov	r1, r9
 800a28c:	f7f6 f880 	bl	8000390 <__aeabi_uldivmod>
 800a290:	4602      	mov	r2, r0
 800a292:	460b      	mov	r3, r1
 800a294:	4613      	mov	r3, r2
 800a296:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a29a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a29e:	d308      	bcc.n	800a2b2 <UART_SetConfig+0x79a>
 800a2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2a6:	d204      	bcs.n	800a2b2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a2ae:	60da      	str	r2, [r3, #12]
 800a2b0:	e17c      	b.n	800a5ac <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a2b8:	e178      	b.n	800a5ac <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2ba:	697b      	ldr	r3, [r7, #20]
 800a2bc:	69db      	ldr	r3, [r3, #28]
 800a2be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2c2:	f040 80c5 	bne.w	800a450 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a2c6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2ca:	2b20      	cmp	r3, #32
 800a2cc:	dc48      	bgt.n	800a360 <UART_SetConfig+0x848>
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	db7b      	blt.n	800a3ca <UART_SetConfig+0x8b2>
 800a2d2:	2b20      	cmp	r3, #32
 800a2d4:	d879      	bhi.n	800a3ca <UART_SetConfig+0x8b2>
 800a2d6:	a201      	add	r2, pc, #4	@ (adr r2, 800a2dc <UART_SetConfig+0x7c4>)
 800a2d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2dc:	0800a367 	.word	0x0800a367
 800a2e0:	0800a36f 	.word	0x0800a36f
 800a2e4:	0800a3cb 	.word	0x0800a3cb
 800a2e8:	0800a3cb 	.word	0x0800a3cb
 800a2ec:	0800a377 	.word	0x0800a377
 800a2f0:	0800a3cb 	.word	0x0800a3cb
 800a2f4:	0800a3cb 	.word	0x0800a3cb
 800a2f8:	0800a3cb 	.word	0x0800a3cb
 800a2fc:	0800a387 	.word	0x0800a387
 800a300:	0800a3cb 	.word	0x0800a3cb
 800a304:	0800a3cb 	.word	0x0800a3cb
 800a308:	0800a3cb 	.word	0x0800a3cb
 800a30c:	0800a3cb 	.word	0x0800a3cb
 800a310:	0800a3cb 	.word	0x0800a3cb
 800a314:	0800a3cb 	.word	0x0800a3cb
 800a318:	0800a3cb 	.word	0x0800a3cb
 800a31c:	0800a397 	.word	0x0800a397
 800a320:	0800a3cb 	.word	0x0800a3cb
 800a324:	0800a3cb 	.word	0x0800a3cb
 800a328:	0800a3cb 	.word	0x0800a3cb
 800a32c:	0800a3cb 	.word	0x0800a3cb
 800a330:	0800a3cb 	.word	0x0800a3cb
 800a334:	0800a3cb 	.word	0x0800a3cb
 800a338:	0800a3cb 	.word	0x0800a3cb
 800a33c:	0800a3cb 	.word	0x0800a3cb
 800a340:	0800a3cb 	.word	0x0800a3cb
 800a344:	0800a3cb 	.word	0x0800a3cb
 800a348:	0800a3cb 	.word	0x0800a3cb
 800a34c:	0800a3cb 	.word	0x0800a3cb
 800a350:	0800a3cb 	.word	0x0800a3cb
 800a354:	0800a3cb 	.word	0x0800a3cb
 800a358:	0800a3cb 	.word	0x0800a3cb
 800a35c:	0800a3bd 	.word	0x0800a3bd
 800a360:	2b40      	cmp	r3, #64	@ 0x40
 800a362:	d02e      	beq.n	800a3c2 <UART_SetConfig+0x8aa>
 800a364:	e031      	b.n	800a3ca <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a366:	f7fb ff8b 	bl	8006280 <HAL_RCC_GetPCLK1Freq>
 800a36a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a36c:	e033      	b.n	800a3d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a36e:	f7fb ff9d 	bl	80062ac <HAL_RCC_GetPCLK2Freq>
 800a372:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a374:	e02f      	b.n	800a3d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a376:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a37a:	4618      	mov	r0, r3
 800a37c:	f7fd f9cc 	bl	8007718 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a384:	e027      	b.n	800a3d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a386:	f107 0318 	add.w	r3, r7, #24
 800a38a:	4618      	mov	r0, r3
 800a38c:	f7fd fb18 	bl	80079c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a390:	69fb      	ldr	r3, [r7, #28]
 800a392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a394:	e01f      	b.n	800a3d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a396:	4b2d      	ldr	r3, [pc, #180]	@ (800a44c <UART_SetConfig+0x934>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f003 0320 	and.w	r3, r3, #32
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d009      	beq.n	800a3b6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a3a2:	4b2a      	ldr	r3, [pc, #168]	@ (800a44c <UART_SetConfig+0x934>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	08db      	lsrs	r3, r3, #3
 800a3a8:	f003 0303 	and.w	r3, r3, #3
 800a3ac:	4a24      	ldr	r2, [pc, #144]	@ (800a440 <UART_SetConfig+0x928>)
 800a3ae:	fa22 f303 	lsr.w	r3, r2, r3
 800a3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3b4:	e00f      	b.n	800a3d6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a3b6:	4b22      	ldr	r3, [pc, #136]	@ (800a440 <UART_SetConfig+0x928>)
 800a3b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ba:	e00c      	b.n	800a3d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3bc:	4b21      	ldr	r3, [pc, #132]	@ (800a444 <UART_SetConfig+0x92c>)
 800a3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3c0:	e009      	b.n	800a3d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3c8:	e005      	b.n	800a3d6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a3d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a3d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	f000 80e7 	beq.w	800a5ac <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3e2:	4a19      	ldr	r2, [pc, #100]	@ (800a448 <UART_SetConfig+0x930>)
 800a3e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3f0:	005a      	lsls	r2, r3, #1
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	685b      	ldr	r3, [r3, #4]
 800a3f6:	085b      	lsrs	r3, r3, #1
 800a3f8:	441a      	add	r2, r3
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800a402:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a406:	2b0f      	cmp	r3, #15
 800a408:	d916      	bls.n	800a438 <UART_SetConfig+0x920>
 800a40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a40c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a410:	d212      	bcs.n	800a438 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a414:	b29b      	uxth	r3, r3
 800a416:	f023 030f 	bic.w	r3, r3, #15
 800a41a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41e:	085b      	lsrs	r3, r3, #1
 800a420:	b29b      	uxth	r3, r3
 800a422:	f003 0307 	and.w	r3, r3, #7
 800a426:	b29a      	uxth	r2, r3
 800a428:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a42a:	4313      	orrs	r3, r2
 800a42c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a434:	60da      	str	r2, [r3, #12]
 800a436:	e0b9      	b.n	800a5ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a438:	2301      	movs	r3, #1
 800a43a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a43e:	e0b5      	b.n	800a5ac <UART_SetConfig+0xa94>
 800a440:	03d09000 	.word	0x03d09000
 800a444:	003d0900 	.word	0x003d0900
 800a448:	0800f86c 	.word	0x0800f86c
 800a44c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a450:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a454:	2b20      	cmp	r3, #32
 800a456:	dc49      	bgt.n	800a4ec <UART_SetConfig+0x9d4>
 800a458:	2b00      	cmp	r3, #0
 800a45a:	db7c      	blt.n	800a556 <UART_SetConfig+0xa3e>
 800a45c:	2b20      	cmp	r3, #32
 800a45e:	d87a      	bhi.n	800a556 <UART_SetConfig+0xa3e>
 800a460:	a201      	add	r2, pc, #4	@ (adr r2, 800a468 <UART_SetConfig+0x950>)
 800a462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a466:	bf00      	nop
 800a468:	0800a4f3 	.word	0x0800a4f3
 800a46c:	0800a4fb 	.word	0x0800a4fb
 800a470:	0800a557 	.word	0x0800a557
 800a474:	0800a557 	.word	0x0800a557
 800a478:	0800a503 	.word	0x0800a503
 800a47c:	0800a557 	.word	0x0800a557
 800a480:	0800a557 	.word	0x0800a557
 800a484:	0800a557 	.word	0x0800a557
 800a488:	0800a513 	.word	0x0800a513
 800a48c:	0800a557 	.word	0x0800a557
 800a490:	0800a557 	.word	0x0800a557
 800a494:	0800a557 	.word	0x0800a557
 800a498:	0800a557 	.word	0x0800a557
 800a49c:	0800a557 	.word	0x0800a557
 800a4a0:	0800a557 	.word	0x0800a557
 800a4a4:	0800a557 	.word	0x0800a557
 800a4a8:	0800a523 	.word	0x0800a523
 800a4ac:	0800a557 	.word	0x0800a557
 800a4b0:	0800a557 	.word	0x0800a557
 800a4b4:	0800a557 	.word	0x0800a557
 800a4b8:	0800a557 	.word	0x0800a557
 800a4bc:	0800a557 	.word	0x0800a557
 800a4c0:	0800a557 	.word	0x0800a557
 800a4c4:	0800a557 	.word	0x0800a557
 800a4c8:	0800a557 	.word	0x0800a557
 800a4cc:	0800a557 	.word	0x0800a557
 800a4d0:	0800a557 	.word	0x0800a557
 800a4d4:	0800a557 	.word	0x0800a557
 800a4d8:	0800a557 	.word	0x0800a557
 800a4dc:	0800a557 	.word	0x0800a557
 800a4e0:	0800a557 	.word	0x0800a557
 800a4e4:	0800a557 	.word	0x0800a557
 800a4e8:	0800a549 	.word	0x0800a549
 800a4ec:	2b40      	cmp	r3, #64	@ 0x40
 800a4ee:	d02e      	beq.n	800a54e <UART_SetConfig+0xa36>
 800a4f0:	e031      	b.n	800a556 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4f2:	f7fb fec5 	bl	8006280 <HAL_RCC_GetPCLK1Freq>
 800a4f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a4f8:	e033      	b.n	800a562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4fa:	f7fb fed7 	bl	80062ac <HAL_RCC_GetPCLK2Freq>
 800a4fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a500:	e02f      	b.n	800a562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a506:	4618      	mov	r0, r3
 800a508:	f7fd f906 	bl	8007718 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a50e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a510:	e027      	b.n	800a562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a512:	f107 0318 	add.w	r3, r7, #24
 800a516:	4618      	mov	r0, r3
 800a518:	f7fd fa52 	bl	80079c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a51c:	69fb      	ldr	r3, [r7, #28]
 800a51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a520:	e01f      	b.n	800a562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a522:	4b2d      	ldr	r3, [pc, #180]	@ (800a5d8 <UART_SetConfig+0xac0>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f003 0320 	and.w	r3, r3, #32
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d009      	beq.n	800a542 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a52e:	4b2a      	ldr	r3, [pc, #168]	@ (800a5d8 <UART_SetConfig+0xac0>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	08db      	lsrs	r3, r3, #3
 800a534:	f003 0303 	and.w	r3, r3, #3
 800a538:	4a28      	ldr	r2, [pc, #160]	@ (800a5dc <UART_SetConfig+0xac4>)
 800a53a:	fa22 f303 	lsr.w	r3, r2, r3
 800a53e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a540:	e00f      	b.n	800a562 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a542:	4b26      	ldr	r3, [pc, #152]	@ (800a5dc <UART_SetConfig+0xac4>)
 800a544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a546:	e00c      	b.n	800a562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a548:	4b25      	ldr	r3, [pc, #148]	@ (800a5e0 <UART_SetConfig+0xac8>)
 800a54a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a54c:	e009      	b.n	800a562 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a54e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a554:	e005      	b.n	800a562 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a556:	2300      	movs	r3, #0
 800a558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a55a:	2301      	movs	r3, #1
 800a55c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a560:	bf00      	nop
    }

    if (pclk != 0U)
 800a562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a564:	2b00      	cmp	r3, #0
 800a566:	d021      	beq.n	800a5ac <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a56c:	4a1d      	ldr	r2, [pc, #116]	@ (800a5e4 <UART_SetConfig+0xacc>)
 800a56e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a572:	461a      	mov	r2, r3
 800a574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a576:	fbb3 f2f2 	udiv	r2, r3, r2
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	685b      	ldr	r3, [r3, #4]
 800a57e:	085b      	lsrs	r3, r3, #1
 800a580:	441a      	add	r2, r3
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	fbb2 f3f3 	udiv	r3, r2, r3
 800a58a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a58e:	2b0f      	cmp	r3, #15
 800a590:	d909      	bls.n	800a5a6 <UART_SetConfig+0xa8e>
 800a592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a598:	d205      	bcs.n	800a5a6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a59c:	b29a      	uxth	r2, r3
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	60da      	str	r2, [r3, #12]
 800a5a4:	e002      	b.n	800a5ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a5c8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3748      	adds	r7, #72	@ 0x48
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a5d6:	bf00      	nop
 800a5d8:	58024400 	.word	0x58024400
 800a5dc:	03d09000 	.word	0x03d09000
 800a5e0:	003d0900 	.word	0x003d0900
 800a5e4:	0800f86c 	.word	0x0800f86c

0800a5e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b083      	sub	sp, #12
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5f4:	f003 0308 	and.w	r3, r3, #8
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d00a      	beq.n	800a612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	430a      	orrs	r2, r1
 800a610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a616:	f003 0301 	and.w	r3, r3, #1
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00a      	beq.n	800a634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	430a      	orrs	r2, r1
 800a632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a638:	f003 0302 	and.w	r3, r3, #2
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00a      	beq.n	800a656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	430a      	orrs	r2, r1
 800a654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a65a:	f003 0304 	and.w	r3, r3, #4
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d00a      	beq.n	800a678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	430a      	orrs	r2, r1
 800a676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a67c:	f003 0310 	and.w	r3, r3, #16
 800a680:	2b00      	cmp	r3, #0
 800a682:	d00a      	beq.n	800a69a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	430a      	orrs	r2, r1
 800a698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a69e:	f003 0320 	and.w	r3, r3, #32
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d00a      	beq.n	800a6bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	430a      	orrs	r2, r1
 800a6ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d01a      	beq.n	800a6fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	430a      	orrs	r2, r1
 800a6dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a6e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a6e6:	d10a      	bne.n	800a6fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	430a      	orrs	r2, r1
 800a6fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a706:	2b00      	cmp	r3, #0
 800a708:	d00a      	beq.n	800a720 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	430a      	orrs	r2, r1
 800a71e:	605a      	str	r2, [r3, #4]
  }
}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b098      	sub	sp, #96	@ 0x60
 800a730:	af02      	add	r7, sp, #8
 800a732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2200      	movs	r2, #0
 800a738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a73c:	f7f8 fde6 	bl	800330c <HAL_GetTick>
 800a740:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0308 	and.w	r3, r3, #8
 800a74c:	2b08      	cmp	r3, #8
 800a74e:	d12f      	bne.n	800a7b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a750:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a754:	9300      	str	r3, [sp, #0]
 800a756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a758:	2200      	movs	r2, #0
 800a75a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 f88e 	bl	800a880 <UART_WaitOnFlagUntilTimeout>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d022      	beq.n	800a7b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a772:	e853 3f00 	ldrex	r3, [r3]
 800a776:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a77a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a77e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	461a      	mov	r2, r3
 800a786:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a788:	647b      	str	r3, [r7, #68]	@ 0x44
 800a78a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a78c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a78e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a790:	e841 2300 	strex	r3, r2, [r1]
 800a794:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d1e6      	bne.n	800a76a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2220      	movs	r2, #32
 800a7a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a7ac:	2303      	movs	r3, #3
 800a7ae:	e063      	b.n	800a878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f003 0304 	and.w	r3, r3, #4
 800a7ba:	2b04      	cmp	r3, #4
 800a7bc:	d149      	bne.n	800a852 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 f857 	bl	800a880 <UART_WaitOnFlagUntilTimeout>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d03c      	beq.n	800a852 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e0:	e853 3f00 	ldrex	r3, [r3]
 800a7e4:	623b      	str	r3, [r7, #32]
   return(result);
 800a7e6:	6a3b      	ldr	r3, [r7, #32]
 800a7e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	461a      	mov	r2, r3
 800a7f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7f6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7fe:	e841 2300 	strex	r3, r2, [r1]
 800a802:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a806:	2b00      	cmp	r3, #0
 800a808:	d1e6      	bne.n	800a7d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	3308      	adds	r3, #8
 800a810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	e853 3f00 	ldrex	r3, [r3]
 800a818:	60fb      	str	r3, [r7, #12]
   return(result);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f023 0301 	bic.w	r3, r3, #1
 800a820:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	3308      	adds	r3, #8
 800a828:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a82a:	61fa      	str	r2, [r7, #28]
 800a82c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82e:	69b9      	ldr	r1, [r7, #24]
 800a830:	69fa      	ldr	r2, [r7, #28]
 800a832:	e841 2300 	strex	r3, r2, [r1]
 800a836:	617b      	str	r3, [r7, #20]
   return(result);
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1e5      	bne.n	800a80a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2220      	movs	r2, #32
 800a842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a84e:	2303      	movs	r3, #3
 800a850:	e012      	b.n	800a878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2220      	movs	r2, #32
 800a856:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2220      	movs	r2, #32
 800a85e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2200      	movs	r2, #0
 800a866:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3758      	adds	r7, #88	@ 0x58
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
 800a886:	60f8      	str	r0, [r7, #12]
 800a888:	60b9      	str	r1, [r7, #8]
 800a88a:	603b      	str	r3, [r7, #0]
 800a88c:	4613      	mov	r3, r2
 800a88e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a890:	e04f      	b.n	800a932 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a892:	69bb      	ldr	r3, [r7, #24]
 800a894:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a898:	d04b      	beq.n	800a932 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a89a:	f7f8 fd37 	bl	800330c <HAL_GetTick>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	1ad3      	subs	r3, r2, r3
 800a8a4:	69ba      	ldr	r2, [r7, #24]
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	d302      	bcc.n	800a8b0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a8aa:	69bb      	ldr	r3, [r7, #24]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d101      	bne.n	800a8b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a8b0:	2303      	movs	r3, #3
 800a8b2:	e04e      	b.n	800a952 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f003 0304 	and.w	r3, r3, #4
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d037      	beq.n	800a932 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	2b80      	cmp	r3, #128	@ 0x80
 800a8c6:	d034      	beq.n	800a932 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	2b40      	cmp	r3, #64	@ 0x40
 800a8cc:	d031      	beq.n	800a932 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	69db      	ldr	r3, [r3, #28]
 800a8d4:	f003 0308 	and.w	r3, r3, #8
 800a8d8:	2b08      	cmp	r3, #8
 800a8da:	d110      	bne.n	800a8fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2208      	movs	r2, #8
 800a8e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a8e4:	68f8      	ldr	r0, [r7, #12]
 800a8e6:	f000 f95b 	bl	800aba0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	2208      	movs	r2, #8
 800a8ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	e029      	b.n	800a952 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	69db      	ldr	r3, [r3, #28]
 800a904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a90c:	d111      	bne.n	800a932 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a916:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a918:	68f8      	ldr	r0, [r7, #12]
 800a91a:	f000 f941 	bl	800aba0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2220      	movs	r2, #32
 800a922:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	2200      	movs	r2, #0
 800a92a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a92e:	2303      	movs	r3, #3
 800a930:	e00f      	b.n	800a952 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	69da      	ldr	r2, [r3, #28]
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	4013      	ands	r3, r2
 800a93c:	68ba      	ldr	r2, [r7, #8]
 800a93e:	429a      	cmp	r2, r3
 800a940:	bf0c      	ite	eq
 800a942:	2301      	moveq	r3, #1
 800a944:	2300      	movne	r3, #0
 800a946:	b2db      	uxtb	r3, r3
 800a948:	461a      	mov	r2, r3
 800a94a:	79fb      	ldrb	r3, [r7, #7]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d0a0      	beq.n	800a892 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a950:	2300      	movs	r3, #0
}
 800a952:	4618      	mov	r0, r3
 800a954:	3710      	adds	r7, #16
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
	...

0800a95c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b0a3      	sub	sp, #140	@ 0x8c
 800a960:	af00      	add	r7, sp, #0
 800a962:	60f8      	str	r0, [r7, #12]
 800a964:	60b9      	str	r1, [r7, #8]
 800a966:	4613      	mov	r3, r2
 800a968:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	68ba      	ldr	r2, [r7, #8]
 800a96e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	88fa      	ldrh	r2, [r7, #6]
 800a974:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	88fa      	ldrh	r2, [r7, #6]
 800a97c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2200      	movs	r2, #0
 800a984:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a98e:	d10e      	bne.n	800a9ae <UART_Start_Receive_IT+0x52>
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	691b      	ldr	r3, [r3, #16]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d105      	bne.n	800a9a4 <UART_Start_Receive_IT+0x48>
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a99e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9a2:	e02d      	b.n	800aa00 <UART_Start_Receive_IT+0xa4>
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	22ff      	movs	r2, #255	@ 0xff
 800a9a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9ac:	e028      	b.n	800aa00 <UART_Start_Receive_IT+0xa4>
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d10d      	bne.n	800a9d2 <UART_Start_Receive_IT+0x76>
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	691b      	ldr	r3, [r3, #16]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d104      	bne.n	800a9c8 <UART_Start_Receive_IT+0x6c>
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	22ff      	movs	r2, #255	@ 0xff
 800a9c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9c6:	e01b      	b.n	800aa00 <UART_Start_Receive_IT+0xa4>
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	227f      	movs	r2, #127	@ 0x7f
 800a9cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9d0:	e016      	b.n	800aa00 <UART_Start_Receive_IT+0xa4>
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	689b      	ldr	r3, [r3, #8]
 800a9d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9da:	d10d      	bne.n	800a9f8 <UART_Start_Receive_IT+0x9c>
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	691b      	ldr	r3, [r3, #16]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d104      	bne.n	800a9ee <UART_Start_Receive_IT+0x92>
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	227f      	movs	r2, #127	@ 0x7f
 800a9e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9ec:	e008      	b.n	800aa00 <UART_Start_Receive_IT+0xa4>
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	223f      	movs	r2, #63	@ 0x3f
 800a9f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9f6:	e003      	b.n	800aa00 <UART_Start_Receive_IT+0xa4>
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2200      	movs	r2, #0
 800aa04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2222      	movs	r2, #34	@ 0x22
 800aa0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	3308      	adds	r3, #8
 800aa16:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa1a:	e853 3f00 	ldrex	r3, [r3]
 800aa1e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800aa20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa22:	f043 0301 	orr.w	r3, r3, #1
 800aa26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	3308      	adds	r3, #8
 800aa30:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800aa34:	673a      	str	r2, [r7, #112]	@ 0x70
 800aa36:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa38:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800aa3a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800aa3c:	e841 2300 	strex	r3, r2, [r1]
 800aa40:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800aa42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d1e3      	bne.n	800aa10 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa50:	d14f      	bne.n	800aaf2 <UART_Start_Receive_IT+0x196>
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aa58:	88fa      	ldrh	r2, [r7, #6]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	d349      	bcc.n	800aaf2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa66:	d107      	bne.n	800aa78 <UART_Start_Receive_IT+0x11c>
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	691b      	ldr	r3, [r3, #16]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d103      	bne.n	800aa78 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	4a47      	ldr	r2, [pc, #284]	@ (800ab90 <UART_Start_Receive_IT+0x234>)
 800aa74:	675a      	str	r2, [r3, #116]	@ 0x74
 800aa76:	e002      	b.n	800aa7e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	4a46      	ldr	r2, [pc, #280]	@ (800ab94 <UART_Start_Receive_IT+0x238>)
 800aa7c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	691b      	ldr	r3, [r3, #16]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d01a      	beq.n	800aabc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa8e:	e853 3f00 	ldrex	r3, [r3]
 800aa92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aa94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	461a      	mov	r2, r3
 800aaa4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800aaa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aaaa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaac:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800aaae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800aab0:	e841 2300 	strex	r3, r2, [r1]
 800aab4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800aab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d1e4      	bne.n	800aa86 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	3308      	adds	r3, #8
 800aac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aac6:	e853 3f00 	ldrex	r3, [r3]
 800aaca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aace:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aad2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	3308      	adds	r3, #8
 800aada:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800aadc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800aade:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aae2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aae4:	e841 2300 	strex	r3, r2, [r1]
 800aae8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800aaea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d1e5      	bne.n	800aabc <UART_Start_Receive_IT+0x160>
 800aaf0:	e046      	b.n	800ab80 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aafa:	d107      	bne.n	800ab0c <UART_Start_Receive_IT+0x1b0>
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	691b      	ldr	r3, [r3, #16]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d103      	bne.n	800ab0c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	4a24      	ldr	r2, [pc, #144]	@ (800ab98 <UART_Start_Receive_IT+0x23c>)
 800ab08:	675a      	str	r2, [r3, #116]	@ 0x74
 800ab0a:	e002      	b.n	800ab12 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	4a23      	ldr	r2, [pc, #140]	@ (800ab9c <UART_Start_Receive_IT+0x240>)
 800ab10:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d019      	beq.n	800ab4e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab22:	e853 3f00 	ldrex	r3, [r3]
 800ab26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ab2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	461a      	mov	r2, r3
 800ab36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab38:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab3a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ab3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab40:	e841 2300 	strex	r3, r2, [r1]
 800ab44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ab46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d1e6      	bne.n	800ab1a <UART_Start_Receive_IT+0x1be>
 800ab4c:	e018      	b.n	800ab80 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	e853 3f00 	ldrex	r3, [r3]
 800ab5a:	613b      	str	r3, [r7, #16]
   return(result);
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	f043 0320 	orr.w	r3, r3, #32
 800ab62:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	461a      	mov	r2, r3
 800ab6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab6c:	623b      	str	r3, [r7, #32]
 800ab6e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab70:	69f9      	ldr	r1, [r7, #28]
 800ab72:	6a3a      	ldr	r2, [r7, #32]
 800ab74:	e841 2300 	strex	r3, r2, [r1]
 800ab78:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab7a:	69bb      	ldr	r3, [r7, #24]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d1e6      	bne.n	800ab4e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800ab80:	2300      	movs	r3, #0
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	378c      	adds	r7, #140	@ 0x8c
 800ab86:	46bd      	mov	sp, r7
 800ab88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop
 800ab90:	0800b701 	.word	0x0800b701
 800ab94:	0800b39d 	.word	0x0800b39d
 800ab98:	0800b1e5 	.word	0x0800b1e5
 800ab9c:	0800b02d 	.word	0x0800b02d

0800aba0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b095      	sub	sp, #84	@ 0x54
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb0:	e853 3f00 	ldrex	r3, [r3]
 800abb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800abb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800abbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	461a      	mov	r2, r3
 800abc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abc6:	643b      	str	r3, [r7, #64]	@ 0x40
 800abc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800abcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800abce:	e841 2300 	strex	r3, r2, [r1]
 800abd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800abd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d1e6      	bne.n	800aba8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	3308      	adds	r3, #8
 800abe0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abe2:	6a3b      	ldr	r3, [r7, #32]
 800abe4:	e853 3f00 	ldrex	r3, [r3]
 800abe8:	61fb      	str	r3, [r7, #28]
   return(result);
 800abea:	69fa      	ldr	r2, [r7, #28]
 800abec:	4b1e      	ldr	r3, [pc, #120]	@ (800ac68 <UART_EndRxTransfer+0xc8>)
 800abee:	4013      	ands	r3, r2
 800abf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	3308      	adds	r3, #8
 800abf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800abfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800abfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac02:	e841 2300 	strex	r3, r2, [r1]
 800ac06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d1e5      	bne.n	800abda <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac12:	2b01      	cmp	r3, #1
 800ac14:	d118      	bne.n	800ac48 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	e853 3f00 	ldrex	r3, [r3]
 800ac22:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac24:	68bb      	ldr	r3, [r7, #8]
 800ac26:	f023 0310 	bic.w	r3, r3, #16
 800ac2a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	461a      	mov	r2, r3
 800ac32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac34:	61bb      	str	r3, [r7, #24]
 800ac36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac38:	6979      	ldr	r1, [r7, #20]
 800ac3a:	69ba      	ldr	r2, [r7, #24]
 800ac3c:	e841 2300 	strex	r3, r2, [r1]
 800ac40:	613b      	str	r3, [r7, #16]
   return(result);
 800ac42:	693b      	ldr	r3, [r7, #16]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d1e6      	bne.n	800ac16 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2220      	movs	r2, #32
 800ac4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2200      	movs	r2, #0
 800ac54:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ac5c:	bf00      	nop
 800ac5e:	3754      	adds	r7, #84	@ 0x54
 800ac60:	46bd      	mov	sp, r7
 800ac62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac66:	4770      	bx	lr
 800ac68:	effffffe 	.word	0xeffffffe

0800ac6c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b084      	sub	sp, #16
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac78:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac82:	68f8      	ldr	r0, [r7, #12]
 800ac84:	f7fe ff32 	bl	8009aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac88:	bf00      	nop
 800ac8a:	3710      	adds	r7, #16
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b08f      	sub	sp, #60	@ 0x3c
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac9e:	2b21      	cmp	r3, #33	@ 0x21
 800aca0:	d14c      	bne.n	800ad3c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d132      	bne.n	800ad14 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb4:	6a3b      	ldr	r3, [r7, #32]
 800acb6:	e853 3f00 	ldrex	r3, [r3]
 800acba:	61fb      	str	r3, [r7, #28]
   return(result);
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800acc2:	637b      	str	r3, [r7, #52]	@ 0x34
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	461a      	mov	r2, r3
 800acca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800accc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800acce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acd4:	e841 2300 	strex	r3, r2, [r1]
 800acd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800acda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d1e6      	bne.n	800acae <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	e853 3f00 	ldrex	r3, [r3]
 800acec:	60bb      	str	r3, [r7, #8]
   return(result);
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acf4:	633b      	str	r3, [r7, #48]	@ 0x30
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	461a      	mov	r2, r3
 800acfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acfe:	61bb      	str	r3, [r7, #24]
 800ad00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad02:	6979      	ldr	r1, [r7, #20]
 800ad04:	69ba      	ldr	r2, [r7, #24]
 800ad06:	e841 2300 	strex	r3, r2, [r1]
 800ad0a:	613b      	str	r3, [r7, #16]
   return(result);
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d1e6      	bne.n	800ace0 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800ad12:	e013      	b.n	800ad3c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad18:	781a      	ldrb	r2, [r3, #0]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad24:	1c5a      	adds	r2, r3, #1
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad30:	b29b      	uxth	r3, r3
 800ad32:	3b01      	subs	r3, #1
 800ad34:	b29a      	uxth	r2, r3
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800ad3c:	bf00      	nop
 800ad3e:	373c      	adds	r7, #60	@ 0x3c
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr

0800ad48 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b091      	sub	sp, #68	@ 0x44
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad56:	2b21      	cmp	r3, #33	@ 0x21
 800ad58:	d151      	bne.n	800adfe <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ad60:	b29b      	uxth	r3, r3
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d132      	bne.n	800adcc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6e:	e853 3f00 	ldrex	r3, [r3]
 800ad72:	623b      	str	r3, [r7, #32]
   return(result);
 800ad74:	6a3b      	ldr	r3, [r7, #32]
 800ad76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	461a      	mov	r2, r3
 800ad82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad84:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad8c:	e841 2300 	strex	r3, r2, [r1]
 800ad90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d1e6      	bne.n	800ad66 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	e853 3f00 	ldrex	r3, [r3]
 800ada4:	60fb      	str	r3, [r7, #12]
   return(result);
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adac:	637b      	str	r3, [r7, #52]	@ 0x34
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	461a      	mov	r2, r3
 800adb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adb6:	61fb      	str	r3, [r7, #28]
 800adb8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adba:	69b9      	ldr	r1, [r7, #24]
 800adbc:	69fa      	ldr	r2, [r7, #28]
 800adbe:	e841 2300 	strex	r3, r2, [r1]
 800adc2:	617b      	str	r3, [r7, #20]
   return(result);
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d1e6      	bne.n	800ad98 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800adca:	e018      	b.n	800adfe <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800add0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800add2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800add4:	881b      	ldrh	r3, [r3, #0]
 800add6:	461a      	mov	r2, r3
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ade0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ade6:	1c9a      	adds	r2, r3, #2
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800adf2:	b29b      	uxth	r3, r3
 800adf4:	3b01      	subs	r3, #1
 800adf6:	b29a      	uxth	r2, r3
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800adfe:	bf00      	nop
 800ae00:	3744      	adds	r7, #68	@ 0x44
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr

0800ae0a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ae0a:	b480      	push	{r7}
 800ae0c:	b091      	sub	sp, #68	@ 0x44
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae18:	2b21      	cmp	r3, #33	@ 0x21
 800ae1a:	d160      	bne.n	800aede <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ae22:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ae24:	e057      	b.n	800aed6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ae2c:	b29b      	uxth	r3, r3
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d133      	bne.n	800ae9a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	3308      	adds	r3, #8
 800ae38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae3c:	e853 3f00 	ldrex	r3, [r3]
 800ae40:	623b      	str	r3, [r7, #32]
   return(result);
 800ae42:	6a3b      	ldr	r3, [r7, #32]
 800ae44:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ae48:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	3308      	adds	r3, #8
 800ae50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ae52:	633a      	str	r2, [r7, #48]	@ 0x30
 800ae54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae5a:	e841 2300 	strex	r3, r2, [r1]
 800ae5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d1e5      	bne.n	800ae32 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	e853 3f00 	ldrex	r3, [r3]
 800ae72:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	461a      	mov	r2, r3
 800ae82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae84:	61fb      	str	r3, [r7, #28]
 800ae86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae88:	69b9      	ldr	r1, [r7, #24]
 800ae8a:	69fa      	ldr	r2, [r7, #28]
 800ae8c:	e841 2300 	strex	r3, r2, [r1]
 800ae90:	617b      	str	r3, [r7, #20]
   return(result);
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d1e6      	bne.n	800ae66 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800ae98:	e021      	b.n	800aede <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	69db      	ldr	r3, [r3, #28]
 800aea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d013      	beq.n	800aed0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeac:	781a      	ldrb	r2, [r3, #0]
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeb8:	1c5a      	adds	r2, r3, #1
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	3b01      	subs	r3, #1
 800aec8:	b29a      	uxth	r2, r3
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800aed0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aed2:	3b01      	subs	r3, #1
 800aed4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800aed6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d1a4      	bne.n	800ae26 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800aedc:	e7ff      	b.n	800aede <UART_TxISR_8BIT_FIFOEN+0xd4>
 800aede:	bf00      	nop
 800aee0:	3744      	adds	r7, #68	@ 0x44
 800aee2:	46bd      	mov	sp, r7
 800aee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee8:	4770      	bx	lr

0800aeea <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aeea:	b480      	push	{r7}
 800aeec:	b091      	sub	sp, #68	@ 0x44
 800aeee:	af00      	add	r7, sp, #0
 800aef0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aef8:	2b21      	cmp	r3, #33	@ 0x21
 800aefa:	d165      	bne.n	800afc8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800af02:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800af04:	e05c      	b.n	800afc0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af0c:	b29b      	uxth	r3, r3
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d133      	bne.n	800af7a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	3308      	adds	r3, #8
 800af18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af1a:	6a3b      	ldr	r3, [r7, #32]
 800af1c:	e853 3f00 	ldrex	r3, [r3]
 800af20:	61fb      	str	r3, [r7, #28]
   return(result);
 800af22:	69fb      	ldr	r3, [r7, #28]
 800af24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800af28:	637b      	str	r3, [r7, #52]	@ 0x34
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	3308      	adds	r3, #8
 800af30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af3a:	e841 2300 	strex	r3, r2, [r1]
 800af3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af42:	2b00      	cmp	r3, #0
 800af44:	d1e5      	bne.n	800af12 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	e853 3f00 	ldrex	r3, [r3]
 800af52:	60bb      	str	r3, [r7, #8]
   return(result);
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af5a:	633b      	str	r3, [r7, #48]	@ 0x30
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	461a      	mov	r2, r3
 800af62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af64:	61bb      	str	r3, [r7, #24]
 800af66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af68:	6979      	ldr	r1, [r7, #20]
 800af6a:	69ba      	ldr	r2, [r7, #24]
 800af6c:	e841 2300 	strex	r3, r2, [r1]
 800af70:	613b      	str	r3, [r7, #16]
   return(result);
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d1e6      	bne.n	800af46 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800af78:	e026      	b.n	800afc8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	69db      	ldr	r3, [r3, #28]
 800af80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af84:	2b00      	cmp	r3, #0
 800af86:	d018      	beq.n	800afba <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af8c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800af8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af90:	881b      	ldrh	r3, [r3, #0]
 800af92:	461a      	mov	r2, r3
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af9c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afa2:	1c9a      	adds	r2, r3, #2
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800afae:	b29b      	uxth	r3, r3
 800afb0:	3b01      	subs	r3, #1
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800afba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800afbc:	3b01      	subs	r3, #1
 800afbe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800afc0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d19f      	bne.n	800af06 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800afc6:	e7ff      	b.n	800afc8 <UART_TxISR_16BIT_FIFOEN+0xde>
 800afc8:	bf00      	nop
 800afca:	3744      	adds	r7, #68	@ 0x44
 800afcc:	46bd      	mov	sp, r7
 800afce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd2:	4770      	bx	lr

0800afd4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b088      	sub	sp, #32
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	e853 3f00 	ldrex	r3, [r3]
 800afe8:	60bb      	str	r3, [r7, #8]
   return(result);
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aff0:	61fb      	str	r3, [r7, #28]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	461a      	mov	r2, r3
 800aff8:	69fb      	ldr	r3, [r7, #28]
 800affa:	61bb      	str	r3, [r7, #24]
 800affc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800affe:	6979      	ldr	r1, [r7, #20]
 800b000:	69ba      	ldr	r2, [r7, #24]
 800b002:	e841 2300 	strex	r3, r2, [r1]
 800b006:	613b      	str	r3, [r7, #16]
   return(result);
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d1e6      	bne.n	800afdc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2220      	movs	r2, #32
 800b012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2200      	movs	r2, #0
 800b01a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f7f7 fcdd 	bl	80029dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b022:	bf00      	nop
 800b024:	3720      	adds	r7, #32
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}
	...

0800b02c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b09c      	sub	sp, #112	@ 0x70
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b03a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b044:	2b22      	cmp	r3, #34	@ 0x22
 800b046:	f040 80be 	bne.w	800b1c6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b050:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b054:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b058:	b2d9      	uxtb	r1, r3
 800b05a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b05e:	b2da      	uxtb	r2, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b064:	400a      	ands	r2, r1
 800b066:	b2d2      	uxtb	r2, r2
 800b068:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b06e:	1c5a      	adds	r2, r3, #1
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b07a:	b29b      	uxth	r3, r3
 800b07c:	3b01      	subs	r3, #1
 800b07e:	b29a      	uxth	r2, r3
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b08c:	b29b      	uxth	r3, r3
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f040 80a1 	bne.w	800b1d6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b09a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b09c:	e853 3f00 	ldrex	r3, [r3]
 800b0a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b0a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b0b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b0b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b0b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b0ba:	e841 2300 	strex	r3, r2, [r1]
 800b0be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b0c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d1e6      	bne.n	800b094 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	3308      	adds	r3, #8
 800b0cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d0:	e853 3f00 	ldrex	r3, [r3]
 800b0d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0d8:	f023 0301 	bic.w	r3, r3, #1
 800b0dc:	667b      	str	r3, [r7, #100]	@ 0x64
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	3308      	adds	r3, #8
 800b0e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b0e6:	647a      	str	r2, [r7, #68]	@ 0x44
 800b0e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0ee:	e841 2300 	strex	r3, r2, [r1]
 800b0f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d1e5      	bne.n	800b0c6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2220      	movs	r2, #32
 800b0fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	2200      	movs	r2, #0
 800b10c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a33      	ldr	r2, [pc, #204]	@ (800b1e0 <UART_RxISR_8BIT+0x1b4>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d01f      	beq.n	800b158 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	685b      	ldr	r3, [r3, #4]
 800b11e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b122:	2b00      	cmp	r3, #0
 800b124:	d018      	beq.n	800b158 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b12e:	e853 3f00 	ldrex	r3, [r3]
 800b132:	623b      	str	r3, [r7, #32]
   return(result);
 800b134:	6a3b      	ldr	r3, [r7, #32]
 800b136:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b13a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	461a      	mov	r2, r3
 800b142:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b144:	633b      	str	r3, [r7, #48]	@ 0x30
 800b146:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b148:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b14a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b14c:	e841 2300 	strex	r3, r2, [r1]
 800b150:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b154:	2b00      	cmp	r3, #0
 800b156:	d1e6      	bne.n	800b126 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d12e      	bne.n	800b1be <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2200      	movs	r2, #0
 800b164:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b16c:	693b      	ldr	r3, [r7, #16]
 800b16e:	e853 3f00 	ldrex	r3, [r3]
 800b172:	60fb      	str	r3, [r7, #12]
   return(result);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	f023 0310 	bic.w	r3, r3, #16
 800b17a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	461a      	mov	r2, r3
 800b182:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b184:	61fb      	str	r3, [r7, #28]
 800b186:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b188:	69b9      	ldr	r1, [r7, #24]
 800b18a:	69fa      	ldr	r2, [r7, #28]
 800b18c:	e841 2300 	strex	r3, r2, [r1]
 800b190:	617b      	str	r3, [r7, #20]
   return(result);
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d1e6      	bne.n	800b166 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	69db      	ldr	r3, [r3, #28]
 800b19e:	f003 0310 	and.w	r3, r3, #16
 800b1a2:	2b10      	cmp	r3, #16
 800b1a4:	d103      	bne.n	800b1ae <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2210      	movs	r2, #16
 800b1ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f7fe fca2 	bl	8009b00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b1bc:	e00b      	b.n	800b1d6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7f7 fbfa 	bl	80029b8 <HAL_UART_RxCpltCallback>
}
 800b1c4:	e007      	b.n	800b1d6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	699a      	ldr	r2, [r3, #24]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f042 0208 	orr.w	r2, r2, #8
 800b1d4:	619a      	str	r2, [r3, #24]
}
 800b1d6:	bf00      	nop
 800b1d8:	3770      	adds	r7, #112	@ 0x70
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}
 800b1de:	bf00      	nop
 800b1e0:	58000c00 	.word	0x58000c00

0800b1e4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b09c      	sub	sp, #112	@ 0x70
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b1f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b1fc:	2b22      	cmp	r3, #34	@ 0x22
 800b1fe:	f040 80be 	bne.w	800b37e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b208:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b210:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b212:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b216:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b21a:	4013      	ands	r3, r2
 800b21c:	b29a      	uxth	r2, r3
 800b21e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b220:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b226:	1c9a      	adds	r2, r3, #2
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b232:	b29b      	uxth	r3, r3
 800b234:	3b01      	subs	r3, #1
 800b236:	b29a      	uxth	r2, r3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b244:	b29b      	uxth	r3, r3
 800b246:	2b00      	cmp	r3, #0
 800b248:	f040 80a1 	bne.w	800b38e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b252:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b254:	e853 3f00 	ldrex	r3, [r3]
 800b258:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b25a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b25c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b260:	667b      	str	r3, [r7, #100]	@ 0x64
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	461a      	mov	r2, r3
 800b268:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b26a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b26c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b26e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b270:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b272:	e841 2300 	strex	r3, r2, [r1]
 800b276:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b278:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d1e6      	bne.n	800b24c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	3308      	adds	r3, #8
 800b284:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b288:	e853 3f00 	ldrex	r3, [r3]
 800b28c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b290:	f023 0301 	bic.w	r3, r3, #1
 800b294:	663b      	str	r3, [r7, #96]	@ 0x60
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	3308      	adds	r3, #8
 800b29c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b29e:	643a      	str	r2, [r7, #64]	@ 0x40
 800b2a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b2a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2a6:	e841 2300 	strex	r3, r2, [r1]
 800b2aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d1e5      	bne.n	800b27e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2220      	movs	r2, #32
 800b2b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	4a33      	ldr	r2, [pc, #204]	@ (800b398 <UART_RxISR_16BIT+0x1b4>)
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d01f      	beq.n	800b310 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d018      	beq.n	800b310 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e4:	6a3b      	ldr	r3, [r7, #32]
 800b2e6:	e853 3f00 	ldrex	r3, [r3]
 800b2ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b2f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2fe:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b300:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b304:	e841 2300 	strex	r3, r2, [r1]
 800b308:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d1e6      	bne.n	800b2de <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b314:	2b01      	cmp	r3, #1
 800b316:	d12e      	bne.n	800b376 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2200      	movs	r2, #0
 800b31c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	e853 3f00 	ldrex	r3, [r3]
 800b32a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	f023 0310 	bic.w	r3, r3, #16
 800b332:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	461a      	mov	r2, r3
 800b33a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b33c:	61bb      	str	r3, [r7, #24]
 800b33e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b340:	6979      	ldr	r1, [r7, #20]
 800b342:	69ba      	ldr	r2, [r7, #24]
 800b344:	e841 2300 	strex	r3, r2, [r1]
 800b348:	613b      	str	r3, [r7, #16]
   return(result);
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d1e6      	bne.n	800b31e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	69db      	ldr	r3, [r3, #28]
 800b356:	f003 0310 	and.w	r3, r3, #16
 800b35a:	2b10      	cmp	r3, #16
 800b35c:	d103      	bne.n	800b366 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	2210      	movs	r2, #16
 800b364:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b36c:	4619      	mov	r1, r3
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f7fe fbc6 	bl	8009b00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b374:	e00b      	b.n	800b38e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f7f7 fb1e 	bl	80029b8 <HAL_UART_RxCpltCallback>
}
 800b37c:	e007      	b.n	800b38e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	699a      	ldr	r2, [r3, #24]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f042 0208 	orr.w	r2, r2, #8
 800b38c:	619a      	str	r2, [r3, #24]
}
 800b38e:	bf00      	nop
 800b390:	3770      	adds	r7, #112	@ 0x70
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}
 800b396:	bf00      	nop
 800b398:	58000c00 	.word	0x58000c00

0800b39c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b0ac      	sub	sp, #176	@ 0xb0
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b3aa:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	69db      	ldr	r3, [r3, #28]
 800b3b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	689b      	ldr	r3, [r3, #8]
 800b3c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b3d2:	2b22      	cmp	r3, #34	@ 0x22
 800b3d4:	f040 8181 	bne.w	800b6da <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b3de:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b3e2:	e124      	b.n	800b62e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ea:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b3ee:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800b3f2:	b2d9      	uxtb	r1, r3
 800b3f4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800b3f8:	b2da      	uxtb	r2, r3
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3fe:	400a      	ands	r2, r1
 800b400:	b2d2      	uxtb	r2, r2
 800b402:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b408:	1c5a      	adds	r2, r3, #1
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b414:	b29b      	uxth	r3, r3
 800b416:	3b01      	subs	r3, #1
 800b418:	b29a      	uxth	r2, r3
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	69db      	ldr	r3, [r3, #28]
 800b426:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b42a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b42e:	f003 0307 	and.w	r3, r3, #7
 800b432:	2b00      	cmp	r3, #0
 800b434:	d053      	beq.n	800b4de <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b436:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b43a:	f003 0301 	and.w	r3, r3, #1
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d011      	beq.n	800b466 <UART_RxISR_8BIT_FIFOEN+0xca>
 800b442:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d00b      	beq.n	800b466 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	2201      	movs	r2, #1
 800b454:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b45c:	f043 0201 	orr.w	r2, r3, #1
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b46a:	f003 0302 	and.w	r3, r3, #2
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d011      	beq.n	800b496 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b472:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b476:	f003 0301 	and.w	r3, r3, #1
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d00b      	beq.n	800b496 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	2202      	movs	r2, #2
 800b484:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b48c:	f043 0204 	orr.w	r2, r3, #4
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b496:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b49a:	f003 0304 	and.w	r3, r3, #4
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d011      	beq.n	800b4c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b4a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b4a6:	f003 0301 	and.w	r3, r3, #1
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d00b      	beq.n	800b4c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	2204      	movs	r2, #4
 800b4b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4bc:	f043 0202 	orr.w	r2, r3, #2
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d006      	beq.n	800b4de <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f7fe fb0b 	bl	8009aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	f040 80a1 	bne.w	800b62e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4f4:	e853 3f00 	ldrex	r3, [r3]
 800b4f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b4fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b500:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	461a      	mov	r2, r3
 800b50a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b50e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b510:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b512:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b514:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b516:	e841 2300 	strex	r3, r2, [r1]
 800b51a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b51c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d1e4      	bne.n	800b4ec <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	3308      	adds	r3, #8
 800b528:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b52a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b52c:	e853 3f00 	ldrex	r3, [r3]
 800b530:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b532:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b534:	4b6f      	ldr	r3, [pc, #444]	@ (800b6f4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800b536:	4013      	ands	r3, r2
 800b538:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	3308      	adds	r3, #8
 800b542:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b546:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b548:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b54a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b54c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b54e:	e841 2300 	strex	r3, r2, [r1]
 800b552:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b554:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b556:	2b00      	cmp	r3, #0
 800b558:	d1e3      	bne.n	800b522 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2220      	movs	r2, #32
 800b55e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2200      	movs	r2, #0
 800b56c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a61      	ldr	r2, [pc, #388]	@ (800b6f8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d021      	beq.n	800b5bc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b582:	2b00      	cmp	r3, #0
 800b584:	d01a      	beq.n	800b5bc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b58c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b58e:	e853 3f00 	ldrex	r3, [r3]
 800b592:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b594:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b596:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b59a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b5a8:	657b      	str	r3, [r7, #84]	@ 0x54
 800b5aa:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b5ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b5b0:	e841 2300 	strex	r3, r2, [r1]
 800b5b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b5b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d1e4      	bne.n	800b586 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d130      	bne.n	800b626 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5d2:	e853 3f00 	ldrex	r3, [r3]
 800b5d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5da:	f023 0310 	bic.w	r3, r3, #16
 800b5de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b5ec:	643b      	str	r3, [r7, #64]	@ 0x40
 800b5ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b5f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b5f4:	e841 2300 	strex	r3, r2, [r1]
 800b5f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b5fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d1e4      	bne.n	800b5ca <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	69db      	ldr	r3, [r3, #28]
 800b606:	f003 0310 	and.w	r3, r3, #16
 800b60a:	2b10      	cmp	r3, #16
 800b60c:	d103      	bne.n	800b616 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2210      	movs	r2, #16
 800b614:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b61c:	4619      	mov	r1, r3
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f7fe fa6e 	bl	8009b00 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b624:	e00e      	b.n	800b644 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f7f7 f9c6 	bl	80029b8 <HAL_UART_RxCpltCallback>
        break;
 800b62c:	e00a      	b.n	800b644 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b62e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b632:	2b00      	cmp	r3, #0
 800b634:	d006      	beq.n	800b644 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800b636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b63a:	f003 0320 	and.w	r3, r3, #32
 800b63e:	2b00      	cmp	r3, #0
 800b640:	f47f aed0 	bne.w	800b3e4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b64a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b64e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b652:	2b00      	cmp	r3, #0
 800b654:	d049      	beq.n	800b6ea <UART_RxISR_8BIT_FIFOEN+0x34e>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b65c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b660:	429a      	cmp	r2, r3
 800b662:	d242      	bcs.n	800b6ea <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	3308      	adds	r3, #8
 800b66a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b66c:	6a3b      	ldr	r3, [r7, #32]
 800b66e:	e853 3f00 	ldrex	r3, [r3]
 800b672:	61fb      	str	r3, [r7, #28]
   return(result);
 800b674:	69fb      	ldr	r3, [r7, #28]
 800b676:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b67a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	3308      	adds	r3, #8
 800b684:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b688:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b68a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b68c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b68e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b690:	e841 2300 	strex	r3, r2, [r1]
 800b694:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d1e3      	bne.n	800b664 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	4a17      	ldr	r2, [pc, #92]	@ (800b6fc <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b6a0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	e853 3f00 	ldrex	r3, [r3]
 800b6ae:	60bb      	str	r3, [r7, #8]
   return(result);
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	f043 0320 	orr.w	r3, r3, #32
 800b6b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	461a      	mov	r2, r3
 800b6c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b6c4:	61bb      	str	r3, [r7, #24]
 800b6c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6c8:	6979      	ldr	r1, [r7, #20]
 800b6ca:	69ba      	ldr	r2, [r7, #24]
 800b6cc:	e841 2300 	strex	r3, r2, [r1]
 800b6d0:	613b      	str	r3, [r7, #16]
   return(result);
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d1e4      	bne.n	800b6a2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b6d8:	e007      	b.n	800b6ea <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	699a      	ldr	r2, [r3, #24]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f042 0208 	orr.w	r2, r2, #8
 800b6e8:	619a      	str	r2, [r3, #24]
}
 800b6ea:	bf00      	nop
 800b6ec:	37b0      	adds	r7, #176	@ 0xb0
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	effffffe 	.word	0xeffffffe
 800b6f8:	58000c00 	.word	0x58000c00
 800b6fc:	0800b02d 	.word	0x0800b02d

0800b700 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b0ae      	sub	sp, #184	@ 0xb8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b70e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	69db      	ldr	r3, [r3, #28]
 800b718:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	689b      	ldr	r3, [r3, #8]
 800b72c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b736:	2b22      	cmp	r3, #34	@ 0x22
 800b738:	f040 8185 	bne.w	800ba46 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b742:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b746:	e128      	b.n	800b99a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b74e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b756:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b75a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b75e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b762:	4013      	ands	r3, r2
 800b764:	b29a      	uxth	r2, r3
 800b766:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b76a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b770:	1c9a      	adds	r2, r3, #2
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b77c:	b29b      	uxth	r3, r3
 800b77e:	3b01      	subs	r3, #1
 800b780:	b29a      	uxth	r2, r3
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	69db      	ldr	r3, [r3, #28]
 800b78e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b792:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b796:	f003 0307 	and.w	r3, r3, #7
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d053      	beq.n	800b846 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b79e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b7a2:	f003 0301 	and.w	r3, r3, #1
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d011      	beq.n	800b7ce <UART_RxISR_16BIT_FIFOEN+0xce>
 800b7aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d00b      	beq.n	800b7ce <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	2201      	movs	r2, #1
 800b7bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7c4:	f043 0201 	orr.w	r2, r3, #1
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b7ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b7d2:	f003 0302 	and.w	r3, r3, #2
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d011      	beq.n	800b7fe <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b7da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b7de:	f003 0301 	and.w	r3, r3, #1
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d00b      	beq.n	800b7fe <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	2202      	movs	r2, #2
 800b7ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7f4:	f043 0204 	orr.w	r2, r3, #4
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b7fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b802:	f003 0304 	and.w	r3, r3, #4
 800b806:	2b00      	cmp	r3, #0
 800b808:	d011      	beq.n	800b82e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b80a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b80e:	f003 0301 	and.w	r3, r3, #1
 800b812:	2b00      	cmp	r3, #0
 800b814:	d00b      	beq.n	800b82e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	2204      	movs	r2, #4
 800b81c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b824:	f043 0202 	orr.w	r2, r3, #2
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b834:	2b00      	cmp	r3, #0
 800b836:	d006      	beq.n	800b846 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b838:	6878      	ldr	r0, [r7, #4]
 800b83a:	f7fe f957 	bl	8009aec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2200      	movs	r2, #0
 800b842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b84c:	b29b      	uxth	r3, r3
 800b84e:	2b00      	cmp	r3, #0
 800b850:	f040 80a3 	bne.w	800b99a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b85a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b85c:	e853 3f00 	ldrex	r3, [r3]
 800b860:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b862:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b868:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	461a      	mov	r2, r3
 800b872:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b876:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b87a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b87c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b87e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b882:	e841 2300 	strex	r3, r2, [r1]
 800b886:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b888:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d1e2      	bne.n	800b854 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	3308      	adds	r3, #8
 800b894:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b896:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b898:	e853 3f00 	ldrex	r3, [r3]
 800b89c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b89e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b8a0:	4b6f      	ldr	r3, [pc, #444]	@ (800ba60 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800b8a2:	4013      	ands	r3, r2
 800b8a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	3308      	adds	r3, #8
 800b8ae:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b8b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b8b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b8b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b8ba:	e841 2300 	strex	r3, r2, [r1]
 800b8be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b8c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d1e3      	bne.n	800b88e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2220      	movs	r2, #32
 800b8ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4a61      	ldr	r2, [pc, #388]	@ (800ba64 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d021      	beq.n	800b928 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d01a      	beq.n	800b928 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8fa:	e853 3f00 	ldrex	r3, [r3]
 800b8fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b900:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b902:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b906:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	461a      	mov	r2, r3
 800b910:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b914:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b916:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b918:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b91a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b91c:	e841 2300 	strex	r3, r2, [r1]
 800b920:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b922:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b924:	2b00      	cmp	r3, #0
 800b926:	d1e4      	bne.n	800b8f2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	d130      	bne.n	800b992 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b93c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b93e:	e853 3f00 	ldrex	r3, [r3]
 800b942:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b946:	f023 0310 	bic.w	r3, r3, #16
 800b94a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	461a      	mov	r2, r3
 800b954:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b958:	647b      	str	r3, [r7, #68]	@ 0x44
 800b95a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b95c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b95e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b960:	e841 2300 	strex	r3, r2, [r1]
 800b964:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d1e4      	bne.n	800b936 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	69db      	ldr	r3, [r3, #28]
 800b972:	f003 0310 	and.w	r3, r3, #16
 800b976:	2b10      	cmp	r3, #16
 800b978:	d103      	bne.n	800b982 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	2210      	movs	r2, #16
 800b980:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b988:	4619      	mov	r1, r3
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f7fe f8b8 	bl	8009b00 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b990:	e00e      	b.n	800b9b0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f7f7 f810 	bl	80029b8 <HAL_UART_RxCpltCallback>
        break;
 800b998:	e00a      	b.n	800b9b0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b99a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d006      	beq.n	800b9b0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800b9a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b9a6:	f003 0320 	and.w	r3, r3, #32
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	f47f aecc 	bne.w	800b748 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b9b6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b9ba:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d049      	beq.n	800ba56 <UART_RxISR_16BIT_FIFOEN+0x356>
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b9c8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d242      	bcs.n	800ba56 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	3308      	adds	r3, #8
 800b9d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9da:	e853 3f00 	ldrex	r3, [r3]
 800b9de:	623b      	str	r3, [r7, #32]
   return(result);
 800b9e0:	6a3b      	ldr	r3, [r7, #32]
 800b9e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	3308      	adds	r3, #8
 800b9f0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b9f4:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9fc:	e841 2300 	strex	r3, r2, [r1]
 800ba00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ba02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d1e3      	bne.n	800b9d0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	4a17      	ldr	r2, [pc, #92]	@ (800ba68 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800ba0c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	e853 3f00 	ldrex	r3, [r3]
 800ba1a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	f043 0320 	orr.w	r3, r3, #32
 800ba22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ba30:	61fb      	str	r3, [r7, #28]
 800ba32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba34:	69b9      	ldr	r1, [r7, #24]
 800ba36:	69fa      	ldr	r2, [r7, #28]
 800ba38:	e841 2300 	strex	r3, r2, [r1]
 800ba3c:	617b      	str	r3, [r7, #20]
   return(result);
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d1e4      	bne.n	800ba0e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ba44:	e007      	b.n	800ba56 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	699a      	ldr	r2, [r3, #24]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f042 0208 	orr.w	r2, r2, #8
 800ba54:	619a      	str	r2, [r3, #24]
}
 800ba56:	bf00      	nop
 800ba58:	37b8      	adds	r7, #184	@ 0xb8
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bd80      	pop	{r7, pc}
 800ba5e:	bf00      	nop
 800ba60:	effffffe 	.word	0xeffffffe
 800ba64:	58000c00 	.word	0x58000c00
 800ba68:	0800b1e5 	.word	0x0800b1e5

0800ba6c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b083      	sub	sp, #12
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ba74:	bf00      	nop
 800ba76:	370c      	adds	r7, #12
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr

0800ba80 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ba80:	b480      	push	{r7}
 800ba82:	b083      	sub	sp, #12
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ba88:	bf00      	nop
 800ba8a:	370c      	adds	r7, #12
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba92:	4770      	bx	lr

0800ba94 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ba94:	b480      	push	{r7}
 800ba96:	b083      	sub	sp, #12
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ba9c:	bf00      	nop
 800ba9e:	370c      	adds	r7, #12
 800baa0:	46bd      	mov	sp, r7
 800baa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa6:	4770      	bx	lr

0800baa8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800baa8:	b480      	push	{r7}
 800baaa:	b085      	sub	sp, #20
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d101      	bne.n	800babe <HAL_UARTEx_DisableFifoMode+0x16>
 800baba:	2302      	movs	r3, #2
 800babc:	e027      	b.n	800bb0e <HAL_UARTEx_DisableFifoMode+0x66>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2201      	movs	r2, #1
 800bac2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2224      	movs	r2, #36	@ 0x24
 800baca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	681a      	ldr	r2, [r3, #0]
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f022 0201 	bic.w	r2, r2, #1
 800bae4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800baec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2200      	movs	r2, #0
 800baf2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	68fa      	ldr	r2, [r7, #12]
 800bafa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2220      	movs	r2, #32
 800bb00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3714      	adds	r7, #20
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr

0800bb1a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bb1a:	b580      	push	{r7, lr}
 800bb1c:	b084      	sub	sp, #16
 800bb1e:	af00      	add	r7, sp, #0
 800bb20:	6078      	str	r0, [r7, #4]
 800bb22:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d101      	bne.n	800bb32 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bb2e:	2302      	movs	r3, #2
 800bb30:	e02d      	b.n	800bb8e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2201      	movs	r2, #1
 800bb36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2224      	movs	r2, #36	@ 0x24
 800bb3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	681a      	ldr	r2, [r3, #0]
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f022 0201 	bic.w	r2, r2, #1
 800bb58:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	683a      	ldr	r2, [r7, #0]
 800bb6a:	430a      	orrs	r2, r1
 800bb6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 f850 	bl	800bc14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	68fa      	ldr	r2, [r7, #12]
 800bb7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2220      	movs	r2, #32
 800bb80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2200      	movs	r2, #0
 800bb88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb8c:	2300      	movs	r3, #0
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3710      	adds	r7, #16
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}

0800bb96 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bb96:	b580      	push	{r7, lr}
 800bb98:	b084      	sub	sp, #16
 800bb9a:	af00      	add	r7, sp, #0
 800bb9c:	6078      	str	r0, [r7, #4]
 800bb9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bba6:	2b01      	cmp	r3, #1
 800bba8:	d101      	bne.n	800bbae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bbaa:	2302      	movs	r3, #2
 800bbac:	e02d      	b.n	800bc0a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	2224      	movs	r2, #36	@ 0x24
 800bbba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	681a      	ldr	r2, [r3, #0]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f022 0201 	bic.w	r2, r2, #1
 800bbd4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	689b      	ldr	r3, [r3, #8]
 800bbdc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	683a      	ldr	r2, [r7, #0]
 800bbe6:	430a      	orrs	r2, r1
 800bbe8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 f812 	bl	800bc14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	68fa      	ldr	r2, [r7, #12]
 800bbf6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2220      	movs	r2, #32
 800bbfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc08:	2300      	movs	r3, #0
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3710      	adds	r7, #16
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
	...

0800bc14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bc14:	b480      	push	{r7}
 800bc16:	b085      	sub	sp, #20
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d108      	bne.n	800bc36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2201      	movs	r2, #1
 800bc28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2201      	movs	r2, #1
 800bc30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bc34:	e031      	b.n	800bc9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bc36:	2310      	movs	r3, #16
 800bc38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bc3a:	2310      	movs	r3, #16
 800bc3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	0e5b      	lsrs	r3, r3, #25
 800bc46:	b2db      	uxtb	r3, r3
 800bc48:	f003 0307 	and.w	r3, r3, #7
 800bc4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	689b      	ldr	r3, [r3, #8]
 800bc54:	0f5b      	lsrs	r3, r3, #29
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	f003 0307 	and.w	r3, r3, #7
 800bc5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bc5e:	7bbb      	ldrb	r3, [r7, #14]
 800bc60:	7b3a      	ldrb	r2, [r7, #12]
 800bc62:	4911      	ldr	r1, [pc, #68]	@ (800bca8 <UARTEx_SetNbDataToProcess+0x94>)
 800bc64:	5c8a      	ldrb	r2, [r1, r2]
 800bc66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bc6a:	7b3a      	ldrb	r2, [r7, #12]
 800bc6c:	490f      	ldr	r1, [pc, #60]	@ (800bcac <UARTEx_SetNbDataToProcess+0x98>)
 800bc6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bc70:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc74:	b29a      	uxth	r2, r3
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bc7c:	7bfb      	ldrb	r3, [r7, #15]
 800bc7e:	7b7a      	ldrb	r2, [r7, #13]
 800bc80:	4909      	ldr	r1, [pc, #36]	@ (800bca8 <UARTEx_SetNbDataToProcess+0x94>)
 800bc82:	5c8a      	ldrb	r2, [r1, r2]
 800bc84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bc88:	7b7a      	ldrb	r2, [r7, #13]
 800bc8a:	4908      	ldr	r1, [pc, #32]	@ (800bcac <UARTEx_SetNbDataToProcess+0x98>)
 800bc8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bc8e:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc92:	b29a      	uxth	r2, r3
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bc9a:	bf00      	nop
 800bc9c:	3714      	adds	r7, #20
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca4:	4770      	bx	lr
 800bca6:	bf00      	nop
 800bca8:	0800f884 	.word	0x0800f884
 800bcac:	0800f88c 	.word	0x0800f88c

0800bcb0 <malloc>:
 800bcb0:	4b02      	ldr	r3, [pc, #8]	@ (800bcbc <malloc+0xc>)
 800bcb2:	4601      	mov	r1, r0
 800bcb4:	6818      	ldr	r0, [r3, #0]
 800bcb6:	f000 b82d 	b.w	800bd14 <_malloc_r>
 800bcba:	bf00      	nop
 800bcbc:	240001d4 	.word	0x240001d4

0800bcc0 <free>:
 800bcc0:	4b02      	ldr	r3, [pc, #8]	@ (800bccc <free+0xc>)
 800bcc2:	4601      	mov	r1, r0
 800bcc4:	6818      	ldr	r0, [r3, #0]
 800bcc6:	f001 be49 	b.w	800d95c <_free_r>
 800bcca:	bf00      	nop
 800bccc:	240001d4 	.word	0x240001d4

0800bcd0 <sbrk_aligned>:
 800bcd0:	b570      	push	{r4, r5, r6, lr}
 800bcd2:	4e0f      	ldr	r6, [pc, #60]	@ (800bd10 <sbrk_aligned+0x40>)
 800bcd4:	460c      	mov	r4, r1
 800bcd6:	6831      	ldr	r1, [r6, #0]
 800bcd8:	4605      	mov	r5, r0
 800bcda:	b911      	cbnz	r1, 800bce2 <sbrk_aligned+0x12>
 800bcdc:	f000 fff8 	bl	800ccd0 <_sbrk_r>
 800bce0:	6030      	str	r0, [r6, #0]
 800bce2:	4621      	mov	r1, r4
 800bce4:	4628      	mov	r0, r5
 800bce6:	f000 fff3 	bl	800ccd0 <_sbrk_r>
 800bcea:	1c43      	adds	r3, r0, #1
 800bcec:	d103      	bne.n	800bcf6 <sbrk_aligned+0x26>
 800bcee:	f04f 34ff 	mov.w	r4, #4294967295
 800bcf2:	4620      	mov	r0, r4
 800bcf4:	bd70      	pop	{r4, r5, r6, pc}
 800bcf6:	1cc4      	adds	r4, r0, #3
 800bcf8:	f024 0403 	bic.w	r4, r4, #3
 800bcfc:	42a0      	cmp	r0, r4
 800bcfe:	d0f8      	beq.n	800bcf2 <sbrk_aligned+0x22>
 800bd00:	1a21      	subs	r1, r4, r0
 800bd02:	4628      	mov	r0, r5
 800bd04:	f000 ffe4 	bl	800ccd0 <_sbrk_r>
 800bd08:	3001      	adds	r0, #1
 800bd0a:	d1f2      	bne.n	800bcf2 <sbrk_aligned+0x22>
 800bd0c:	e7ef      	b.n	800bcee <sbrk_aligned+0x1e>
 800bd0e:	bf00      	nop
 800bd10:	240007fc 	.word	0x240007fc

0800bd14 <_malloc_r>:
 800bd14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd18:	1ccd      	adds	r5, r1, #3
 800bd1a:	f025 0503 	bic.w	r5, r5, #3
 800bd1e:	3508      	adds	r5, #8
 800bd20:	2d0c      	cmp	r5, #12
 800bd22:	bf38      	it	cc
 800bd24:	250c      	movcc	r5, #12
 800bd26:	2d00      	cmp	r5, #0
 800bd28:	4606      	mov	r6, r0
 800bd2a:	db01      	blt.n	800bd30 <_malloc_r+0x1c>
 800bd2c:	42a9      	cmp	r1, r5
 800bd2e:	d904      	bls.n	800bd3a <_malloc_r+0x26>
 800bd30:	230c      	movs	r3, #12
 800bd32:	6033      	str	r3, [r6, #0]
 800bd34:	2000      	movs	r0, #0
 800bd36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800be10 <_malloc_r+0xfc>
 800bd3e:	f000 f869 	bl	800be14 <__malloc_lock>
 800bd42:	f8d8 3000 	ldr.w	r3, [r8]
 800bd46:	461c      	mov	r4, r3
 800bd48:	bb44      	cbnz	r4, 800bd9c <_malloc_r+0x88>
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	4630      	mov	r0, r6
 800bd4e:	f7ff ffbf 	bl	800bcd0 <sbrk_aligned>
 800bd52:	1c43      	adds	r3, r0, #1
 800bd54:	4604      	mov	r4, r0
 800bd56:	d158      	bne.n	800be0a <_malloc_r+0xf6>
 800bd58:	f8d8 4000 	ldr.w	r4, [r8]
 800bd5c:	4627      	mov	r7, r4
 800bd5e:	2f00      	cmp	r7, #0
 800bd60:	d143      	bne.n	800bdea <_malloc_r+0xd6>
 800bd62:	2c00      	cmp	r4, #0
 800bd64:	d04b      	beq.n	800bdfe <_malloc_r+0xea>
 800bd66:	6823      	ldr	r3, [r4, #0]
 800bd68:	4639      	mov	r1, r7
 800bd6a:	4630      	mov	r0, r6
 800bd6c:	eb04 0903 	add.w	r9, r4, r3
 800bd70:	f000 ffae 	bl	800ccd0 <_sbrk_r>
 800bd74:	4581      	cmp	r9, r0
 800bd76:	d142      	bne.n	800bdfe <_malloc_r+0xea>
 800bd78:	6821      	ldr	r1, [r4, #0]
 800bd7a:	1a6d      	subs	r5, r5, r1
 800bd7c:	4629      	mov	r1, r5
 800bd7e:	4630      	mov	r0, r6
 800bd80:	f7ff ffa6 	bl	800bcd0 <sbrk_aligned>
 800bd84:	3001      	adds	r0, #1
 800bd86:	d03a      	beq.n	800bdfe <_malloc_r+0xea>
 800bd88:	6823      	ldr	r3, [r4, #0]
 800bd8a:	442b      	add	r3, r5
 800bd8c:	6023      	str	r3, [r4, #0]
 800bd8e:	f8d8 3000 	ldr.w	r3, [r8]
 800bd92:	685a      	ldr	r2, [r3, #4]
 800bd94:	bb62      	cbnz	r2, 800bdf0 <_malloc_r+0xdc>
 800bd96:	f8c8 7000 	str.w	r7, [r8]
 800bd9a:	e00f      	b.n	800bdbc <_malloc_r+0xa8>
 800bd9c:	6822      	ldr	r2, [r4, #0]
 800bd9e:	1b52      	subs	r2, r2, r5
 800bda0:	d420      	bmi.n	800bde4 <_malloc_r+0xd0>
 800bda2:	2a0b      	cmp	r2, #11
 800bda4:	d917      	bls.n	800bdd6 <_malloc_r+0xc2>
 800bda6:	1961      	adds	r1, r4, r5
 800bda8:	42a3      	cmp	r3, r4
 800bdaa:	6025      	str	r5, [r4, #0]
 800bdac:	bf18      	it	ne
 800bdae:	6059      	strne	r1, [r3, #4]
 800bdb0:	6863      	ldr	r3, [r4, #4]
 800bdb2:	bf08      	it	eq
 800bdb4:	f8c8 1000 	streq.w	r1, [r8]
 800bdb8:	5162      	str	r2, [r4, r5]
 800bdba:	604b      	str	r3, [r1, #4]
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	f000 f82f 	bl	800be20 <__malloc_unlock>
 800bdc2:	f104 000b 	add.w	r0, r4, #11
 800bdc6:	1d23      	adds	r3, r4, #4
 800bdc8:	f020 0007 	bic.w	r0, r0, #7
 800bdcc:	1ac2      	subs	r2, r0, r3
 800bdce:	bf1c      	itt	ne
 800bdd0:	1a1b      	subne	r3, r3, r0
 800bdd2:	50a3      	strne	r3, [r4, r2]
 800bdd4:	e7af      	b.n	800bd36 <_malloc_r+0x22>
 800bdd6:	6862      	ldr	r2, [r4, #4]
 800bdd8:	42a3      	cmp	r3, r4
 800bdda:	bf0c      	ite	eq
 800bddc:	f8c8 2000 	streq.w	r2, [r8]
 800bde0:	605a      	strne	r2, [r3, #4]
 800bde2:	e7eb      	b.n	800bdbc <_malloc_r+0xa8>
 800bde4:	4623      	mov	r3, r4
 800bde6:	6864      	ldr	r4, [r4, #4]
 800bde8:	e7ae      	b.n	800bd48 <_malloc_r+0x34>
 800bdea:	463c      	mov	r4, r7
 800bdec:	687f      	ldr	r7, [r7, #4]
 800bdee:	e7b6      	b.n	800bd5e <_malloc_r+0x4a>
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	42a3      	cmp	r3, r4
 800bdf6:	d1fb      	bne.n	800bdf0 <_malloc_r+0xdc>
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	6053      	str	r3, [r2, #4]
 800bdfc:	e7de      	b.n	800bdbc <_malloc_r+0xa8>
 800bdfe:	230c      	movs	r3, #12
 800be00:	6033      	str	r3, [r6, #0]
 800be02:	4630      	mov	r0, r6
 800be04:	f000 f80c 	bl	800be20 <__malloc_unlock>
 800be08:	e794      	b.n	800bd34 <_malloc_r+0x20>
 800be0a:	6005      	str	r5, [r0, #0]
 800be0c:	e7d6      	b.n	800bdbc <_malloc_r+0xa8>
 800be0e:	bf00      	nop
 800be10:	24000800 	.word	0x24000800

0800be14 <__malloc_lock>:
 800be14:	4801      	ldr	r0, [pc, #4]	@ (800be1c <__malloc_lock+0x8>)
 800be16:	f000 bfa8 	b.w	800cd6a <__retarget_lock_acquire_recursive>
 800be1a:	bf00      	nop
 800be1c:	24000944 	.word	0x24000944

0800be20 <__malloc_unlock>:
 800be20:	4801      	ldr	r0, [pc, #4]	@ (800be28 <__malloc_unlock+0x8>)
 800be22:	f000 bfa3 	b.w	800cd6c <__retarget_lock_release_recursive>
 800be26:	bf00      	nop
 800be28:	24000944 	.word	0x24000944

0800be2c <realloc>:
 800be2c:	4b02      	ldr	r3, [pc, #8]	@ (800be38 <realloc+0xc>)
 800be2e:	460a      	mov	r2, r1
 800be30:	4601      	mov	r1, r0
 800be32:	6818      	ldr	r0, [r3, #0]
 800be34:	f000 b802 	b.w	800be3c <_realloc_r>
 800be38:	240001d4 	.word	0x240001d4

0800be3c <_realloc_r>:
 800be3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be40:	4607      	mov	r7, r0
 800be42:	4614      	mov	r4, r2
 800be44:	460d      	mov	r5, r1
 800be46:	b921      	cbnz	r1, 800be52 <_realloc_r+0x16>
 800be48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be4c:	4611      	mov	r1, r2
 800be4e:	f7ff bf61 	b.w	800bd14 <_malloc_r>
 800be52:	b92a      	cbnz	r2, 800be60 <_realloc_r+0x24>
 800be54:	f001 fd82 	bl	800d95c <_free_r>
 800be58:	4625      	mov	r5, r4
 800be5a:	4628      	mov	r0, r5
 800be5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be60:	f002 f952 	bl	800e108 <_malloc_usable_size_r>
 800be64:	4284      	cmp	r4, r0
 800be66:	4606      	mov	r6, r0
 800be68:	d802      	bhi.n	800be70 <_realloc_r+0x34>
 800be6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be6e:	d8f4      	bhi.n	800be5a <_realloc_r+0x1e>
 800be70:	4621      	mov	r1, r4
 800be72:	4638      	mov	r0, r7
 800be74:	f7ff ff4e 	bl	800bd14 <_malloc_r>
 800be78:	4680      	mov	r8, r0
 800be7a:	b908      	cbnz	r0, 800be80 <_realloc_r+0x44>
 800be7c:	4645      	mov	r5, r8
 800be7e:	e7ec      	b.n	800be5a <_realloc_r+0x1e>
 800be80:	42b4      	cmp	r4, r6
 800be82:	4622      	mov	r2, r4
 800be84:	4629      	mov	r1, r5
 800be86:	bf28      	it	cs
 800be88:	4632      	movcs	r2, r6
 800be8a:	f000 ff70 	bl	800cd6e <memcpy>
 800be8e:	4629      	mov	r1, r5
 800be90:	4638      	mov	r0, r7
 800be92:	f001 fd63 	bl	800d95c <_free_r>
 800be96:	e7f1      	b.n	800be7c <_realloc_r+0x40>

0800be98 <__cvt>:
 800be98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be9a:	ed2d 8b02 	vpush	{d8}
 800be9e:	eeb0 8b40 	vmov.f64	d8, d0
 800bea2:	b085      	sub	sp, #20
 800bea4:	4617      	mov	r7, r2
 800bea6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800bea8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800beaa:	ee18 2a90 	vmov	r2, s17
 800beae:	f025 0520 	bic.w	r5, r5, #32
 800beb2:	2a00      	cmp	r2, #0
 800beb4:	bfb6      	itet	lt
 800beb6:	222d      	movlt	r2, #45	@ 0x2d
 800beb8:	2200      	movge	r2, #0
 800beba:	eeb1 8b40 	vneglt.f64	d8, d0
 800bebe:	2d46      	cmp	r5, #70	@ 0x46
 800bec0:	460c      	mov	r4, r1
 800bec2:	701a      	strb	r2, [r3, #0]
 800bec4:	d004      	beq.n	800bed0 <__cvt+0x38>
 800bec6:	2d45      	cmp	r5, #69	@ 0x45
 800bec8:	d100      	bne.n	800becc <__cvt+0x34>
 800beca:	3401      	adds	r4, #1
 800becc:	2102      	movs	r1, #2
 800bece:	e000      	b.n	800bed2 <__cvt+0x3a>
 800bed0:	2103      	movs	r1, #3
 800bed2:	ab03      	add	r3, sp, #12
 800bed4:	9301      	str	r3, [sp, #4]
 800bed6:	ab02      	add	r3, sp, #8
 800bed8:	9300      	str	r3, [sp, #0]
 800beda:	4622      	mov	r2, r4
 800bedc:	4633      	mov	r3, r6
 800bede:	eeb0 0b48 	vmov.f64	d0, d8
 800bee2:	f000 ffdd 	bl	800cea0 <_dtoa_r>
 800bee6:	2d47      	cmp	r5, #71	@ 0x47
 800bee8:	d114      	bne.n	800bf14 <__cvt+0x7c>
 800beea:	07fb      	lsls	r3, r7, #31
 800beec:	d50a      	bpl.n	800bf04 <__cvt+0x6c>
 800beee:	1902      	adds	r2, r0, r4
 800bef0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bef8:	bf08      	it	eq
 800befa:	9203      	streq	r2, [sp, #12]
 800befc:	2130      	movs	r1, #48	@ 0x30
 800befe:	9b03      	ldr	r3, [sp, #12]
 800bf00:	4293      	cmp	r3, r2
 800bf02:	d319      	bcc.n	800bf38 <__cvt+0xa0>
 800bf04:	9b03      	ldr	r3, [sp, #12]
 800bf06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf08:	1a1b      	subs	r3, r3, r0
 800bf0a:	6013      	str	r3, [r2, #0]
 800bf0c:	b005      	add	sp, #20
 800bf0e:	ecbd 8b02 	vpop	{d8}
 800bf12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf14:	2d46      	cmp	r5, #70	@ 0x46
 800bf16:	eb00 0204 	add.w	r2, r0, r4
 800bf1a:	d1e9      	bne.n	800bef0 <__cvt+0x58>
 800bf1c:	7803      	ldrb	r3, [r0, #0]
 800bf1e:	2b30      	cmp	r3, #48	@ 0x30
 800bf20:	d107      	bne.n	800bf32 <__cvt+0x9a>
 800bf22:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bf26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf2a:	bf1c      	itt	ne
 800bf2c:	f1c4 0401 	rsbne	r4, r4, #1
 800bf30:	6034      	strne	r4, [r6, #0]
 800bf32:	6833      	ldr	r3, [r6, #0]
 800bf34:	441a      	add	r2, r3
 800bf36:	e7db      	b.n	800bef0 <__cvt+0x58>
 800bf38:	1c5c      	adds	r4, r3, #1
 800bf3a:	9403      	str	r4, [sp, #12]
 800bf3c:	7019      	strb	r1, [r3, #0]
 800bf3e:	e7de      	b.n	800befe <__cvt+0x66>

0800bf40 <__exponent>:
 800bf40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf42:	2900      	cmp	r1, #0
 800bf44:	bfba      	itte	lt
 800bf46:	4249      	neglt	r1, r1
 800bf48:	232d      	movlt	r3, #45	@ 0x2d
 800bf4a:	232b      	movge	r3, #43	@ 0x2b
 800bf4c:	2909      	cmp	r1, #9
 800bf4e:	7002      	strb	r2, [r0, #0]
 800bf50:	7043      	strb	r3, [r0, #1]
 800bf52:	dd29      	ble.n	800bfa8 <__exponent+0x68>
 800bf54:	f10d 0307 	add.w	r3, sp, #7
 800bf58:	461d      	mov	r5, r3
 800bf5a:	270a      	movs	r7, #10
 800bf5c:	461a      	mov	r2, r3
 800bf5e:	fbb1 f6f7 	udiv	r6, r1, r7
 800bf62:	fb07 1416 	mls	r4, r7, r6, r1
 800bf66:	3430      	adds	r4, #48	@ 0x30
 800bf68:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bf6c:	460c      	mov	r4, r1
 800bf6e:	2c63      	cmp	r4, #99	@ 0x63
 800bf70:	f103 33ff 	add.w	r3, r3, #4294967295
 800bf74:	4631      	mov	r1, r6
 800bf76:	dcf1      	bgt.n	800bf5c <__exponent+0x1c>
 800bf78:	3130      	adds	r1, #48	@ 0x30
 800bf7a:	1e94      	subs	r4, r2, #2
 800bf7c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bf80:	1c41      	adds	r1, r0, #1
 800bf82:	4623      	mov	r3, r4
 800bf84:	42ab      	cmp	r3, r5
 800bf86:	d30a      	bcc.n	800bf9e <__exponent+0x5e>
 800bf88:	f10d 0309 	add.w	r3, sp, #9
 800bf8c:	1a9b      	subs	r3, r3, r2
 800bf8e:	42ac      	cmp	r4, r5
 800bf90:	bf88      	it	hi
 800bf92:	2300      	movhi	r3, #0
 800bf94:	3302      	adds	r3, #2
 800bf96:	4403      	add	r3, r0
 800bf98:	1a18      	subs	r0, r3, r0
 800bf9a:	b003      	add	sp, #12
 800bf9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf9e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bfa2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bfa6:	e7ed      	b.n	800bf84 <__exponent+0x44>
 800bfa8:	2330      	movs	r3, #48	@ 0x30
 800bfaa:	3130      	adds	r1, #48	@ 0x30
 800bfac:	7083      	strb	r3, [r0, #2]
 800bfae:	70c1      	strb	r1, [r0, #3]
 800bfb0:	1d03      	adds	r3, r0, #4
 800bfb2:	e7f1      	b.n	800bf98 <__exponent+0x58>
 800bfb4:	0000      	movs	r0, r0
	...

0800bfb8 <_printf_float>:
 800bfb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfbc:	b08d      	sub	sp, #52	@ 0x34
 800bfbe:	460c      	mov	r4, r1
 800bfc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bfc4:	4616      	mov	r6, r2
 800bfc6:	461f      	mov	r7, r3
 800bfc8:	4605      	mov	r5, r0
 800bfca:	f000 fe49 	bl	800cc60 <_localeconv_r>
 800bfce:	f8d0 b000 	ldr.w	fp, [r0]
 800bfd2:	4658      	mov	r0, fp
 800bfd4:	f7f4 f9d4 	bl	8000380 <strlen>
 800bfd8:	2300      	movs	r3, #0
 800bfda:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfdc:	f8d8 3000 	ldr.w	r3, [r8]
 800bfe0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800bfe4:	6822      	ldr	r2, [r4, #0]
 800bfe6:	9005      	str	r0, [sp, #20]
 800bfe8:	3307      	adds	r3, #7
 800bfea:	f023 0307 	bic.w	r3, r3, #7
 800bfee:	f103 0108 	add.w	r1, r3, #8
 800bff2:	f8c8 1000 	str.w	r1, [r8]
 800bff6:	ed93 0b00 	vldr	d0, [r3]
 800bffa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800c258 <_printf_float+0x2a0>
 800bffe:	eeb0 7bc0 	vabs.f64	d7, d0
 800c002:	eeb4 7b46 	vcmp.f64	d7, d6
 800c006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c00a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c00e:	dd24      	ble.n	800c05a <_printf_float+0xa2>
 800c010:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c018:	d502      	bpl.n	800c020 <_printf_float+0x68>
 800c01a:	232d      	movs	r3, #45	@ 0x2d
 800c01c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c020:	498f      	ldr	r1, [pc, #572]	@ (800c260 <_printf_float+0x2a8>)
 800c022:	4b90      	ldr	r3, [pc, #576]	@ (800c264 <_printf_float+0x2ac>)
 800c024:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c028:	bf8c      	ite	hi
 800c02a:	4688      	movhi	r8, r1
 800c02c:	4698      	movls	r8, r3
 800c02e:	f022 0204 	bic.w	r2, r2, #4
 800c032:	2303      	movs	r3, #3
 800c034:	6123      	str	r3, [r4, #16]
 800c036:	6022      	str	r2, [r4, #0]
 800c038:	f04f 0a00 	mov.w	sl, #0
 800c03c:	9700      	str	r7, [sp, #0]
 800c03e:	4633      	mov	r3, r6
 800c040:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c042:	4621      	mov	r1, r4
 800c044:	4628      	mov	r0, r5
 800c046:	f000 f9d1 	bl	800c3ec <_printf_common>
 800c04a:	3001      	adds	r0, #1
 800c04c:	f040 8089 	bne.w	800c162 <_printf_float+0x1aa>
 800c050:	f04f 30ff 	mov.w	r0, #4294967295
 800c054:	b00d      	add	sp, #52	@ 0x34
 800c056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c05a:	eeb4 0b40 	vcmp.f64	d0, d0
 800c05e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c062:	d709      	bvc.n	800c078 <_printf_float+0xc0>
 800c064:	ee10 3a90 	vmov	r3, s1
 800c068:	2b00      	cmp	r3, #0
 800c06a:	bfbc      	itt	lt
 800c06c:	232d      	movlt	r3, #45	@ 0x2d
 800c06e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c072:	497d      	ldr	r1, [pc, #500]	@ (800c268 <_printf_float+0x2b0>)
 800c074:	4b7d      	ldr	r3, [pc, #500]	@ (800c26c <_printf_float+0x2b4>)
 800c076:	e7d5      	b.n	800c024 <_printf_float+0x6c>
 800c078:	6863      	ldr	r3, [r4, #4]
 800c07a:	1c59      	adds	r1, r3, #1
 800c07c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c080:	d139      	bne.n	800c0f6 <_printf_float+0x13e>
 800c082:	2306      	movs	r3, #6
 800c084:	6063      	str	r3, [r4, #4]
 800c086:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c08a:	2300      	movs	r3, #0
 800c08c:	6022      	str	r2, [r4, #0]
 800c08e:	9303      	str	r3, [sp, #12]
 800c090:	ab0a      	add	r3, sp, #40	@ 0x28
 800c092:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c096:	ab09      	add	r3, sp, #36	@ 0x24
 800c098:	9300      	str	r3, [sp, #0]
 800c09a:	6861      	ldr	r1, [r4, #4]
 800c09c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c0a0:	4628      	mov	r0, r5
 800c0a2:	f7ff fef9 	bl	800be98 <__cvt>
 800c0a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c0aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c0ac:	4680      	mov	r8, r0
 800c0ae:	d129      	bne.n	800c104 <_printf_float+0x14c>
 800c0b0:	1cc8      	adds	r0, r1, #3
 800c0b2:	db02      	blt.n	800c0ba <_printf_float+0x102>
 800c0b4:	6863      	ldr	r3, [r4, #4]
 800c0b6:	4299      	cmp	r1, r3
 800c0b8:	dd41      	ble.n	800c13e <_printf_float+0x186>
 800c0ba:	f1a9 0902 	sub.w	r9, r9, #2
 800c0be:	fa5f f989 	uxtb.w	r9, r9
 800c0c2:	3901      	subs	r1, #1
 800c0c4:	464a      	mov	r2, r9
 800c0c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c0ca:	9109      	str	r1, [sp, #36]	@ 0x24
 800c0cc:	f7ff ff38 	bl	800bf40 <__exponent>
 800c0d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c0d2:	1813      	adds	r3, r2, r0
 800c0d4:	2a01      	cmp	r2, #1
 800c0d6:	4682      	mov	sl, r0
 800c0d8:	6123      	str	r3, [r4, #16]
 800c0da:	dc02      	bgt.n	800c0e2 <_printf_float+0x12a>
 800c0dc:	6822      	ldr	r2, [r4, #0]
 800c0de:	07d2      	lsls	r2, r2, #31
 800c0e0:	d501      	bpl.n	800c0e6 <_printf_float+0x12e>
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	6123      	str	r3, [r4, #16]
 800c0e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d0a6      	beq.n	800c03c <_printf_float+0x84>
 800c0ee:	232d      	movs	r3, #45	@ 0x2d
 800c0f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0f4:	e7a2      	b.n	800c03c <_printf_float+0x84>
 800c0f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c0fa:	d1c4      	bne.n	800c086 <_printf_float+0xce>
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d1c2      	bne.n	800c086 <_printf_float+0xce>
 800c100:	2301      	movs	r3, #1
 800c102:	e7bf      	b.n	800c084 <_printf_float+0xcc>
 800c104:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c108:	d9db      	bls.n	800c0c2 <_printf_float+0x10a>
 800c10a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800c10e:	d118      	bne.n	800c142 <_printf_float+0x18a>
 800c110:	2900      	cmp	r1, #0
 800c112:	6863      	ldr	r3, [r4, #4]
 800c114:	dd0b      	ble.n	800c12e <_printf_float+0x176>
 800c116:	6121      	str	r1, [r4, #16]
 800c118:	b913      	cbnz	r3, 800c120 <_printf_float+0x168>
 800c11a:	6822      	ldr	r2, [r4, #0]
 800c11c:	07d0      	lsls	r0, r2, #31
 800c11e:	d502      	bpl.n	800c126 <_printf_float+0x16e>
 800c120:	3301      	adds	r3, #1
 800c122:	440b      	add	r3, r1
 800c124:	6123      	str	r3, [r4, #16]
 800c126:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c128:	f04f 0a00 	mov.w	sl, #0
 800c12c:	e7db      	b.n	800c0e6 <_printf_float+0x12e>
 800c12e:	b913      	cbnz	r3, 800c136 <_printf_float+0x17e>
 800c130:	6822      	ldr	r2, [r4, #0]
 800c132:	07d2      	lsls	r2, r2, #31
 800c134:	d501      	bpl.n	800c13a <_printf_float+0x182>
 800c136:	3302      	adds	r3, #2
 800c138:	e7f4      	b.n	800c124 <_printf_float+0x16c>
 800c13a:	2301      	movs	r3, #1
 800c13c:	e7f2      	b.n	800c124 <_printf_float+0x16c>
 800c13e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800c142:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c144:	4299      	cmp	r1, r3
 800c146:	db05      	blt.n	800c154 <_printf_float+0x19c>
 800c148:	6823      	ldr	r3, [r4, #0]
 800c14a:	6121      	str	r1, [r4, #16]
 800c14c:	07d8      	lsls	r0, r3, #31
 800c14e:	d5ea      	bpl.n	800c126 <_printf_float+0x16e>
 800c150:	1c4b      	adds	r3, r1, #1
 800c152:	e7e7      	b.n	800c124 <_printf_float+0x16c>
 800c154:	2900      	cmp	r1, #0
 800c156:	bfd4      	ite	le
 800c158:	f1c1 0202 	rsble	r2, r1, #2
 800c15c:	2201      	movgt	r2, #1
 800c15e:	4413      	add	r3, r2
 800c160:	e7e0      	b.n	800c124 <_printf_float+0x16c>
 800c162:	6823      	ldr	r3, [r4, #0]
 800c164:	055a      	lsls	r2, r3, #21
 800c166:	d407      	bmi.n	800c178 <_printf_float+0x1c0>
 800c168:	6923      	ldr	r3, [r4, #16]
 800c16a:	4642      	mov	r2, r8
 800c16c:	4631      	mov	r1, r6
 800c16e:	4628      	mov	r0, r5
 800c170:	47b8      	blx	r7
 800c172:	3001      	adds	r0, #1
 800c174:	d12a      	bne.n	800c1cc <_printf_float+0x214>
 800c176:	e76b      	b.n	800c050 <_printf_float+0x98>
 800c178:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c17c:	f240 80e0 	bls.w	800c340 <_printf_float+0x388>
 800c180:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c184:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c18c:	d133      	bne.n	800c1f6 <_printf_float+0x23e>
 800c18e:	4a38      	ldr	r2, [pc, #224]	@ (800c270 <_printf_float+0x2b8>)
 800c190:	2301      	movs	r3, #1
 800c192:	4631      	mov	r1, r6
 800c194:	4628      	mov	r0, r5
 800c196:	47b8      	blx	r7
 800c198:	3001      	adds	r0, #1
 800c19a:	f43f af59 	beq.w	800c050 <_printf_float+0x98>
 800c19e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c1a2:	4543      	cmp	r3, r8
 800c1a4:	db02      	blt.n	800c1ac <_printf_float+0x1f4>
 800c1a6:	6823      	ldr	r3, [r4, #0]
 800c1a8:	07d8      	lsls	r0, r3, #31
 800c1aa:	d50f      	bpl.n	800c1cc <_printf_float+0x214>
 800c1ac:	9b05      	ldr	r3, [sp, #20]
 800c1ae:	465a      	mov	r2, fp
 800c1b0:	4631      	mov	r1, r6
 800c1b2:	4628      	mov	r0, r5
 800c1b4:	47b8      	blx	r7
 800c1b6:	3001      	adds	r0, #1
 800c1b8:	f43f af4a 	beq.w	800c050 <_printf_float+0x98>
 800c1bc:	f04f 0900 	mov.w	r9, #0
 800c1c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1c4:	f104 0a1a 	add.w	sl, r4, #26
 800c1c8:	45c8      	cmp	r8, r9
 800c1ca:	dc09      	bgt.n	800c1e0 <_printf_float+0x228>
 800c1cc:	6823      	ldr	r3, [r4, #0]
 800c1ce:	079b      	lsls	r3, r3, #30
 800c1d0:	f100 8107 	bmi.w	800c3e2 <_printf_float+0x42a>
 800c1d4:	68e0      	ldr	r0, [r4, #12]
 800c1d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c1d8:	4298      	cmp	r0, r3
 800c1da:	bfb8      	it	lt
 800c1dc:	4618      	movlt	r0, r3
 800c1de:	e739      	b.n	800c054 <_printf_float+0x9c>
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	4652      	mov	r2, sl
 800c1e4:	4631      	mov	r1, r6
 800c1e6:	4628      	mov	r0, r5
 800c1e8:	47b8      	blx	r7
 800c1ea:	3001      	adds	r0, #1
 800c1ec:	f43f af30 	beq.w	800c050 <_printf_float+0x98>
 800c1f0:	f109 0901 	add.w	r9, r9, #1
 800c1f4:	e7e8      	b.n	800c1c8 <_printf_float+0x210>
 800c1f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	dc3b      	bgt.n	800c274 <_printf_float+0x2bc>
 800c1fc:	4a1c      	ldr	r2, [pc, #112]	@ (800c270 <_printf_float+0x2b8>)
 800c1fe:	2301      	movs	r3, #1
 800c200:	4631      	mov	r1, r6
 800c202:	4628      	mov	r0, r5
 800c204:	47b8      	blx	r7
 800c206:	3001      	adds	r0, #1
 800c208:	f43f af22 	beq.w	800c050 <_printf_float+0x98>
 800c20c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c210:	ea59 0303 	orrs.w	r3, r9, r3
 800c214:	d102      	bne.n	800c21c <_printf_float+0x264>
 800c216:	6823      	ldr	r3, [r4, #0]
 800c218:	07d9      	lsls	r1, r3, #31
 800c21a:	d5d7      	bpl.n	800c1cc <_printf_float+0x214>
 800c21c:	9b05      	ldr	r3, [sp, #20]
 800c21e:	465a      	mov	r2, fp
 800c220:	4631      	mov	r1, r6
 800c222:	4628      	mov	r0, r5
 800c224:	47b8      	blx	r7
 800c226:	3001      	adds	r0, #1
 800c228:	f43f af12 	beq.w	800c050 <_printf_float+0x98>
 800c22c:	f04f 0a00 	mov.w	sl, #0
 800c230:	f104 0b1a 	add.w	fp, r4, #26
 800c234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c236:	425b      	negs	r3, r3
 800c238:	4553      	cmp	r3, sl
 800c23a:	dc01      	bgt.n	800c240 <_printf_float+0x288>
 800c23c:	464b      	mov	r3, r9
 800c23e:	e794      	b.n	800c16a <_printf_float+0x1b2>
 800c240:	2301      	movs	r3, #1
 800c242:	465a      	mov	r2, fp
 800c244:	4631      	mov	r1, r6
 800c246:	4628      	mov	r0, r5
 800c248:	47b8      	blx	r7
 800c24a:	3001      	adds	r0, #1
 800c24c:	f43f af00 	beq.w	800c050 <_printf_float+0x98>
 800c250:	f10a 0a01 	add.w	sl, sl, #1
 800c254:	e7ee      	b.n	800c234 <_printf_float+0x27c>
 800c256:	bf00      	nop
 800c258:	ffffffff 	.word	0xffffffff
 800c25c:	7fefffff 	.word	0x7fefffff
 800c260:	0800f999 	.word	0x0800f999
 800c264:	0800f995 	.word	0x0800f995
 800c268:	0800f9a1 	.word	0x0800f9a1
 800c26c:	0800f99d 	.word	0x0800f99d
 800c270:	0800fade 	.word	0x0800fade
 800c274:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c276:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c27a:	4553      	cmp	r3, sl
 800c27c:	bfa8      	it	ge
 800c27e:	4653      	movge	r3, sl
 800c280:	2b00      	cmp	r3, #0
 800c282:	4699      	mov	r9, r3
 800c284:	dc37      	bgt.n	800c2f6 <_printf_float+0x33e>
 800c286:	2300      	movs	r3, #0
 800c288:	9307      	str	r3, [sp, #28]
 800c28a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c28e:	f104 021a 	add.w	r2, r4, #26
 800c292:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c294:	9907      	ldr	r1, [sp, #28]
 800c296:	9306      	str	r3, [sp, #24]
 800c298:	eba3 0309 	sub.w	r3, r3, r9
 800c29c:	428b      	cmp	r3, r1
 800c29e:	dc31      	bgt.n	800c304 <_printf_float+0x34c>
 800c2a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2a2:	459a      	cmp	sl, r3
 800c2a4:	dc3b      	bgt.n	800c31e <_printf_float+0x366>
 800c2a6:	6823      	ldr	r3, [r4, #0]
 800c2a8:	07da      	lsls	r2, r3, #31
 800c2aa:	d438      	bmi.n	800c31e <_printf_float+0x366>
 800c2ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ae:	ebaa 0903 	sub.w	r9, sl, r3
 800c2b2:	9b06      	ldr	r3, [sp, #24]
 800c2b4:	ebaa 0303 	sub.w	r3, sl, r3
 800c2b8:	4599      	cmp	r9, r3
 800c2ba:	bfa8      	it	ge
 800c2bc:	4699      	movge	r9, r3
 800c2be:	f1b9 0f00 	cmp.w	r9, #0
 800c2c2:	dc34      	bgt.n	800c32e <_printf_float+0x376>
 800c2c4:	f04f 0800 	mov.w	r8, #0
 800c2c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c2cc:	f104 0b1a 	add.w	fp, r4, #26
 800c2d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2d2:	ebaa 0303 	sub.w	r3, sl, r3
 800c2d6:	eba3 0309 	sub.w	r3, r3, r9
 800c2da:	4543      	cmp	r3, r8
 800c2dc:	f77f af76 	ble.w	800c1cc <_printf_float+0x214>
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	465a      	mov	r2, fp
 800c2e4:	4631      	mov	r1, r6
 800c2e6:	4628      	mov	r0, r5
 800c2e8:	47b8      	blx	r7
 800c2ea:	3001      	adds	r0, #1
 800c2ec:	f43f aeb0 	beq.w	800c050 <_printf_float+0x98>
 800c2f0:	f108 0801 	add.w	r8, r8, #1
 800c2f4:	e7ec      	b.n	800c2d0 <_printf_float+0x318>
 800c2f6:	4642      	mov	r2, r8
 800c2f8:	4631      	mov	r1, r6
 800c2fa:	4628      	mov	r0, r5
 800c2fc:	47b8      	blx	r7
 800c2fe:	3001      	adds	r0, #1
 800c300:	d1c1      	bne.n	800c286 <_printf_float+0x2ce>
 800c302:	e6a5      	b.n	800c050 <_printf_float+0x98>
 800c304:	2301      	movs	r3, #1
 800c306:	4631      	mov	r1, r6
 800c308:	4628      	mov	r0, r5
 800c30a:	9206      	str	r2, [sp, #24]
 800c30c:	47b8      	blx	r7
 800c30e:	3001      	adds	r0, #1
 800c310:	f43f ae9e 	beq.w	800c050 <_printf_float+0x98>
 800c314:	9b07      	ldr	r3, [sp, #28]
 800c316:	9a06      	ldr	r2, [sp, #24]
 800c318:	3301      	adds	r3, #1
 800c31a:	9307      	str	r3, [sp, #28]
 800c31c:	e7b9      	b.n	800c292 <_printf_float+0x2da>
 800c31e:	9b05      	ldr	r3, [sp, #20]
 800c320:	465a      	mov	r2, fp
 800c322:	4631      	mov	r1, r6
 800c324:	4628      	mov	r0, r5
 800c326:	47b8      	blx	r7
 800c328:	3001      	adds	r0, #1
 800c32a:	d1bf      	bne.n	800c2ac <_printf_float+0x2f4>
 800c32c:	e690      	b.n	800c050 <_printf_float+0x98>
 800c32e:	9a06      	ldr	r2, [sp, #24]
 800c330:	464b      	mov	r3, r9
 800c332:	4442      	add	r2, r8
 800c334:	4631      	mov	r1, r6
 800c336:	4628      	mov	r0, r5
 800c338:	47b8      	blx	r7
 800c33a:	3001      	adds	r0, #1
 800c33c:	d1c2      	bne.n	800c2c4 <_printf_float+0x30c>
 800c33e:	e687      	b.n	800c050 <_printf_float+0x98>
 800c340:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c344:	f1b9 0f01 	cmp.w	r9, #1
 800c348:	dc01      	bgt.n	800c34e <_printf_float+0x396>
 800c34a:	07db      	lsls	r3, r3, #31
 800c34c:	d536      	bpl.n	800c3bc <_printf_float+0x404>
 800c34e:	2301      	movs	r3, #1
 800c350:	4642      	mov	r2, r8
 800c352:	4631      	mov	r1, r6
 800c354:	4628      	mov	r0, r5
 800c356:	47b8      	blx	r7
 800c358:	3001      	adds	r0, #1
 800c35a:	f43f ae79 	beq.w	800c050 <_printf_float+0x98>
 800c35e:	9b05      	ldr	r3, [sp, #20]
 800c360:	465a      	mov	r2, fp
 800c362:	4631      	mov	r1, r6
 800c364:	4628      	mov	r0, r5
 800c366:	47b8      	blx	r7
 800c368:	3001      	adds	r0, #1
 800c36a:	f43f ae71 	beq.w	800c050 <_printf_float+0x98>
 800c36e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c372:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c37a:	f109 39ff 	add.w	r9, r9, #4294967295
 800c37e:	d018      	beq.n	800c3b2 <_printf_float+0x3fa>
 800c380:	464b      	mov	r3, r9
 800c382:	f108 0201 	add.w	r2, r8, #1
 800c386:	4631      	mov	r1, r6
 800c388:	4628      	mov	r0, r5
 800c38a:	47b8      	blx	r7
 800c38c:	3001      	adds	r0, #1
 800c38e:	d10c      	bne.n	800c3aa <_printf_float+0x3f2>
 800c390:	e65e      	b.n	800c050 <_printf_float+0x98>
 800c392:	2301      	movs	r3, #1
 800c394:	465a      	mov	r2, fp
 800c396:	4631      	mov	r1, r6
 800c398:	4628      	mov	r0, r5
 800c39a:	47b8      	blx	r7
 800c39c:	3001      	adds	r0, #1
 800c39e:	f43f ae57 	beq.w	800c050 <_printf_float+0x98>
 800c3a2:	f108 0801 	add.w	r8, r8, #1
 800c3a6:	45c8      	cmp	r8, r9
 800c3a8:	dbf3      	blt.n	800c392 <_printf_float+0x3da>
 800c3aa:	4653      	mov	r3, sl
 800c3ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c3b0:	e6dc      	b.n	800c16c <_printf_float+0x1b4>
 800c3b2:	f04f 0800 	mov.w	r8, #0
 800c3b6:	f104 0b1a 	add.w	fp, r4, #26
 800c3ba:	e7f4      	b.n	800c3a6 <_printf_float+0x3ee>
 800c3bc:	2301      	movs	r3, #1
 800c3be:	4642      	mov	r2, r8
 800c3c0:	e7e1      	b.n	800c386 <_printf_float+0x3ce>
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	464a      	mov	r2, r9
 800c3c6:	4631      	mov	r1, r6
 800c3c8:	4628      	mov	r0, r5
 800c3ca:	47b8      	blx	r7
 800c3cc:	3001      	adds	r0, #1
 800c3ce:	f43f ae3f 	beq.w	800c050 <_printf_float+0x98>
 800c3d2:	f108 0801 	add.w	r8, r8, #1
 800c3d6:	68e3      	ldr	r3, [r4, #12]
 800c3d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3da:	1a5b      	subs	r3, r3, r1
 800c3dc:	4543      	cmp	r3, r8
 800c3de:	dcf0      	bgt.n	800c3c2 <_printf_float+0x40a>
 800c3e0:	e6f8      	b.n	800c1d4 <_printf_float+0x21c>
 800c3e2:	f04f 0800 	mov.w	r8, #0
 800c3e6:	f104 0919 	add.w	r9, r4, #25
 800c3ea:	e7f4      	b.n	800c3d6 <_printf_float+0x41e>

0800c3ec <_printf_common>:
 800c3ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3f0:	4616      	mov	r6, r2
 800c3f2:	4698      	mov	r8, r3
 800c3f4:	688a      	ldr	r2, [r1, #8]
 800c3f6:	690b      	ldr	r3, [r1, #16]
 800c3f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c3fc:	4293      	cmp	r3, r2
 800c3fe:	bfb8      	it	lt
 800c400:	4613      	movlt	r3, r2
 800c402:	6033      	str	r3, [r6, #0]
 800c404:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c408:	4607      	mov	r7, r0
 800c40a:	460c      	mov	r4, r1
 800c40c:	b10a      	cbz	r2, 800c412 <_printf_common+0x26>
 800c40e:	3301      	adds	r3, #1
 800c410:	6033      	str	r3, [r6, #0]
 800c412:	6823      	ldr	r3, [r4, #0]
 800c414:	0699      	lsls	r1, r3, #26
 800c416:	bf42      	ittt	mi
 800c418:	6833      	ldrmi	r3, [r6, #0]
 800c41a:	3302      	addmi	r3, #2
 800c41c:	6033      	strmi	r3, [r6, #0]
 800c41e:	6825      	ldr	r5, [r4, #0]
 800c420:	f015 0506 	ands.w	r5, r5, #6
 800c424:	d106      	bne.n	800c434 <_printf_common+0x48>
 800c426:	f104 0a19 	add.w	sl, r4, #25
 800c42a:	68e3      	ldr	r3, [r4, #12]
 800c42c:	6832      	ldr	r2, [r6, #0]
 800c42e:	1a9b      	subs	r3, r3, r2
 800c430:	42ab      	cmp	r3, r5
 800c432:	dc26      	bgt.n	800c482 <_printf_common+0x96>
 800c434:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c438:	6822      	ldr	r2, [r4, #0]
 800c43a:	3b00      	subs	r3, #0
 800c43c:	bf18      	it	ne
 800c43e:	2301      	movne	r3, #1
 800c440:	0692      	lsls	r2, r2, #26
 800c442:	d42b      	bmi.n	800c49c <_printf_common+0xb0>
 800c444:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c448:	4641      	mov	r1, r8
 800c44a:	4638      	mov	r0, r7
 800c44c:	47c8      	blx	r9
 800c44e:	3001      	adds	r0, #1
 800c450:	d01e      	beq.n	800c490 <_printf_common+0xa4>
 800c452:	6823      	ldr	r3, [r4, #0]
 800c454:	6922      	ldr	r2, [r4, #16]
 800c456:	f003 0306 	and.w	r3, r3, #6
 800c45a:	2b04      	cmp	r3, #4
 800c45c:	bf02      	ittt	eq
 800c45e:	68e5      	ldreq	r5, [r4, #12]
 800c460:	6833      	ldreq	r3, [r6, #0]
 800c462:	1aed      	subeq	r5, r5, r3
 800c464:	68a3      	ldr	r3, [r4, #8]
 800c466:	bf0c      	ite	eq
 800c468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c46c:	2500      	movne	r5, #0
 800c46e:	4293      	cmp	r3, r2
 800c470:	bfc4      	itt	gt
 800c472:	1a9b      	subgt	r3, r3, r2
 800c474:	18ed      	addgt	r5, r5, r3
 800c476:	2600      	movs	r6, #0
 800c478:	341a      	adds	r4, #26
 800c47a:	42b5      	cmp	r5, r6
 800c47c:	d11a      	bne.n	800c4b4 <_printf_common+0xc8>
 800c47e:	2000      	movs	r0, #0
 800c480:	e008      	b.n	800c494 <_printf_common+0xa8>
 800c482:	2301      	movs	r3, #1
 800c484:	4652      	mov	r2, sl
 800c486:	4641      	mov	r1, r8
 800c488:	4638      	mov	r0, r7
 800c48a:	47c8      	blx	r9
 800c48c:	3001      	adds	r0, #1
 800c48e:	d103      	bne.n	800c498 <_printf_common+0xac>
 800c490:	f04f 30ff 	mov.w	r0, #4294967295
 800c494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c498:	3501      	adds	r5, #1
 800c49a:	e7c6      	b.n	800c42a <_printf_common+0x3e>
 800c49c:	18e1      	adds	r1, r4, r3
 800c49e:	1c5a      	adds	r2, r3, #1
 800c4a0:	2030      	movs	r0, #48	@ 0x30
 800c4a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c4a6:	4422      	add	r2, r4
 800c4a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c4ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c4b0:	3302      	adds	r3, #2
 800c4b2:	e7c7      	b.n	800c444 <_printf_common+0x58>
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	4622      	mov	r2, r4
 800c4b8:	4641      	mov	r1, r8
 800c4ba:	4638      	mov	r0, r7
 800c4bc:	47c8      	blx	r9
 800c4be:	3001      	adds	r0, #1
 800c4c0:	d0e6      	beq.n	800c490 <_printf_common+0xa4>
 800c4c2:	3601      	adds	r6, #1
 800c4c4:	e7d9      	b.n	800c47a <_printf_common+0x8e>
	...

0800c4c8 <_printf_i>:
 800c4c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c4cc:	7e0f      	ldrb	r7, [r1, #24]
 800c4ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c4d0:	2f78      	cmp	r7, #120	@ 0x78
 800c4d2:	4691      	mov	r9, r2
 800c4d4:	4680      	mov	r8, r0
 800c4d6:	460c      	mov	r4, r1
 800c4d8:	469a      	mov	sl, r3
 800c4da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c4de:	d807      	bhi.n	800c4f0 <_printf_i+0x28>
 800c4e0:	2f62      	cmp	r7, #98	@ 0x62
 800c4e2:	d80a      	bhi.n	800c4fa <_printf_i+0x32>
 800c4e4:	2f00      	cmp	r7, #0
 800c4e6:	f000 80d1 	beq.w	800c68c <_printf_i+0x1c4>
 800c4ea:	2f58      	cmp	r7, #88	@ 0x58
 800c4ec:	f000 80b8 	beq.w	800c660 <_printf_i+0x198>
 800c4f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c4f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c4f8:	e03a      	b.n	800c570 <_printf_i+0xa8>
 800c4fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c4fe:	2b15      	cmp	r3, #21
 800c500:	d8f6      	bhi.n	800c4f0 <_printf_i+0x28>
 800c502:	a101      	add	r1, pc, #4	@ (adr r1, 800c508 <_printf_i+0x40>)
 800c504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c508:	0800c561 	.word	0x0800c561
 800c50c:	0800c575 	.word	0x0800c575
 800c510:	0800c4f1 	.word	0x0800c4f1
 800c514:	0800c4f1 	.word	0x0800c4f1
 800c518:	0800c4f1 	.word	0x0800c4f1
 800c51c:	0800c4f1 	.word	0x0800c4f1
 800c520:	0800c575 	.word	0x0800c575
 800c524:	0800c4f1 	.word	0x0800c4f1
 800c528:	0800c4f1 	.word	0x0800c4f1
 800c52c:	0800c4f1 	.word	0x0800c4f1
 800c530:	0800c4f1 	.word	0x0800c4f1
 800c534:	0800c673 	.word	0x0800c673
 800c538:	0800c59f 	.word	0x0800c59f
 800c53c:	0800c62d 	.word	0x0800c62d
 800c540:	0800c4f1 	.word	0x0800c4f1
 800c544:	0800c4f1 	.word	0x0800c4f1
 800c548:	0800c695 	.word	0x0800c695
 800c54c:	0800c4f1 	.word	0x0800c4f1
 800c550:	0800c59f 	.word	0x0800c59f
 800c554:	0800c4f1 	.word	0x0800c4f1
 800c558:	0800c4f1 	.word	0x0800c4f1
 800c55c:	0800c635 	.word	0x0800c635
 800c560:	6833      	ldr	r3, [r6, #0]
 800c562:	1d1a      	adds	r2, r3, #4
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	6032      	str	r2, [r6, #0]
 800c568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c56c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c570:	2301      	movs	r3, #1
 800c572:	e09c      	b.n	800c6ae <_printf_i+0x1e6>
 800c574:	6833      	ldr	r3, [r6, #0]
 800c576:	6820      	ldr	r0, [r4, #0]
 800c578:	1d19      	adds	r1, r3, #4
 800c57a:	6031      	str	r1, [r6, #0]
 800c57c:	0606      	lsls	r6, r0, #24
 800c57e:	d501      	bpl.n	800c584 <_printf_i+0xbc>
 800c580:	681d      	ldr	r5, [r3, #0]
 800c582:	e003      	b.n	800c58c <_printf_i+0xc4>
 800c584:	0645      	lsls	r5, r0, #25
 800c586:	d5fb      	bpl.n	800c580 <_printf_i+0xb8>
 800c588:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c58c:	2d00      	cmp	r5, #0
 800c58e:	da03      	bge.n	800c598 <_printf_i+0xd0>
 800c590:	232d      	movs	r3, #45	@ 0x2d
 800c592:	426d      	negs	r5, r5
 800c594:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c598:	4858      	ldr	r0, [pc, #352]	@ (800c6fc <_printf_i+0x234>)
 800c59a:	230a      	movs	r3, #10
 800c59c:	e011      	b.n	800c5c2 <_printf_i+0xfa>
 800c59e:	6821      	ldr	r1, [r4, #0]
 800c5a0:	6833      	ldr	r3, [r6, #0]
 800c5a2:	0608      	lsls	r0, r1, #24
 800c5a4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c5a8:	d402      	bmi.n	800c5b0 <_printf_i+0xe8>
 800c5aa:	0649      	lsls	r1, r1, #25
 800c5ac:	bf48      	it	mi
 800c5ae:	b2ad      	uxthmi	r5, r5
 800c5b0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c5b2:	4852      	ldr	r0, [pc, #328]	@ (800c6fc <_printf_i+0x234>)
 800c5b4:	6033      	str	r3, [r6, #0]
 800c5b6:	bf14      	ite	ne
 800c5b8:	230a      	movne	r3, #10
 800c5ba:	2308      	moveq	r3, #8
 800c5bc:	2100      	movs	r1, #0
 800c5be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c5c2:	6866      	ldr	r6, [r4, #4]
 800c5c4:	60a6      	str	r6, [r4, #8]
 800c5c6:	2e00      	cmp	r6, #0
 800c5c8:	db05      	blt.n	800c5d6 <_printf_i+0x10e>
 800c5ca:	6821      	ldr	r1, [r4, #0]
 800c5cc:	432e      	orrs	r6, r5
 800c5ce:	f021 0104 	bic.w	r1, r1, #4
 800c5d2:	6021      	str	r1, [r4, #0]
 800c5d4:	d04b      	beq.n	800c66e <_printf_i+0x1a6>
 800c5d6:	4616      	mov	r6, r2
 800c5d8:	fbb5 f1f3 	udiv	r1, r5, r3
 800c5dc:	fb03 5711 	mls	r7, r3, r1, r5
 800c5e0:	5dc7      	ldrb	r7, [r0, r7]
 800c5e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c5e6:	462f      	mov	r7, r5
 800c5e8:	42bb      	cmp	r3, r7
 800c5ea:	460d      	mov	r5, r1
 800c5ec:	d9f4      	bls.n	800c5d8 <_printf_i+0x110>
 800c5ee:	2b08      	cmp	r3, #8
 800c5f0:	d10b      	bne.n	800c60a <_printf_i+0x142>
 800c5f2:	6823      	ldr	r3, [r4, #0]
 800c5f4:	07df      	lsls	r7, r3, #31
 800c5f6:	d508      	bpl.n	800c60a <_printf_i+0x142>
 800c5f8:	6923      	ldr	r3, [r4, #16]
 800c5fa:	6861      	ldr	r1, [r4, #4]
 800c5fc:	4299      	cmp	r1, r3
 800c5fe:	bfde      	ittt	le
 800c600:	2330      	movle	r3, #48	@ 0x30
 800c602:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c606:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c60a:	1b92      	subs	r2, r2, r6
 800c60c:	6122      	str	r2, [r4, #16]
 800c60e:	f8cd a000 	str.w	sl, [sp]
 800c612:	464b      	mov	r3, r9
 800c614:	aa03      	add	r2, sp, #12
 800c616:	4621      	mov	r1, r4
 800c618:	4640      	mov	r0, r8
 800c61a:	f7ff fee7 	bl	800c3ec <_printf_common>
 800c61e:	3001      	adds	r0, #1
 800c620:	d14a      	bne.n	800c6b8 <_printf_i+0x1f0>
 800c622:	f04f 30ff 	mov.w	r0, #4294967295
 800c626:	b004      	add	sp, #16
 800c628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c62c:	6823      	ldr	r3, [r4, #0]
 800c62e:	f043 0320 	orr.w	r3, r3, #32
 800c632:	6023      	str	r3, [r4, #0]
 800c634:	4832      	ldr	r0, [pc, #200]	@ (800c700 <_printf_i+0x238>)
 800c636:	2778      	movs	r7, #120	@ 0x78
 800c638:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c63c:	6823      	ldr	r3, [r4, #0]
 800c63e:	6831      	ldr	r1, [r6, #0]
 800c640:	061f      	lsls	r7, r3, #24
 800c642:	f851 5b04 	ldr.w	r5, [r1], #4
 800c646:	d402      	bmi.n	800c64e <_printf_i+0x186>
 800c648:	065f      	lsls	r7, r3, #25
 800c64a:	bf48      	it	mi
 800c64c:	b2ad      	uxthmi	r5, r5
 800c64e:	6031      	str	r1, [r6, #0]
 800c650:	07d9      	lsls	r1, r3, #31
 800c652:	bf44      	itt	mi
 800c654:	f043 0320 	orrmi.w	r3, r3, #32
 800c658:	6023      	strmi	r3, [r4, #0]
 800c65a:	b11d      	cbz	r5, 800c664 <_printf_i+0x19c>
 800c65c:	2310      	movs	r3, #16
 800c65e:	e7ad      	b.n	800c5bc <_printf_i+0xf4>
 800c660:	4826      	ldr	r0, [pc, #152]	@ (800c6fc <_printf_i+0x234>)
 800c662:	e7e9      	b.n	800c638 <_printf_i+0x170>
 800c664:	6823      	ldr	r3, [r4, #0]
 800c666:	f023 0320 	bic.w	r3, r3, #32
 800c66a:	6023      	str	r3, [r4, #0]
 800c66c:	e7f6      	b.n	800c65c <_printf_i+0x194>
 800c66e:	4616      	mov	r6, r2
 800c670:	e7bd      	b.n	800c5ee <_printf_i+0x126>
 800c672:	6833      	ldr	r3, [r6, #0]
 800c674:	6825      	ldr	r5, [r4, #0]
 800c676:	6961      	ldr	r1, [r4, #20]
 800c678:	1d18      	adds	r0, r3, #4
 800c67a:	6030      	str	r0, [r6, #0]
 800c67c:	062e      	lsls	r6, r5, #24
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	d501      	bpl.n	800c686 <_printf_i+0x1be>
 800c682:	6019      	str	r1, [r3, #0]
 800c684:	e002      	b.n	800c68c <_printf_i+0x1c4>
 800c686:	0668      	lsls	r0, r5, #25
 800c688:	d5fb      	bpl.n	800c682 <_printf_i+0x1ba>
 800c68a:	8019      	strh	r1, [r3, #0]
 800c68c:	2300      	movs	r3, #0
 800c68e:	6123      	str	r3, [r4, #16]
 800c690:	4616      	mov	r6, r2
 800c692:	e7bc      	b.n	800c60e <_printf_i+0x146>
 800c694:	6833      	ldr	r3, [r6, #0]
 800c696:	1d1a      	adds	r2, r3, #4
 800c698:	6032      	str	r2, [r6, #0]
 800c69a:	681e      	ldr	r6, [r3, #0]
 800c69c:	6862      	ldr	r2, [r4, #4]
 800c69e:	2100      	movs	r1, #0
 800c6a0:	4630      	mov	r0, r6
 800c6a2:	f7f3 fe1d 	bl	80002e0 <memchr>
 800c6a6:	b108      	cbz	r0, 800c6ac <_printf_i+0x1e4>
 800c6a8:	1b80      	subs	r0, r0, r6
 800c6aa:	6060      	str	r0, [r4, #4]
 800c6ac:	6863      	ldr	r3, [r4, #4]
 800c6ae:	6123      	str	r3, [r4, #16]
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6b6:	e7aa      	b.n	800c60e <_printf_i+0x146>
 800c6b8:	6923      	ldr	r3, [r4, #16]
 800c6ba:	4632      	mov	r2, r6
 800c6bc:	4649      	mov	r1, r9
 800c6be:	4640      	mov	r0, r8
 800c6c0:	47d0      	blx	sl
 800c6c2:	3001      	adds	r0, #1
 800c6c4:	d0ad      	beq.n	800c622 <_printf_i+0x15a>
 800c6c6:	6823      	ldr	r3, [r4, #0]
 800c6c8:	079b      	lsls	r3, r3, #30
 800c6ca:	d413      	bmi.n	800c6f4 <_printf_i+0x22c>
 800c6cc:	68e0      	ldr	r0, [r4, #12]
 800c6ce:	9b03      	ldr	r3, [sp, #12]
 800c6d0:	4298      	cmp	r0, r3
 800c6d2:	bfb8      	it	lt
 800c6d4:	4618      	movlt	r0, r3
 800c6d6:	e7a6      	b.n	800c626 <_printf_i+0x15e>
 800c6d8:	2301      	movs	r3, #1
 800c6da:	4632      	mov	r2, r6
 800c6dc:	4649      	mov	r1, r9
 800c6de:	4640      	mov	r0, r8
 800c6e0:	47d0      	blx	sl
 800c6e2:	3001      	adds	r0, #1
 800c6e4:	d09d      	beq.n	800c622 <_printf_i+0x15a>
 800c6e6:	3501      	adds	r5, #1
 800c6e8:	68e3      	ldr	r3, [r4, #12]
 800c6ea:	9903      	ldr	r1, [sp, #12]
 800c6ec:	1a5b      	subs	r3, r3, r1
 800c6ee:	42ab      	cmp	r3, r5
 800c6f0:	dcf2      	bgt.n	800c6d8 <_printf_i+0x210>
 800c6f2:	e7eb      	b.n	800c6cc <_printf_i+0x204>
 800c6f4:	2500      	movs	r5, #0
 800c6f6:	f104 0619 	add.w	r6, r4, #25
 800c6fa:	e7f5      	b.n	800c6e8 <_printf_i+0x220>
 800c6fc:	0800f9a5 	.word	0x0800f9a5
 800c700:	0800f9b6 	.word	0x0800f9b6

0800c704 <std>:
 800c704:	2300      	movs	r3, #0
 800c706:	b510      	push	{r4, lr}
 800c708:	4604      	mov	r4, r0
 800c70a:	e9c0 3300 	strd	r3, r3, [r0]
 800c70e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c712:	6083      	str	r3, [r0, #8]
 800c714:	8181      	strh	r1, [r0, #12]
 800c716:	6643      	str	r3, [r0, #100]	@ 0x64
 800c718:	81c2      	strh	r2, [r0, #14]
 800c71a:	6183      	str	r3, [r0, #24]
 800c71c:	4619      	mov	r1, r3
 800c71e:	2208      	movs	r2, #8
 800c720:	305c      	adds	r0, #92	@ 0x5c
 800c722:	f000 fa7f 	bl	800cc24 <memset>
 800c726:	4b0d      	ldr	r3, [pc, #52]	@ (800c75c <std+0x58>)
 800c728:	6263      	str	r3, [r4, #36]	@ 0x24
 800c72a:	4b0d      	ldr	r3, [pc, #52]	@ (800c760 <std+0x5c>)
 800c72c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c72e:	4b0d      	ldr	r3, [pc, #52]	@ (800c764 <std+0x60>)
 800c730:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c732:	4b0d      	ldr	r3, [pc, #52]	@ (800c768 <std+0x64>)
 800c734:	6323      	str	r3, [r4, #48]	@ 0x30
 800c736:	4b0d      	ldr	r3, [pc, #52]	@ (800c76c <std+0x68>)
 800c738:	6224      	str	r4, [r4, #32]
 800c73a:	429c      	cmp	r4, r3
 800c73c:	d006      	beq.n	800c74c <std+0x48>
 800c73e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c742:	4294      	cmp	r4, r2
 800c744:	d002      	beq.n	800c74c <std+0x48>
 800c746:	33d0      	adds	r3, #208	@ 0xd0
 800c748:	429c      	cmp	r4, r3
 800c74a:	d105      	bne.n	800c758 <std+0x54>
 800c74c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c754:	f000 bb08 	b.w	800cd68 <__retarget_lock_init_recursive>
 800c758:	bd10      	pop	{r4, pc}
 800c75a:	bf00      	nop
 800c75c:	0800ca71 	.word	0x0800ca71
 800c760:	0800ca97 	.word	0x0800ca97
 800c764:	0800cacf 	.word	0x0800cacf
 800c768:	0800caf3 	.word	0x0800caf3
 800c76c:	24000804 	.word	0x24000804

0800c770 <stdio_exit_handler>:
 800c770:	4a02      	ldr	r2, [pc, #8]	@ (800c77c <stdio_exit_handler+0xc>)
 800c772:	4903      	ldr	r1, [pc, #12]	@ (800c780 <stdio_exit_handler+0x10>)
 800c774:	4803      	ldr	r0, [pc, #12]	@ (800c784 <stdio_exit_handler+0x14>)
 800c776:	f000 b869 	b.w	800c84c <_fwalk_sglue>
 800c77a:	bf00      	nop
 800c77c:	2400005c 	.word	0x2400005c
 800c780:	0800eda9 	.word	0x0800eda9
 800c784:	240001d8 	.word	0x240001d8

0800c788 <cleanup_stdio>:
 800c788:	6841      	ldr	r1, [r0, #4]
 800c78a:	4b0c      	ldr	r3, [pc, #48]	@ (800c7bc <cleanup_stdio+0x34>)
 800c78c:	4299      	cmp	r1, r3
 800c78e:	b510      	push	{r4, lr}
 800c790:	4604      	mov	r4, r0
 800c792:	d001      	beq.n	800c798 <cleanup_stdio+0x10>
 800c794:	f002 fb08 	bl	800eda8 <_fflush_r>
 800c798:	68a1      	ldr	r1, [r4, #8]
 800c79a:	4b09      	ldr	r3, [pc, #36]	@ (800c7c0 <cleanup_stdio+0x38>)
 800c79c:	4299      	cmp	r1, r3
 800c79e:	d002      	beq.n	800c7a6 <cleanup_stdio+0x1e>
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f002 fb01 	bl	800eda8 <_fflush_r>
 800c7a6:	68e1      	ldr	r1, [r4, #12]
 800c7a8:	4b06      	ldr	r3, [pc, #24]	@ (800c7c4 <cleanup_stdio+0x3c>)
 800c7aa:	4299      	cmp	r1, r3
 800c7ac:	d004      	beq.n	800c7b8 <cleanup_stdio+0x30>
 800c7ae:	4620      	mov	r0, r4
 800c7b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c7b4:	f002 baf8 	b.w	800eda8 <_fflush_r>
 800c7b8:	bd10      	pop	{r4, pc}
 800c7ba:	bf00      	nop
 800c7bc:	24000804 	.word	0x24000804
 800c7c0:	2400086c 	.word	0x2400086c
 800c7c4:	240008d4 	.word	0x240008d4

0800c7c8 <global_stdio_init.part.0>:
 800c7c8:	b510      	push	{r4, lr}
 800c7ca:	4b0b      	ldr	r3, [pc, #44]	@ (800c7f8 <global_stdio_init.part.0+0x30>)
 800c7cc:	4c0b      	ldr	r4, [pc, #44]	@ (800c7fc <global_stdio_init.part.0+0x34>)
 800c7ce:	4a0c      	ldr	r2, [pc, #48]	@ (800c800 <global_stdio_init.part.0+0x38>)
 800c7d0:	601a      	str	r2, [r3, #0]
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	2104      	movs	r1, #4
 800c7d8:	f7ff ff94 	bl	800c704 <std>
 800c7dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c7e0:	2201      	movs	r2, #1
 800c7e2:	2109      	movs	r1, #9
 800c7e4:	f7ff ff8e 	bl	800c704 <std>
 800c7e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c7ec:	2202      	movs	r2, #2
 800c7ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c7f2:	2112      	movs	r1, #18
 800c7f4:	f7ff bf86 	b.w	800c704 <std>
 800c7f8:	2400093c 	.word	0x2400093c
 800c7fc:	24000804 	.word	0x24000804
 800c800:	0800c771 	.word	0x0800c771

0800c804 <__sfp_lock_acquire>:
 800c804:	4801      	ldr	r0, [pc, #4]	@ (800c80c <__sfp_lock_acquire+0x8>)
 800c806:	f000 bab0 	b.w	800cd6a <__retarget_lock_acquire_recursive>
 800c80a:	bf00      	nop
 800c80c:	24000945 	.word	0x24000945

0800c810 <__sfp_lock_release>:
 800c810:	4801      	ldr	r0, [pc, #4]	@ (800c818 <__sfp_lock_release+0x8>)
 800c812:	f000 baab 	b.w	800cd6c <__retarget_lock_release_recursive>
 800c816:	bf00      	nop
 800c818:	24000945 	.word	0x24000945

0800c81c <__sinit>:
 800c81c:	b510      	push	{r4, lr}
 800c81e:	4604      	mov	r4, r0
 800c820:	f7ff fff0 	bl	800c804 <__sfp_lock_acquire>
 800c824:	6a23      	ldr	r3, [r4, #32]
 800c826:	b11b      	cbz	r3, 800c830 <__sinit+0x14>
 800c828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c82c:	f7ff bff0 	b.w	800c810 <__sfp_lock_release>
 800c830:	4b04      	ldr	r3, [pc, #16]	@ (800c844 <__sinit+0x28>)
 800c832:	6223      	str	r3, [r4, #32]
 800c834:	4b04      	ldr	r3, [pc, #16]	@ (800c848 <__sinit+0x2c>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d1f5      	bne.n	800c828 <__sinit+0xc>
 800c83c:	f7ff ffc4 	bl	800c7c8 <global_stdio_init.part.0>
 800c840:	e7f2      	b.n	800c828 <__sinit+0xc>
 800c842:	bf00      	nop
 800c844:	0800c789 	.word	0x0800c789
 800c848:	2400093c 	.word	0x2400093c

0800c84c <_fwalk_sglue>:
 800c84c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c850:	4607      	mov	r7, r0
 800c852:	4688      	mov	r8, r1
 800c854:	4614      	mov	r4, r2
 800c856:	2600      	movs	r6, #0
 800c858:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c85c:	f1b9 0901 	subs.w	r9, r9, #1
 800c860:	d505      	bpl.n	800c86e <_fwalk_sglue+0x22>
 800c862:	6824      	ldr	r4, [r4, #0]
 800c864:	2c00      	cmp	r4, #0
 800c866:	d1f7      	bne.n	800c858 <_fwalk_sglue+0xc>
 800c868:	4630      	mov	r0, r6
 800c86a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c86e:	89ab      	ldrh	r3, [r5, #12]
 800c870:	2b01      	cmp	r3, #1
 800c872:	d907      	bls.n	800c884 <_fwalk_sglue+0x38>
 800c874:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c878:	3301      	adds	r3, #1
 800c87a:	d003      	beq.n	800c884 <_fwalk_sglue+0x38>
 800c87c:	4629      	mov	r1, r5
 800c87e:	4638      	mov	r0, r7
 800c880:	47c0      	blx	r8
 800c882:	4306      	orrs	r6, r0
 800c884:	3568      	adds	r5, #104	@ 0x68
 800c886:	e7e9      	b.n	800c85c <_fwalk_sglue+0x10>

0800c888 <iprintf>:
 800c888:	b40f      	push	{r0, r1, r2, r3}
 800c88a:	b507      	push	{r0, r1, r2, lr}
 800c88c:	4906      	ldr	r1, [pc, #24]	@ (800c8a8 <iprintf+0x20>)
 800c88e:	ab04      	add	r3, sp, #16
 800c890:	6808      	ldr	r0, [r1, #0]
 800c892:	f853 2b04 	ldr.w	r2, [r3], #4
 800c896:	6881      	ldr	r1, [r0, #8]
 800c898:	9301      	str	r3, [sp, #4]
 800c89a:	f001 ff9b 	bl	800e7d4 <_vfiprintf_r>
 800c89e:	b003      	add	sp, #12
 800c8a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c8a4:	b004      	add	sp, #16
 800c8a6:	4770      	bx	lr
 800c8a8:	240001d4 	.word	0x240001d4

0800c8ac <_puts_r>:
 800c8ac:	6a03      	ldr	r3, [r0, #32]
 800c8ae:	b570      	push	{r4, r5, r6, lr}
 800c8b0:	6884      	ldr	r4, [r0, #8]
 800c8b2:	4605      	mov	r5, r0
 800c8b4:	460e      	mov	r6, r1
 800c8b6:	b90b      	cbnz	r3, 800c8bc <_puts_r+0x10>
 800c8b8:	f7ff ffb0 	bl	800c81c <__sinit>
 800c8bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c8be:	07db      	lsls	r3, r3, #31
 800c8c0:	d405      	bmi.n	800c8ce <_puts_r+0x22>
 800c8c2:	89a3      	ldrh	r3, [r4, #12]
 800c8c4:	0598      	lsls	r0, r3, #22
 800c8c6:	d402      	bmi.n	800c8ce <_puts_r+0x22>
 800c8c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8ca:	f000 fa4e 	bl	800cd6a <__retarget_lock_acquire_recursive>
 800c8ce:	89a3      	ldrh	r3, [r4, #12]
 800c8d0:	0719      	lsls	r1, r3, #28
 800c8d2:	d502      	bpl.n	800c8da <_puts_r+0x2e>
 800c8d4:	6923      	ldr	r3, [r4, #16]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d135      	bne.n	800c946 <_puts_r+0x9a>
 800c8da:	4621      	mov	r1, r4
 800c8dc:	4628      	mov	r0, r5
 800c8de:	f000 f94b 	bl	800cb78 <__swsetup_r>
 800c8e2:	b380      	cbz	r0, 800c946 <_puts_r+0x9a>
 800c8e4:	f04f 35ff 	mov.w	r5, #4294967295
 800c8e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c8ea:	07da      	lsls	r2, r3, #31
 800c8ec:	d405      	bmi.n	800c8fa <_puts_r+0x4e>
 800c8ee:	89a3      	ldrh	r3, [r4, #12]
 800c8f0:	059b      	lsls	r3, r3, #22
 800c8f2:	d402      	bmi.n	800c8fa <_puts_r+0x4e>
 800c8f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8f6:	f000 fa39 	bl	800cd6c <__retarget_lock_release_recursive>
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	bd70      	pop	{r4, r5, r6, pc}
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	da04      	bge.n	800c90c <_puts_r+0x60>
 800c902:	69a2      	ldr	r2, [r4, #24]
 800c904:	429a      	cmp	r2, r3
 800c906:	dc17      	bgt.n	800c938 <_puts_r+0x8c>
 800c908:	290a      	cmp	r1, #10
 800c90a:	d015      	beq.n	800c938 <_puts_r+0x8c>
 800c90c:	6823      	ldr	r3, [r4, #0]
 800c90e:	1c5a      	adds	r2, r3, #1
 800c910:	6022      	str	r2, [r4, #0]
 800c912:	7019      	strb	r1, [r3, #0]
 800c914:	68a3      	ldr	r3, [r4, #8]
 800c916:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c91a:	3b01      	subs	r3, #1
 800c91c:	60a3      	str	r3, [r4, #8]
 800c91e:	2900      	cmp	r1, #0
 800c920:	d1ed      	bne.n	800c8fe <_puts_r+0x52>
 800c922:	2b00      	cmp	r3, #0
 800c924:	da11      	bge.n	800c94a <_puts_r+0x9e>
 800c926:	4622      	mov	r2, r4
 800c928:	210a      	movs	r1, #10
 800c92a:	4628      	mov	r0, r5
 800c92c:	f000 f8e5 	bl	800cafa <__swbuf_r>
 800c930:	3001      	adds	r0, #1
 800c932:	d0d7      	beq.n	800c8e4 <_puts_r+0x38>
 800c934:	250a      	movs	r5, #10
 800c936:	e7d7      	b.n	800c8e8 <_puts_r+0x3c>
 800c938:	4622      	mov	r2, r4
 800c93a:	4628      	mov	r0, r5
 800c93c:	f000 f8dd 	bl	800cafa <__swbuf_r>
 800c940:	3001      	adds	r0, #1
 800c942:	d1e7      	bne.n	800c914 <_puts_r+0x68>
 800c944:	e7ce      	b.n	800c8e4 <_puts_r+0x38>
 800c946:	3e01      	subs	r6, #1
 800c948:	e7e4      	b.n	800c914 <_puts_r+0x68>
 800c94a:	6823      	ldr	r3, [r4, #0]
 800c94c:	1c5a      	adds	r2, r3, #1
 800c94e:	6022      	str	r2, [r4, #0]
 800c950:	220a      	movs	r2, #10
 800c952:	701a      	strb	r2, [r3, #0]
 800c954:	e7ee      	b.n	800c934 <_puts_r+0x88>
	...

0800c958 <puts>:
 800c958:	4b02      	ldr	r3, [pc, #8]	@ (800c964 <puts+0xc>)
 800c95a:	4601      	mov	r1, r0
 800c95c:	6818      	ldr	r0, [r3, #0]
 800c95e:	f7ff bfa5 	b.w	800c8ac <_puts_r>
 800c962:	bf00      	nop
 800c964:	240001d4 	.word	0x240001d4

0800c968 <sniprintf>:
 800c968:	b40c      	push	{r2, r3}
 800c96a:	b530      	push	{r4, r5, lr}
 800c96c:	4b18      	ldr	r3, [pc, #96]	@ (800c9d0 <sniprintf+0x68>)
 800c96e:	1e0c      	subs	r4, r1, #0
 800c970:	681d      	ldr	r5, [r3, #0]
 800c972:	b09d      	sub	sp, #116	@ 0x74
 800c974:	da08      	bge.n	800c988 <sniprintf+0x20>
 800c976:	238b      	movs	r3, #139	@ 0x8b
 800c978:	602b      	str	r3, [r5, #0]
 800c97a:	f04f 30ff 	mov.w	r0, #4294967295
 800c97e:	b01d      	add	sp, #116	@ 0x74
 800c980:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c984:	b002      	add	sp, #8
 800c986:	4770      	bx	lr
 800c988:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c98c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c990:	f04f 0300 	mov.w	r3, #0
 800c994:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c996:	bf14      	ite	ne
 800c998:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c99c:	4623      	moveq	r3, r4
 800c99e:	9304      	str	r3, [sp, #16]
 800c9a0:	9307      	str	r3, [sp, #28]
 800c9a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c9a6:	9002      	str	r0, [sp, #8]
 800c9a8:	9006      	str	r0, [sp, #24]
 800c9aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c9ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c9b0:	ab21      	add	r3, sp, #132	@ 0x84
 800c9b2:	a902      	add	r1, sp, #8
 800c9b4:	4628      	mov	r0, r5
 800c9b6:	9301      	str	r3, [sp, #4]
 800c9b8:	f001 fc16 	bl	800e1e8 <_svfiprintf_r>
 800c9bc:	1c43      	adds	r3, r0, #1
 800c9be:	bfbc      	itt	lt
 800c9c0:	238b      	movlt	r3, #139	@ 0x8b
 800c9c2:	602b      	strlt	r3, [r5, #0]
 800c9c4:	2c00      	cmp	r4, #0
 800c9c6:	d0da      	beq.n	800c97e <sniprintf+0x16>
 800c9c8:	9b02      	ldr	r3, [sp, #8]
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	701a      	strb	r2, [r3, #0]
 800c9ce:	e7d6      	b.n	800c97e <sniprintf+0x16>
 800c9d0:	240001d4 	.word	0x240001d4

0800c9d4 <siprintf>:
 800c9d4:	b40e      	push	{r1, r2, r3}
 800c9d6:	b510      	push	{r4, lr}
 800c9d8:	b09d      	sub	sp, #116	@ 0x74
 800c9da:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c9dc:	9002      	str	r0, [sp, #8]
 800c9de:	9006      	str	r0, [sp, #24]
 800c9e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c9e4:	480a      	ldr	r0, [pc, #40]	@ (800ca10 <siprintf+0x3c>)
 800c9e6:	9107      	str	r1, [sp, #28]
 800c9e8:	9104      	str	r1, [sp, #16]
 800c9ea:	490a      	ldr	r1, [pc, #40]	@ (800ca14 <siprintf+0x40>)
 800c9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9f0:	9105      	str	r1, [sp, #20]
 800c9f2:	2400      	movs	r4, #0
 800c9f4:	a902      	add	r1, sp, #8
 800c9f6:	6800      	ldr	r0, [r0, #0]
 800c9f8:	9301      	str	r3, [sp, #4]
 800c9fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c9fc:	f001 fbf4 	bl	800e1e8 <_svfiprintf_r>
 800ca00:	9b02      	ldr	r3, [sp, #8]
 800ca02:	701c      	strb	r4, [r3, #0]
 800ca04:	b01d      	add	sp, #116	@ 0x74
 800ca06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca0a:	b003      	add	sp, #12
 800ca0c:	4770      	bx	lr
 800ca0e:	bf00      	nop
 800ca10:	240001d4 	.word	0x240001d4
 800ca14:	ffff0208 	.word	0xffff0208

0800ca18 <siscanf>:
 800ca18:	b40e      	push	{r1, r2, r3}
 800ca1a:	b570      	push	{r4, r5, r6, lr}
 800ca1c:	b09d      	sub	sp, #116	@ 0x74
 800ca1e:	ac21      	add	r4, sp, #132	@ 0x84
 800ca20:	2500      	movs	r5, #0
 800ca22:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ca26:	f854 6b04 	ldr.w	r6, [r4], #4
 800ca2a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ca2e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800ca30:	9002      	str	r0, [sp, #8]
 800ca32:	9006      	str	r0, [sp, #24]
 800ca34:	f7f3 fca4 	bl	8000380 <strlen>
 800ca38:	4b0b      	ldr	r3, [pc, #44]	@ (800ca68 <siscanf+0x50>)
 800ca3a:	9003      	str	r0, [sp, #12]
 800ca3c:	9007      	str	r0, [sp, #28]
 800ca3e:	480b      	ldr	r0, [pc, #44]	@ (800ca6c <siscanf+0x54>)
 800ca40:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ca46:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ca4a:	4632      	mov	r2, r6
 800ca4c:	4623      	mov	r3, r4
 800ca4e:	a902      	add	r1, sp, #8
 800ca50:	6800      	ldr	r0, [r0, #0]
 800ca52:	950f      	str	r5, [sp, #60]	@ 0x3c
 800ca54:	9514      	str	r5, [sp, #80]	@ 0x50
 800ca56:	9401      	str	r4, [sp, #4]
 800ca58:	f001 fd1c 	bl	800e494 <__ssvfiscanf_r>
 800ca5c:	b01d      	add	sp, #116	@ 0x74
 800ca5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ca62:	b003      	add	sp, #12
 800ca64:	4770      	bx	lr
 800ca66:	bf00      	nop
 800ca68:	0800ca93 	.word	0x0800ca93
 800ca6c:	240001d4 	.word	0x240001d4

0800ca70 <__sread>:
 800ca70:	b510      	push	{r4, lr}
 800ca72:	460c      	mov	r4, r1
 800ca74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca78:	f000 f918 	bl	800ccac <_read_r>
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	bfab      	itete	ge
 800ca80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ca82:	89a3      	ldrhlt	r3, [r4, #12]
 800ca84:	181b      	addge	r3, r3, r0
 800ca86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ca8a:	bfac      	ite	ge
 800ca8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ca8e:	81a3      	strhlt	r3, [r4, #12]
 800ca90:	bd10      	pop	{r4, pc}

0800ca92 <__seofread>:
 800ca92:	2000      	movs	r0, #0
 800ca94:	4770      	bx	lr

0800ca96 <__swrite>:
 800ca96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca9a:	461f      	mov	r7, r3
 800ca9c:	898b      	ldrh	r3, [r1, #12]
 800ca9e:	05db      	lsls	r3, r3, #23
 800caa0:	4605      	mov	r5, r0
 800caa2:	460c      	mov	r4, r1
 800caa4:	4616      	mov	r6, r2
 800caa6:	d505      	bpl.n	800cab4 <__swrite+0x1e>
 800caa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800caac:	2302      	movs	r3, #2
 800caae:	2200      	movs	r2, #0
 800cab0:	f000 f8ea 	bl	800cc88 <_lseek_r>
 800cab4:	89a3      	ldrh	r3, [r4, #12]
 800cab6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800caba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cabe:	81a3      	strh	r3, [r4, #12]
 800cac0:	4632      	mov	r2, r6
 800cac2:	463b      	mov	r3, r7
 800cac4:	4628      	mov	r0, r5
 800cac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800caca:	f000 b911 	b.w	800ccf0 <_write_r>

0800cace <__sseek>:
 800cace:	b510      	push	{r4, lr}
 800cad0:	460c      	mov	r4, r1
 800cad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cad6:	f000 f8d7 	bl	800cc88 <_lseek_r>
 800cada:	1c43      	adds	r3, r0, #1
 800cadc:	89a3      	ldrh	r3, [r4, #12]
 800cade:	bf15      	itete	ne
 800cae0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cae2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cae6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800caea:	81a3      	strheq	r3, [r4, #12]
 800caec:	bf18      	it	ne
 800caee:	81a3      	strhne	r3, [r4, #12]
 800caf0:	bd10      	pop	{r4, pc}

0800caf2 <__sclose>:
 800caf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800caf6:	f000 b8b7 	b.w	800cc68 <_close_r>

0800cafa <__swbuf_r>:
 800cafa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cafc:	460e      	mov	r6, r1
 800cafe:	4614      	mov	r4, r2
 800cb00:	4605      	mov	r5, r0
 800cb02:	b118      	cbz	r0, 800cb0c <__swbuf_r+0x12>
 800cb04:	6a03      	ldr	r3, [r0, #32]
 800cb06:	b90b      	cbnz	r3, 800cb0c <__swbuf_r+0x12>
 800cb08:	f7ff fe88 	bl	800c81c <__sinit>
 800cb0c:	69a3      	ldr	r3, [r4, #24]
 800cb0e:	60a3      	str	r3, [r4, #8]
 800cb10:	89a3      	ldrh	r3, [r4, #12]
 800cb12:	071a      	lsls	r2, r3, #28
 800cb14:	d501      	bpl.n	800cb1a <__swbuf_r+0x20>
 800cb16:	6923      	ldr	r3, [r4, #16]
 800cb18:	b943      	cbnz	r3, 800cb2c <__swbuf_r+0x32>
 800cb1a:	4621      	mov	r1, r4
 800cb1c:	4628      	mov	r0, r5
 800cb1e:	f000 f82b 	bl	800cb78 <__swsetup_r>
 800cb22:	b118      	cbz	r0, 800cb2c <__swbuf_r+0x32>
 800cb24:	f04f 37ff 	mov.w	r7, #4294967295
 800cb28:	4638      	mov	r0, r7
 800cb2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb2c:	6823      	ldr	r3, [r4, #0]
 800cb2e:	6922      	ldr	r2, [r4, #16]
 800cb30:	1a98      	subs	r0, r3, r2
 800cb32:	6963      	ldr	r3, [r4, #20]
 800cb34:	b2f6      	uxtb	r6, r6
 800cb36:	4283      	cmp	r3, r0
 800cb38:	4637      	mov	r7, r6
 800cb3a:	dc05      	bgt.n	800cb48 <__swbuf_r+0x4e>
 800cb3c:	4621      	mov	r1, r4
 800cb3e:	4628      	mov	r0, r5
 800cb40:	f002 f932 	bl	800eda8 <_fflush_r>
 800cb44:	2800      	cmp	r0, #0
 800cb46:	d1ed      	bne.n	800cb24 <__swbuf_r+0x2a>
 800cb48:	68a3      	ldr	r3, [r4, #8]
 800cb4a:	3b01      	subs	r3, #1
 800cb4c:	60a3      	str	r3, [r4, #8]
 800cb4e:	6823      	ldr	r3, [r4, #0]
 800cb50:	1c5a      	adds	r2, r3, #1
 800cb52:	6022      	str	r2, [r4, #0]
 800cb54:	701e      	strb	r6, [r3, #0]
 800cb56:	6962      	ldr	r2, [r4, #20]
 800cb58:	1c43      	adds	r3, r0, #1
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	d004      	beq.n	800cb68 <__swbuf_r+0x6e>
 800cb5e:	89a3      	ldrh	r3, [r4, #12]
 800cb60:	07db      	lsls	r3, r3, #31
 800cb62:	d5e1      	bpl.n	800cb28 <__swbuf_r+0x2e>
 800cb64:	2e0a      	cmp	r6, #10
 800cb66:	d1df      	bne.n	800cb28 <__swbuf_r+0x2e>
 800cb68:	4621      	mov	r1, r4
 800cb6a:	4628      	mov	r0, r5
 800cb6c:	f002 f91c 	bl	800eda8 <_fflush_r>
 800cb70:	2800      	cmp	r0, #0
 800cb72:	d0d9      	beq.n	800cb28 <__swbuf_r+0x2e>
 800cb74:	e7d6      	b.n	800cb24 <__swbuf_r+0x2a>
	...

0800cb78 <__swsetup_r>:
 800cb78:	b538      	push	{r3, r4, r5, lr}
 800cb7a:	4b29      	ldr	r3, [pc, #164]	@ (800cc20 <__swsetup_r+0xa8>)
 800cb7c:	4605      	mov	r5, r0
 800cb7e:	6818      	ldr	r0, [r3, #0]
 800cb80:	460c      	mov	r4, r1
 800cb82:	b118      	cbz	r0, 800cb8c <__swsetup_r+0x14>
 800cb84:	6a03      	ldr	r3, [r0, #32]
 800cb86:	b90b      	cbnz	r3, 800cb8c <__swsetup_r+0x14>
 800cb88:	f7ff fe48 	bl	800c81c <__sinit>
 800cb8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb90:	0719      	lsls	r1, r3, #28
 800cb92:	d422      	bmi.n	800cbda <__swsetup_r+0x62>
 800cb94:	06da      	lsls	r2, r3, #27
 800cb96:	d407      	bmi.n	800cba8 <__swsetup_r+0x30>
 800cb98:	2209      	movs	r2, #9
 800cb9a:	602a      	str	r2, [r5, #0]
 800cb9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cba0:	81a3      	strh	r3, [r4, #12]
 800cba2:	f04f 30ff 	mov.w	r0, #4294967295
 800cba6:	e033      	b.n	800cc10 <__swsetup_r+0x98>
 800cba8:	0758      	lsls	r0, r3, #29
 800cbaa:	d512      	bpl.n	800cbd2 <__swsetup_r+0x5a>
 800cbac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cbae:	b141      	cbz	r1, 800cbc2 <__swsetup_r+0x4a>
 800cbb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cbb4:	4299      	cmp	r1, r3
 800cbb6:	d002      	beq.n	800cbbe <__swsetup_r+0x46>
 800cbb8:	4628      	mov	r0, r5
 800cbba:	f000 fecf 	bl	800d95c <_free_r>
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	6363      	str	r3, [r4, #52]	@ 0x34
 800cbc2:	89a3      	ldrh	r3, [r4, #12]
 800cbc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cbc8:	81a3      	strh	r3, [r4, #12]
 800cbca:	2300      	movs	r3, #0
 800cbcc:	6063      	str	r3, [r4, #4]
 800cbce:	6923      	ldr	r3, [r4, #16]
 800cbd0:	6023      	str	r3, [r4, #0]
 800cbd2:	89a3      	ldrh	r3, [r4, #12]
 800cbd4:	f043 0308 	orr.w	r3, r3, #8
 800cbd8:	81a3      	strh	r3, [r4, #12]
 800cbda:	6923      	ldr	r3, [r4, #16]
 800cbdc:	b94b      	cbnz	r3, 800cbf2 <__swsetup_r+0x7a>
 800cbde:	89a3      	ldrh	r3, [r4, #12]
 800cbe0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cbe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cbe8:	d003      	beq.n	800cbf2 <__swsetup_r+0x7a>
 800cbea:	4621      	mov	r1, r4
 800cbec:	4628      	mov	r0, r5
 800cbee:	f002 f929 	bl	800ee44 <__smakebuf_r>
 800cbf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbf6:	f013 0201 	ands.w	r2, r3, #1
 800cbfa:	d00a      	beq.n	800cc12 <__swsetup_r+0x9a>
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	60a2      	str	r2, [r4, #8]
 800cc00:	6962      	ldr	r2, [r4, #20]
 800cc02:	4252      	negs	r2, r2
 800cc04:	61a2      	str	r2, [r4, #24]
 800cc06:	6922      	ldr	r2, [r4, #16]
 800cc08:	b942      	cbnz	r2, 800cc1c <__swsetup_r+0xa4>
 800cc0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cc0e:	d1c5      	bne.n	800cb9c <__swsetup_r+0x24>
 800cc10:	bd38      	pop	{r3, r4, r5, pc}
 800cc12:	0799      	lsls	r1, r3, #30
 800cc14:	bf58      	it	pl
 800cc16:	6962      	ldrpl	r2, [r4, #20]
 800cc18:	60a2      	str	r2, [r4, #8]
 800cc1a:	e7f4      	b.n	800cc06 <__swsetup_r+0x8e>
 800cc1c:	2000      	movs	r0, #0
 800cc1e:	e7f7      	b.n	800cc10 <__swsetup_r+0x98>
 800cc20:	240001d4 	.word	0x240001d4

0800cc24 <memset>:
 800cc24:	4402      	add	r2, r0
 800cc26:	4603      	mov	r3, r0
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d100      	bne.n	800cc2e <memset+0xa>
 800cc2c:	4770      	bx	lr
 800cc2e:	f803 1b01 	strb.w	r1, [r3], #1
 800cc32:	e7f9      	b.n	800cc28 <memset+0x4>

0800cc34 <strstr>:
 800cc34:	780a      	ldrb	r2, [r1, #0]
 800cc36:	b570      	push	{r4, r5, r6, lr}
 800cc38:	b96a      	cbnz	r2, 800cc56 <strstr+0x22>
 800cc3a:	bd70      	pop	{r4, r5, r6, pc}
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	d109      	bne.n	800cc54 <strstr+0x20>
 800cc40:	460c      	mov	r4, r1
 800cc42:	4605      	mov	r5, r0
 800cc44:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d0f6      	beq.n	800cc3a <strstr+0x6>
 800cc4c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800cc50:	429e      	cmp	r6, r3
 800cc52:	d0f7      	beq.n	800cc44 <strstr+0x10>
 800cc54:	3001      	adds	r0, #1
 800cc56:	7803      	ldrb	r3, [r0, #0]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d1ef      	bne.n	800cc3c <strstr+0x8>
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	e7ec      	b.n	800cc3a <strstr+0x6>

0800cc60 <_localeconv_r>:
 800cc60:	4800      	ldr	r0, [pc, #0]	@ (800cc64 <_localeconv_r+0x4>)
 800cc62:	4770      	bx	lr
 800cc64:	24000158 	.word	0x24000158

0800cc68 <_close_r>:
 800cc68:	b538      	push	{r3, r4, r5, lr}
 800cc6a:	4d06      	ldr	r5, [pc, #24]	@ (800cc84 <_close_r+0x1c>)
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	4604      	mov	r4, r0
 800cc70:	4608      	mov	r0, r1
 800cc72:	602b      	str	r3, [r5, #0]
 800cc74:	f7f6 f976 	bl	8002f64 <_close>
 800cc78:	1c43      	adds	r3, r0, #1
 800cc7a:	d102      	bne.n	800cc82 <_close_r+0x1a>
 800cc7c:	682b      	ldr	r3, [r5, #0]
 800cc7e:	b103      	cbz	r3, 800cc82 <_close_r+0x1a>
 800cc80:	6023      	str	r3, [r4, #0]
 800cc82:	bd38      	pop	{r3, r4, r5, pc}
 800cc84:	24000940 	.word	0x24000940

0800cc88 <_lseek_r>:
 800cc88:	b538      	push	{r3, r4, r5, lr}
 800cc8a:	4d07      	ldr	r5, [pc, #28]	@ (800cca8 <_lseek_r+0x20>)
 800cc8c:	4604      	mov	r4, r0
 800cc8e:	4608      	mov	r0, r1
 800cc90:	4611      	mov	r1, r2
 800cc92:	2200      	movs	r2, #0
 800cc94:	602a      	str	r2, [r5, #0]
 800cc96:	461a      	mov	r2, r3
 800cc98:	f7f6 f98b 	bl	8002fb2 <_lseek>
 800cc9c:	1c43      	adds	r3, r0, #1
 800cc9e:	d102      	bne.n	800cca6 <_lseek_r+0x1e>
 800cca0:	682b      	ldr	r3, [r5, #0]
 800cca2:	b103      	cbz	r3, 800cca6 <_lseek_r+0x1e>
 800cca4:	6023      	str	r3, [r4, #0]
 800cca6:	bd38      	pop	{r3, r4, r5, pc}
 800cca8:	24000940 	.word	0x24000940

0800ccac <_read_r>:
 800ccac:	b538      	push	{r3, r4, r5, lr}
 800ccae:	4d07      	ldr	r5, [pc, #28]	@ (800cccc <_read_r+0x20>)
 800ccb0:	4604      	mov	r4, r0
 800ccb2:	4608      	mov	r0, r1
 800ccb4:	4611      	mov	r1, r2
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	602a      	str	r2, [r5, #0]
 800ccba:	461a      	mov	r2, r3
 800ccbc:	f7f6 f935 	bl	8002f2a <_read>
 800ccc0:	1c43      	adds	r3, r0, #1
 800ccc2:	d102      	bne.n	800ccca <_read_r+0x1e>
 800ccc4:	682b      	ldr	r3, [r5, #0]
 800ccc6:	b103      	cbz	r3, 800ccca <_read_r+0x1e>
 800ccc8:	6023      	str	r3, [r4, #0]
 800ccca:	bd38      	pop	{r3, r4, r5, pc}
 800cccc:	24000940 	.word	0x24000940

0800ccd0 <_sbrk_r>:
 800ccd0:	b538      	push	{r3, r4, r5, lr}
 800ccd2:	4d06      	ldr	r5, [pc, #24]	@ (800ccec <_sbrk_r+0x1c>)
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	4604      	mov	r4, r0
 800ccd8:	4608      	mov	r0, r1
 800ccda:	602b      	str	r3, [r5, #0]
 800ccdc:	f7f6 f976 	bl	8002fcc <_sbrk>
 800cce0:	1c43      	adds	r3, r0, #1
 800cce2:	d102      	bne.n	800ccea <_sbrk_r+0x1a>
 800cce4:	682b      	ldr	r3, [r5, #0]
 800cce6:	b103      	cbz	r3, 800ccea <_sbrk_r+0x1a>
 800cce8:	6023      	str	r3, [r4, #0]
 800ccea:	bd38      	pop	{r3, r4, r5, pc}
 800ccec:	24000940 	.word	0x24000940

0800ccf0 <_write_r>:
 800ccf0:	b538      	push	{r3, r4, r5, lr}
 800ccf2:	4d07      	ldr	r5, [pc, #28]	@ (800cd10 <_write_r+0x20>)
 800ccf4:	4604      	mov	r4, r0
 800ccf6:	4608      	mov	r0, r1
 800ccf8:	4611      	mov	r1, r2
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	602a      	str	r2, [r5, #0]
 800ccfe:	461a      	mov	r2, r3
 800cd00:	f7f5 fe7e 	bl	8002a00 <_write>
 800cd04:	1c43      	adds	r3, r0, #1
 800cd06:	d102      	bne.n	800cd0e <_write_r+0x1e>
 800cd08:	682b      	ldr	r3, [r5, #0]
 800cd0a:	b103      	cbz	r3, 800cd0e <_write_r+0x1e>
 800cd0c:	6023      	str	r3, [r4, #0]
 800cd0e:	bd38      	pop	{r3, r4, r5, pc}
 800cd10:	24000940 	.word	0x24000940

0800cd14 <__errno>:
 800cd14:	4b01      	ldr	r3, [pc, #4]	@ (800cd1c <__errno+0x8>)
 800cd16:	6818      	ldr	r0, [r3, #0]
 800cd18:	4770      	bx	lr
 800cd1a:	bf00      	nop
 800cd1c:	240001d4 	.word	0x240001d4

0800cd20 <__libc_init_array>:
 800cd20:	b570      	push	{r4, r5, r6, lr}
 800cd22:	4d0d      	ldr	r5, [pc, #52]	@ (800cd58 <__libc_init_array+0x38>)
 800cd24:	4c0d      	ldr	r4, [pc, #52]	@ (800cd5c <__libc_init_array+0x3c>)
 800cd26:	1b64      	subs	r4, r4, r5
 800cd28:	10a4      	asrs	r4, r4, #2
 800cd2a:	2600      	movs	r6, #0
 800cd2c:	42a6      	cmp	r6, r4
 800cd2e:	d109      	bne.n	800cd44 <__libc_init_array+0x24>
 800cd30:	4d0b      	ldr	r5, [pc, #44]	@ (800cd60 <__libc_init_array+0x40>)
 800cd32:	4c0c      	ldr	r4, [pc, #48]	@ (800cd64 <__libc_init_array+0x44>)
 800cd34:	f002 faee 	bl	800f314 <_init>
 800cd38:	1b64      	subs	r4, r4, r5
 800cd3a:	10a4      	asrs	r4, r4, #2
 800cd3c:	2600      	movs	r6, #0
 800cd3e:	42a6      	cmp	r6, r4
 800cd40:	d105      	bne.n	800cd4e <__libc_init_array+0x2e>
 800cd42:	bd70      	pop	{r4, r5, r6, pc}
 800cd44:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd48:	4798      	blx	r3
 800cd4a:	3601      	adds	r6, #1
 800cd4c:	e7ee      	b.n	800cd2c <__libc_init_array+0xc>
 800cd4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd52:	4798      	blx	r3
 800cd54:	3601      	adds	r6, #1
 800cd56:	e7f2      	b.n	800cd3e <__libc_init_array+0x1e>
 800cd58:	0800fc28 	.word	0x0800fc28
 800cd5c:	0800fc28 	.word	0x0800fc28
 800cd60:	0800fc28 	.word	0x0800fc28
 800cd64:	0800fc2c 	.word	0x0800fc2c

0800cd68 <__retarget_lock_init_recursive>:
 800cd68:	4770      	bx	lr

0800cd6a <__retarget_lock_acquire_recursive>:
 800cd6a:	4770      	bx	lr

0800cd6c <__retarget_lock_release_recursive>:
 800cd6c:	4770      	bx	lr

0800cd6e <memcpy>:
 800cd6e:	440a      	add	r2, r1
 800cd70:	4291      	cmp	r1, r2
 800cd72:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd76:	d100      	bne.n	800cd7a <memcpy+0xc>
 800cd78:	4770      	bx	lr
 800cd7a:	b510      	push	{r4, lr}
 800cd7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd80:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd84:	4291      	cmp	r1, r2
 800cd86:	d1f9      	bne.n	800cd7c <memcpy+0xe>
 800cd88:	bd10      	pop	{r4, pc}

0800cd8a <quorem>:
 800cd8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd8e:	6903      	ldr	r3, [r0, #16]
 800cd90:	690c      	ldr	r4, [r1, #16]
 800cd92:	42a3      	cmp	r3, r4
 800cd94:	4607      	mov	r7, r0
 800cd96:	db7e      	blt.n	800ce96 <quorem+0x10c>
 800cd98:	3c01      	subs	r4, #1
 800cd9a:	f101 0814 	add.w	r8, r1, #20
 800cd9e:	00a3      	lsls	r3, r4, #2
 800cda0:	f100 0514 	add.w	r5, r0, #20
 800cda4:	9300      	str	r3, [sp, #0]
 800cda6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cdaa:	9301      	str	r3, [sp, #4]
 800cdac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cdb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cdb4:	3301      	adds	r3, #1
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cdbc:	fbb2 f6f3 	udiv	r6, r2, r3
 800cdc0:	d32e      	bcc.n	800ce20 <quorem+0x96>
 800cdc2:	f04f 0a00 	mov.w	sl, #0
 800cdc6:	46c4      	mov	ip, r8
 800cdc8:	46ae      	mov	lr, r5
 800cdca:	46d3      	mov	fp, sl
 800cdcc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cdd0:	b298      	uxth	r0, r3
 800cdd2:	fb06 a000 	mla	r0, r6, r0, sl
 800cdd6:	0c02      	lsrs	r2, r0, #16
 800cdd8:	0c1b      	lsrs	r3, r3, #16
 800cdda:	fb06 2303 	mla	r3, r6, r3, r2
 800cdde:	f8de 2000 	ldr.w	r2, [lr]
 800cde2:	b280      	uxth	r0, r0
 800cde4:	b292      	uxth	r2, r2
 800cde6:	1a12      	subs	r2, r2, r0
 800cde8:	445a      	add	r2, fp
 800cdea:	f8de 0000 	ldr.w	r0, [lr]
 800cdee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cdf8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cdfc:	b292      	uxth	r2, r2
 800cdfe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ce02:	45e1      	cmp	r9, ip
 800ce04:	f84e 2b04 	str.w	r2, [lr], #4
 800ce08:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ce0c:	d2de      	bcs.n	800cdcc <quorem+0x42>
 800ce0e:	9b00      	ldr	r3, [sp, #0]
 800ce10:	58eb      	ldr	r3, [r5, r3]
 800ce12:	b92b      	cbnz	r3, 800ce20 <quorem+0x96>
 800ce14:	9b01      	ldr	r3, [sp, #4]
 800ce16:	3b04      	subs	r3, #4
 800ce18:	429d      	cmp	r5, r3
 800ce1a:	461a      	mov	r2, r3
 800ce1c:	d32f      	bcc.n	800ce7e <quorem+0xf4>
 800ce1e:	613c      	str	r4, [r7, #16]
 800ce20:	4638      	mov	r0, r7
 800ce22:	f001 f869 	bl	800def8 <__mcmp>
 800ce26:	2800      	cmp	r0, #0
 800ce28:	db25      	blt.n	800ce76 <quorem+0xec>
 800ce2a:	4629      	mov	r1, r5
 800ce2c:	2000      	movs	r0, #0
 800ce2e:	f858 2b04 	ldr.w	r2, [r8], #4
 800ce32:	f8d1 c000 	ldr.w	ip, [r1]
 800ce36:	fa1f fe82 	uxth.w	lr, r2
 800ce3a:	fa1f f38c 	uxth.w	r3, ip
 800ce3e:	eba3 030e 	sub.w	r3, r3, lr
 800ce42:	4403      	add	r3, r0
 800ce44:	0c12      	lsrs	r2, r2, #16
 800ce46:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ce4a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ce4e:	b29b      	uxth	r3, r3
 800ce50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce54:	45c1      	cmp	r9, r8
 800ce56:	f841 3b04 	str.w	r3, [r1], #4
 800ce5a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ce5e:	d2e6      	bcs.n	800ce2e <quorem+0xa4>
 800ce60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce68:	b922      	cbnz	r2, 800ce74 <quorem+0xea>
 800ce6a:	3b04      	subs	r3, #4
 800ce6c:	429d      	cmp	r5, r3
 800ce6e:	461a      	mov	r2, r3
 800ce70:	d30b      	bcc.n	800ce8a <quorem+0x100>
 800ce72:	613c      	str	r4, [r7, #16]
 800ce74:	3601      	adds	r6, #1
 800ce76:	4630      	mov	r0, r6
 800ce78:	b003      	add	sp, #12
 800ce7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce7e:	6812      	ldr	r2, [r2, #0]
 800ce80:	3b04      	subs	r3, #4
 800ce82:	2a00      	cmp	r2, #0
 800ce84:	d1cb      	bne.n	800ce1e <quorem+0x94>
 800ce86:	3c01      	subs	r4, #1
 800ce88:	e7c6      	b.n	800ce18 <quorem+0x8e>
 800ce8a:	6812      	ldr	r2, [r2, #0]
 800ce8c:	3b04      	subs	r3, #4
 800ce8e:	2a00      	cmp	r2, #0
 800ce90:	d1ef      	bne.n	800ce72 <quorem+0xe8>
 800ce92:	3c01      	subs	r4, #1
 800ce94:	e7ea      	b.n	800ce6c <quorem+0xe2>
 800ce96:	2000      	movs	r0, #0
 800ce98:	e7ee      	b.n	800ce78 <quorem+0xee>
 800ce9a:	0000      	movs	r0, r0
 800ce9c:	0000      	movs	r0, r0
	...

0800cea0 <_dtoa_r>:
 800cea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea4:	ed2d 8b02 	vpush	{d8}
 800cea8:	69c7      	ldr	r7, [r0, #28]
 800ceaa:	b091      	sub	sp, #68	@ 0x44
 800ceac:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ceb0:	ec55 4b10 	vmov	r4, r5, d0
 800ceb4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ceb6:	9107      	str	r1, [sp, #28]
 800ceb8:	4681      	mov	r9, r0
 800ceba:	9209      	str	r2, [sp, #36]	@ 0x24
 800cebc:	930d      	str	r3, [sp, #52]	@ 0x34
 800cebe:	b97f      	cbnz	r7, 800cee0 <_dtoa_r+0x40>
 800cec0:	2010      	movs	r0, #16
 800cec2:	f7fe fef5 	bl	800bcb0 <malloc>
 800cec6:	4602      	mov	r2, r0
 800cec8:	f8c9 001c 	str.w	r0, [r9, #28]
 800cecc:	b920      	cbnz	r0, 800ced8 <_dtoa_r+0x38>
 800cece:	4ba0      	ldr	r3, [pc, #640]	@ (800d150 <_dtoa_r+0x2b0>)
 800ced0:	21ef      	movs	r1, #239	@ 0xef
 800ced2:	48a0      	ldr	r0, [pc, #640]	@ (800d154 <_dtoa_r+0x2b4>)
 800ced4:	f002 f8a2 	bl	800f01c <__assert_func>
 800ced8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cedc:	6007      	str	r7, [r0, #0]
 800cede:	60c7      	str	r7, [r0, #12]
 800cee0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cee4:	6819      	ldr	r1, [r3, #0]
 800cee6:	b159      	cbz	r1, 800cf00 <_dtoa_r+0x60>
 800cee8:	685a      	ldr	r2, [r3, #4]
 800ceea:	604a      	str	r2, [r1, #4]
 800ceec:	2301      	movs	r3, #1
 800ceee:	4093      	lsls	r3, r2
 800cef0:	608b      	str	r3, [r1, #8]
 800cef2:	4648      	mov	r0, r9
 800cef4:	f000 fdce 	bl	800da94 <_Bfree>
 800cef8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cefc:	2200      	movs	r2, #0
 800cefe:	601a      	str	r2, [r3, #0]
 800cf00:	1e2b      	subs	r3, r5, #0
 800cf02:	bfbb      	ittet	lt
 800cf04:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cf08:	9303      	strlt	r3, [sp, #12]
 800cf0a:	2300      	movge	r3, #0
 800cf0c:	2201      	movlt	r2, #1
 800cf0e:	bfac      	ite	ge
 800cf10:	6033      	strge	r3, [r6, #0]
 800cf12:	6032      	strlt	r2, [r6, #0]
 800cf14:	4b90      	ldr	r3, [pc, #576]	@ (800d158 <_dtoa_r+0x2b8>)
 800cf16:	9e03      	ldr	r6, [sp, #12]
 800cf18:	43b3      	bics	r3, r6
 800cf1a:	d110      	bne.n	800cf3e <_dtoa_r+0x9e>
 800cf1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf1e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cf22:	6013      	str	r3, [r2, #0]
 800cf24:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800cf28:	4323      	orrs	r3, r4
 800cf2a:	f000 84e6 	beq.w	800d8fa <_dtoa_r+0xa5a>
 800cf2e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cf30:	4f8a      	ldr	r7, [pc, #552]	@ (800d15c <_dtoa_r+0x2bc>)
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	f000 84e8 	beq.w	800d908 <_dtoa_r+0xa68>
 800cf38:	1cfb      	adds	r3, r7, #3
 800cf3a:	f000 bce3 	b.w	800d904 <_dtoa_r+0xa64>
 800cf3e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800cf42:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cf46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf4a:	d10a      	bne.n	800cf62 <_dtoa_r+0xc2>
 800cf4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf4e:	2301      	movs	r3, #1
 800cf50:	6013      	str	r3, [r2, #0]
 800cf52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cf54:	b113      	cbz	r3, 800cf5c <_dtoa_r+0xbc>
 800cf56:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cf58:	4b81      	ldr	r3, [pc, #516]	@ (800d160 <_dtoa_r+0x2c0>)
 800cf5a:	6013      	str	r3, [r2, #0]
 800cf5c:	4f81      	ldr	r7, [pc, #516]	@ (800d164 <_dtoa_r+0x2c4>)
 800cf5e:	f000 bcd3 	b.w	800d908 <_dtoa_r+0xa68>
 800cf62:	aa0e      	add	r2, sp, #56	@ 0x38
 800cf64:	a90f      	add	r1, sp, #60	@ 0x3c
 800cf66:	4648      	mov	r0, r9
 800cf68:	eeb0 0b48 	vmov.f64	d0, d8
 800cf6c:	f001 f874 	bl	800e058 <__d2b>
 800cf70:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800cf74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf76:	9001      	str	r0, [sp, #4]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d045      	beq.n	800d008 <_dtoa_r+0x168>
 800cf7c:	eeb0 7b48 	vmov.f64	d7, d8
 800cf80:	ee18 1a90 	vmov	r1, s17
 800cf84:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cf88:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800cf8c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800cf90:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800cf94:	2500      	movs	r5, #0
 800cf96:	ee07 1a90 	vmov	s15, r1
 800cf9a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800cf9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d138 <_dtoa_r+0x298>
 800cfa2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cfa6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800d140 <_dtoa_r+0x2a0>
 800cfaa:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cfae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d148 <_dtoa_r+0x2a8>
 800cfb2:	ee07 3a90 	vmov	s15, r3
 800cfb6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800cfba:	eeb0 7b46 	vmov.f64	d7, d6
 800cfbe:	eea4 7b05 	vfma.f64	d7, d4, d5
 800cfc2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800cfc6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cfca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfce:	ee16 8a90 	vmov	r8, s13
 800cfd2:	d508      	bpl.n	800cfe6 <_dtoa_r+0x146>
 800cfd4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800cfd8:	eeb4 6b47 	vcmp.f64	d6, d7
 800cfdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfe0:	bf18      	it	ne
 800cfe2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800cfe6:	f1b8 0f16 	cmp.w	r8, #22
 800cfea:	d82b      	bhi.n	800d044 <_dtoa_r+0x1a4>
 800cfec:	495e      	ldr	r1, [pc, #376]	@ (800d168 <_dtoa_r+0x2c8>)
 800cfee:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800cff2:	ed91 7b00 	vldr	d7, [r1]
 800cff6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cffe:	d501      	bpl.n	800d004 <_dtoa_r+0x164>
 800d000:	f108 38ff 	add.w	r8, r8, #4294967295
 800d004:	2100      	movs	r1, #0
 800d006:	e01e      	b.n	800d046 <_dtoa_r+0x1a6>
 800d008:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d00a:	4413      	add	r3, r2
 800d00c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800d010:	2920      	cmp	r1, #32
 800d012:	bfc1      	itttt	gt
 800d014:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800d018:	408e      	lslgt	r6, r1
 800d01a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800d01e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800d022:	bfd6      	itet	le
 800d024:	f1c1 0120 	rsble	r1, r1, #32
 800d028:	4331      	orrgt	r1, r6
 800d02a:	fa04 f101 	lslle.w	r1, r4, r1
 800d02e:	ee07 1a90 	vmov	s15, r1
 800d032:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d036:	3b01      	subs	r3, #1
 800d038:	ee17 1a90 	vmov	r1, s15
 800d03c:	2501      	movs	r5, #1
 800d03e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800d042:	e7a8      	b.n	800cf96 <_dtoa_r+0xf6>
 800d044:	2101      	movs	r1, #1
 800d046:	1ad2      	subs	r2, r2, r3
 800d048:	1e53      	subs	r3, r2, #1
 800d04a:	9306      	str	r3, [sp, #24]
 800d04c:	bf45      	ittet	mi
 800d04e:	f1c2 0301 	rsbmi	r3, r2, #1
 800d052:	9304      	strmi	r3, [sp, #16]
 800d054:	2300      	movpl	r3, #0
 800d056:	2300      	movmi	r3, #0
 800d058:	bf4c      	ite	mi
 800d05a:	9306      	strmi	r3, [sp, #24]
 800d05c:	9304      	strpl	r3, [sp, #16]
 800d05e:	f1b8 0f00 	cmp.w	r8, #0
 800d062:	910c      	str	r1, [sp, #48]	@ 0x30
 800d064:	db18      	blt.n	800d098 <_dtoa_r+0x1f8>
 800d066:	9b06      	ldr	r3, [sp, #24]
 800d068:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d06c:	4443      	add	r3, r8
 800d06e:	9306      	str	r3, [sp, #24]
 800d070:	2300      	movs	r3, #0
 800d072:	9a07      	ldr	r2, [sp, #28]
 800d074:	2a09      	cmp	r2, #9
 800d076:	d845      	bhi.n	800d104 <_dtoa_r+0x264>
 800d078:	2a05      	cmp	r2, #5
 800d07a:	bfc4      	itt	gt
 800d07c:	3a04      	subgt	r2, #4
 800d07e:	9207      	strgt	r2, [sp, #28]
 800d080:	9a07      	ldr	r2, [sp, #28]
 800d082:	f1a2 0202 	sub.w	r2, r2, #2
 800d086:	bfcc      	ite	gt
 800d088:	2400      	movgt	r4, #0
 800d08a:	2401      	movle	r4, #1
 800d08c:	2a03      	cmp	r2, #3
 800d08e:	d844      	bhi.n	800d11a <_dtoa_r+0x27a>
 800d090:	e8df f002 	tbb	[pc, r2]
 800d094:	0b173634 	.word	0x0b173634
 800d098:	9b04      	ldr	r3, [sp, #16]
 800d09a:	2200      	movs	r2, #0
 800d09c:	eba3 0308 	sub.w	r3, r3, r8
 800d0a0:	9304      	str	r3, [sp, #16]
 800d0a2:	920a      	str	r2, [sp, #40]	@ 0x28
 800d0a4:	f1c8 0300 	rsb	r3, r8, #0
 800d0a8:	e7e3      	b.n	800d072 <_dtoa_r+0x1d2>
 800d0aa:	2201      	movs	r2, #1
 800d0ac:	9208      	str	r2, [sp, #32]
 800d0ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0b0:	eb08 0b02 	add.w	fp, r8, r2
 800d0b4:	f10b 0a01 	add.w	sl, fp, #1
 800d0b8:	4652      	mov	r2, sl
 800d0ba:	2a01      	cmp	r2, #1
 800d0bc:	bfb8      	it	lt
 800d0be:	2201      	movlt	r2, #1
 800d0c0:	e006      	b.n	800d0d0 <_dtoa_r+0x230>
 800d0c2:	2201      	movs	r2, #1
 800d0c4:	9208      	str	r2, [sp, #32]
 800d0c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0c8:	2a00      	cmp	r2, #0
 800d0ca:	dd29      	ble.n	800d120 <_dtoa_r+0x280>
 800d0cc:	4693      	mov	fp, r2
 800d0ce:	4692      	mov	sl, r2
 800d0d0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800d0d4:	2100      	movs	r1, #0
 800d0d6:	2004      	movs	r0, #4
 800d0d8:	f100 0614 	add.w	r6, r0, #20
 800d0dc:	4296      	cmp	r6, r2
 800d0de:	d926      	bls.n	800d12e <_dtoa_r+0x28e>
 800d0e0:	6079      	str	r1, [r7, #4]
 800d0e2:	4648      	mov	r0, r9
 800d0e4:	9305      	str	r3, [sp, #20]
 800d0e6:	f000 fc95 	bl	800da14 <_Balloc>
 800d0ea:	9b05      	ldr	r3, [sp, #20]
 800d0ec:	4607      	mov	r7, r0
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	d13e      	bne.n	800d170 <_dtoa_r+0x2d0>
 800d0f2:	4b1e      	ldr	r3, [pc, #120]	@ (800d16c <_dtoa_r+0x2cc>)
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	f240 11af 	movw	r1, #431	@ 0x1af
 800d0fa:	e6ea      	b.n	800ced2 <_dtoa_r+0x32>
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	e7e1      	b.n	800d0c4 <_dtoa_r+0x224>
 800d100:	2200      	movs	r2, #0
 800d102:	e7d3      	b.n	800d0ac <_dtoa_r+0x20c>
 800d104:	2401      	movs	r4, #1
 800d106:	2200      	movs	r2, #0
 800d108:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d10c:	f04f 3bff 	mov.w	fp, #4294967295
 800d110:	2100      	movs	r1, #0
 800d112:	46da      	mov	sl, fp
 800d114:	2212      	movs	r2, #18
 800d116:	9109      	str	r1, [sp, #36]	@ 0x24
 800d118:	e7da      	b.n	800d0d0 <_dtoa_r+0x230>
 800d11a:	2201      	movs	r2, #1
 800d11c:	9208      	str	r2, [sp, #32]
 800d11e:	e7f5      	b.n	800d10c <_dtoa_r+0x26c>
 800d120:	f04f 0b01 	mov.w	fp, #1
 800d124:	46da      	mov	sl, fp
 800d126:	465a      	mov	r2, fp
 800d128:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800d12c:	e7d0      	b.n	800d0d0 <_dtoa_r+0x230>
 800d12e:	3101      	adds	r1, #1
 800d130:	0040      	lsls	r0, r0, #1
 800d132:	e7d1      	b.n	800d0d8 <_dtoa_r+0x238>
 800d134:	f3af 8000 	nop.w
 800d138:	636f4361 	.word	0x636f4361
 800d13c:	3fd287a7 	.word	0x3fd287a7
 800d140:	8b60c8b3 	.word	0x8b60c8b3
 800d144:	3fc68a28 	.word	0x3fc68a28
 800d148:	509f79fb 	.word	0x509f79fb
 800d14c:	3fd34413 	.word	0x3fd34413
 800d150:	0800f9de 	.word	0x0800f9de
 800d154:	0800f9f5 	.word	0x0800f9f5
 800d158:	7ff00000 	.word	0x7ff00000
 800d15c:	0800f9da 	.word	0x0800f9da
 800d160:	0800fadf 	.word	0x0800fadf
 800d164:	0800fade 	.word	0x0800fade
 800d168:	0800fb58 	.word	0x0800fb58
 800d16c:	0800fa4d 	.word	0x0800fa4d
 800d170:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800d174:	f1ba 0f0e 	cmp.w	sl, #14
 800d178:	6010      	str	r0, [r2, #0]
 800d17a:	d86e      	bhi.n	800d25a <_dtoa_r+0x3ba>
 800d17c:	2c00      	cmp	r4, #0
 800d17e:	d06c      	beq.n	800d25a <_dtoa_r+0x3ba>
 800d180:	f1b8 0f00 	cmp.w	r8, #0
 800d184:	f340 80b4 	ble.w	800d2f0 <_dtoa_r+0x450>
 800d188:	4ac8      	ldr	r2, [pc, #800]	@ (800d4ac <_dtoa_r+0x60c>)
 800d18a:	f008 010f 	and.w	r1, r8, #15
 800d18e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d192:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800d196:	ed92 7b00 	vldr	d7, [r2]
 800d19a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800d19e:	f000 809b 	beq.w	800d2d8 <_dtoa_r+0x438>
 800d1a2:	4ac3      	ldr	r2, [pc, #780]	@ (800d4b0 <_dtoa_r+0x610>)
 800d1a4:	ed92 6b08 	vldr	d6, [r2, #32]
 800d1a8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800d1ac:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d1b0:	f001 010f 	and.w	r1, r1, #15
 800d1b4:	2203      	movs	r2, #3
 800d1b6:	48be      	ldr	r0, [pc, #760]	@ (800d4b0 <_dtoa_r+0x610>)
 800d1b8:	2900      	cmp	r1, #0
 800d1ba:	f040 808f 	bne.w	800d2dc <_dtoa_r+0x43c>
 800d1be:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d1c2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d1c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d1ca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d1cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d1d0:	2900      	cmp	r1, #0
 800d1d2:	f000 80b3 	beq.w	800d33c <_dtoa_r+0x49c>
 800d1d6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800d1da:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d1de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1e2:	f140 80ab 	bpl.w	800d33c <_dtoa_r+0x49c>
 800d1e6:	f1ba 0f00 	cmp.w	sl, #0
 800d1ea:	f000 80a7 	beq.w	800d33c <_dtoa_r+0x49c>
 800d1ee:	f1bb 0f00 	cmp.w	fp, #0
 800d1f2:	dd30      	ble.n	800d256 <_dtoa_r+0x3b6>
 800d1f4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800d1f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d1fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d200:	f108 31ff 	add.w	r1, r8, #4294967295
 800d204:	9105      	str	r1, [sp, #20]
 800d206:	3201      	adds	r2, #1
 800d208:	465c      	mov	r4, fp
 800d20a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d20e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800d212:	ee07 2a90 	vmov	s15, r2
 800d216:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d21a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d21e:	ee15 2a90 	vmov	r2, s11
 800d222:	ec51 0b15 	vmov	r0, r1, d5
 800d226:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800d22a:	2c00      	cmp	r4, #0
 800d22c:	f040 808a 	bne.w	800d344 <_dtoa_r+0x4a4>
 800d230:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d234:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d238:	ec41 0b17 	vmov	d7, r0, r1
 800d23c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d244:	f300 826a 	bgt.w	800d71c <_dtoa_r+0x87c>
 800d248:	eeb1 7b47 	vneg.f64	d7, d7
 800d24c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d254:	d423      	bmi.n	800d29e <_dtoa_r+0x3fe>
 800d256:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d25a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d25c:	2a00      	cmp	r2, #0
 800d25e:	f2c0 8129 	blt.w	800d4b4 <_dtoa_r+0x614>
 800d262:	f1b8 0f0e 	cmp.w	r8, #14
 800d266:	f300 8125 	bgt.w	800d4b4 <_dtoa_r+0x614>
 800d26a:	4b90      	ldr	r3, [pc, #576]	@ (800d4ac <_dtoa_r+0x60c>)
 800d26c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d270:	ed93 6b00 	vldr	d6, [r3]
 800d274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d276:	2b00      	cmp	r3, #0
 800d278:	f280 80c8 	bge.w	800d40c <_dtoa_r+0x56c>
 800d27c:	f1ba 0f00 	cmp.w	sl, #0
 800d280:	f300 80c4 	bgt.w	800d40c <_dtoa_r+0x56c>
 800d284:	d10b      	bne.n	800d29e <_dtoa_r+0x3fe>
 800d286:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d28a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d28e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d292:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d29a:	f2c0 823c 	blt.w	800d716 <_dtoa_r+0x876>
 800d29e:	2400      	movs	r4, #0
 800d2a0:	4625      	mov	r5, r4
 800d2a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2a4:	43db      	mvns	r3, r3
 800d2a6:	9305      	str	r3, [sp, #20]
 800d2a8:	463e      	mov	r6, r7
 800d2aa:	f04f 0800 	mov.w	r8, #0
 800d2ae:	4621      	mov	r1, r4
 800d2b0:	4648      	mov	r0, r9
 800d2b2:	f000 fbef 	bl	800da94 <_Bfree>
 800d2b6:	2d00      	cmp	r5, #0
 800d2b8:	f000 80a2 	beq.w	800d400 <_dtoa_r+0x560>
 800d2bc:	f1b8 0f00 	cmp.w	r8, #0
 800d2c0:	d005      	beq.n	800d2ce <_dtoa_r+0x42e>
 800d2c2:	45a8      	cmp	r8, r5
 800d2c4:	d003      	beq.n	800d2ce <_dtoa_r+0x42e>
 800d2c6:	4641      	mov	r1, r8
 800d2c8:	4648      	mov	r0, r9
 800d2ca:	f000 fbe3 	bl	800da94 <_Bfree>
 800d2ce:	4629      	mov	r1, r5
 800d2d0:	4648      	mov	r0, r9
 800d2d2:	f000 fbdf 	bl	800da94 <_Bfree>
 800d2d6:	e093      	b.n	800d400 <_dtoa_r+0x560>
 800d2d8:	2202      	movs	r2, #2
 800d2da:	e76c      	b.n	800d1b6 <_dtoa_r+0x316>
 800d2dc:	07cc      	lsls	r4, r1, #31
 800d2de:	d504      	bpl.n	800d2ea <_dtoa_r+0x44a>
 800d2e0:	ed90 6b00 	vldr	d6, [r0]
 800d2e4:	3201      	adds	r2, #1
 800d2e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d2ea:	1049      	asrs	r1, r1, #1
 800d2ec:	3008      	adds	r0, #8
 800d2ee:	e763      	b.n	800d1b8 <_dtoa_r+0x318>
 800d2f0:	d022      	beq.n	800d338 <_dtoa_r+0x498>
 800d2f2:	f1c8 0100 	rsb	r1, r8, #0
 800d2f6:	4a6d      	ldr	r2, [pc, #436]	@ (800d4ac <_dtoa_r+0x60c>)
 800d2f8:	f001 000f 	and.w	r0, r1, #15
 800d2fc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d300:	ed92 7b00 	vldr	d7, [r2]
 800d304:	ee28 7b07 	vmul.f64	d7, d8, d7
 800d308:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d30c:	4868      	ldr	r0, [pc, #416]	@ (800d4b0 <_dtoa_r+0x610>)
 800d30e:	1109      	asrs	r1, r1, #4
 800d310:	2400      	movs	r4, #0
 800d312:	2202      	movs	r2, #2
 800d314:	b929      	cbnz	r1, 800d322 <_dtoa_r+0x482>
 800d316:	2c00      	cmp	r4, #0
 800d318:	f43f af57 	beq.w	800d1ca <_dtoa_r+0x32a>
 800d31c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d320:	e753      	b.n	800d1ca <_dtoa_r+0x32a>
 800d322:	07ce      	lsls	r6, r1, #31
 800d324:	d505      	bpl.n	800d332 <_dtoa_r+0x492>
 800d326:	ed90 6b00 	vldr	d6, [r0]
 800d32a:	3201      	adds	r2, #1
 800d32c:	2401      	movs	r4, #1
 800d32e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d332:	1049      	asrs	r1, r1, #1
 800d334:	3008      	adds	r0, #8
 800d336:	e7ed      	b.n	800d314 <_dtoa_r+0x474>
 800d338:	2202      	movs	r2, #2
 800d33a:	e746      	b.n	800d1ca <_dtoa_r+0x32a>
 800d33c:	f8cd 8014 	str.w	r8, [sp, #20]
 800d340:	4654      	mov	r4, sl
 800d342:	e762      	b.n	800d20a <_dtoa_r+0x36a>
 800d344:	4a59      	ldr	r2, [pc, #356]	@ (800d4ac <_dtoa_r+0x60c>)
 800d346:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800d34a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d34e:	9a08      	ldr	r2, [sp, #32]
 800d350:	ec41 0b17 	vmov	d7, r0, r1
 800d354:	443c      	add	r4, r7
 800d356:	b34a      	cbz	r2, 800d3ac <_dtoa_r+0x50c>
 800d358:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800d35c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800d360:	463e      	mov	r6, r7
 800d362:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d366:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d36a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d36e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d372:	ee14 2a90 	vmov	r2, s9
 800d376:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d37a:	3230      	adds	r2, #48	@ 0x30
 800d37c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d380:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d388:	f806 2b01 	strb.w	r2, [r6], #1
 800d38c:	d438      	bmi.n	800d400 <_dtoa_r+0x560>
 800d38e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d392:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d39a:	d46e      	bmi.n	800d47a <_dtoa_r+0x5da>
 800d39c:	42a6      	cmp	r6, r4
 800d39e:	f43f af5a 	beq.w	800d256 <_dtoa_r+0x3b6>
 800d3a2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d3a6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d3aa:	e7e0      	b.n	800d36e <_dtoa_r+0x4ce>
 800d3ac:	4621      	mov	r1, r4
 800d3ae:	463e      	mov	r6, r7
 800d3b0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d3b4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d3b8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d3bc:	ee14 2a90 	vmov	r2, s9
 800d3c0:	3230      	adds	r2, #48	@ 0x30
 800d3c2:	f806 2b01 	strb.w	r2, [r6], #1
 800d3c6:	42a6      	cmp	r6, r4
 800d3c8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d3cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d3d0:	d119      	bne.n	800d406 <_dtoa_r+0x566>
 800d3d2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d3d6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d3da:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d3de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3e2:	dc4a      	bgt.n	800d47a <_dtoa_r+0x5da>
 800d3e4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d3e8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f0:	f57f af31 	bpl.w	800d256 <_dtoa_r+0x3b6>
 800d3f4:	460e      	mov	r6, r1
 800d3f6:	3901      	subs	r1, #1
 800d3f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d3fc:	2b30      	cmp	r3, #48	@ 0x30
 800d3fe:	d0f9      	beq.n	800d3f4 <_dtoa_r+0x554>
 800d400:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d404:	e027      	b.n	800d456 <_dtoa_r+0x5b6>
 800d406:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d40a:	e7d5      	b.n	800d3b8 <_dtoa_r+0x518>
 800d40c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d410:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800d414:	463e      	mov	r6, r7
 800d416:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d41a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d41e:	ee15 3a10 	vmov	r3, s10
 800d422:	3330      	adds	r3, #48	@ 0x30
 800d424:	f806 3b01 	strb.w	r3, [r6], #1
 800d428:	1bf3      	subs	r3, r6, r7
 800d42a:	459a      	cmp	sl, r3
 800d42c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d430:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d434:	d132      	bne.n	800d49c <_dtoa_r+0x5fc>
 800d436:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d43a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d43e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d442:	dc18      	bgt.n	800d476 <_dtoa_r+0x5d6>
 800d444:	eeb4 7b46 	vcmp.f64	d7, d6
 800d448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d44c:	d103      	bne.n	800d456 <_dtoa_r+0x5b6>
 800d44e:	ee15 3a10 	vmov	r3, s10
 800d452:	07db      	lsls	r3, r3, #31
 800d454:	d40f      	bmi.n	800d476 <_dtoa_r+0x5d6>
 800d456:	9901      	ldr	r1, [sp, #4]
 800d458:	4648      	mov	r0, r9
 800d45a:	f000 fb1b 	bl	800da94 <_Bfree>
 800d45e:	2300      	movs	r3, #0
 800d460:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d462:	7033      	strb	r3, [r6, #0]
 800d464:	f108 0301 	add.w	r3, r8, #1
 800d468:	6013      	str	r3, [r2, #0]
 800d46a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	f000 824b 	beq.w	800d908 <_dtoa_r+0xa68>
 800d472:	601e      	str	r6, [r3, #0]
 800d474:	e248      	b.n	800d908 <_dtoa_r+0xa68>
 800d476:	f8cd 8014 	str.w	r8, [sp, #20]
 800d47a:	4633      	mov	r3, r6
 800d47c:	461e      	mov	r6, r3
 800d47e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d482:	2a39      	cmp	r2, #57	@ 0x39
 800d484:	d106      	bne.n	800d494 <_dtoa_r+0x5f4>
 800d486:	429f      	cmp	r7, r3
 800d488:	d1f8      	bne.n	800d47c <_dtoa_r+0x5dc>
 800d48a:	9a05      	ldr	r2, [sp, #20]
 800d48c:	3201      	adds	r2, #1
 800d48e:	9205      	str	r2, [sp, #20]
 800d490:	2230      	movs	r2, #48	@ 0x30
 800d492:	703a      	strb	r2, [r7, #0]
 800d494:	781a      	ldrb	r2, [r3, #0]
 800d496:	3201      	adds	r2, #1
 800d498:	701a      	strb	r2, [r3, #0]
 800d49a:	e7b1      	b.n	800d400 <_dtoa_r+0x560>
 800d49c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d4a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4a8:	d1b5      	bne.n	800d416 <_dtoa_r+0x576>
 800d4aa:	e7d4      	b.n	800d456 <_dtoa_r+0x5b6>
 800d4ac:	0800fb58 	.word	0x0800fb58
 800d4b0:	0800fb30 	.word	0x0800fb30
 800d4b4:	9908      	ldr	r1, [sp, #32]
 800d4b6:	2900      	cmp	r1, #0
 800d4b8:	f000 80e9 	beq.w	800d68e <_dtoa_r+0x7ee>
 800d4bc:	9907      	ldr	r1, [sp, #28]
 800d4be:	2901      	cmp	r1, #1
 800d4c0:	f300 80cb 	bgt.w	800d65a <_dtoa_r+0x7ba>
 800d4c4:	2d00      	cmp	r5, #0
 800d4c6:	f000 80c4 	beq.w	800d652 <_dtoa_r+0x7b2>
 800d4ca:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d4ce:	9e04      	ldr	r6, [sp, #16]
 800d4d0:	461c      	mov	r4, r3
 800d4d2:	9305      	str	r3, [sp, #20]
 800d4d4:	9b04      	ldr	r3, [sp, #16]
 800d4d6:	4413      	add	r3, r2
 800d4d8:	9304      	str	r3, [sp, #16]
 800d4da:	9b06      	ldr	r3, [sp, #24]
 800d4dc:	2101      	movs	r1, #1
 800d4de:	4413      	add	r3, r2
 800d4e0:	4648      	mov	r0, r9
 800d4e2:	9306      	str	r3, [sp, #24]
 800d4e4:	f000 fb8a 	bl	800dbfc <__i2b>
 800d4e8:	9b05      	ldr	r3, [sp, #20]
 800d4ea:	4605      	mov	r5, r0
 800d4ec:	b166      	cbz	r6, 800d508 <_dtoa_r+0x668>
 800d4ee:	9a06      	ldr	r2, [sp, #24]
 800d4f0:	2a00      	cmp	r2, #0
 800d4f2:	dd09      	ble.n	800d508 <_dtoa_r+0x668>
 800d4f4:	42b2      	cmp	r2, r6
 800d4f6:	9904      	ldr	r1, [sp, #16]
 800d4f8:	bfa8      	it	ge
 800d4fa:	4632      	movge	r2, r6
 800d4fc:	1a89      	subs	r1, r1, r2
 800d4fe:	9104      	str	r1, [sp, #16]
 800d500:	9906      	ldr	r1, [sp, #24]
 800d502:	1ab6      	subs	r6, r6, r2
 800d504:	1a8a      	subs	r2, r1, r2
 800d506:	9206      	str	r2, [sp, #24]
 800d508:	b30b      	cbz	r3, 800d54e <_dtoa_r+0x6ae>
 800d50a:	9a08      	ldr	r2, [sp, #32]
 800d50c:	2a00      	cmp	r2, #0
 800d50e:	f000 80c5 	beq.w	800d69c <_dtoa_r+0x7fc>
 800d512:	2c00      	cmp	r4, #0
 800d514:	f000 80bf 	beq.w	800d696 <_dtoa_r+0x7f6>
 800d518:	4629      	mov	r1, r5
 800d51a:	4622      	mov	r2, r4
 800d51c:	4648      	mov	r0, r9
 800d51e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d520:	f000 fc24 	bl	800dd6c <__pow5mult>
 800d524:	9a01      	ldr	r2, [sp, #4]
 800d526:	4601      	mov	r1, r0
 800d528:	4605      	mov	r5, r0
 800d52a:	4648      	mov	r0, r9
 800d52c:	f000 fb7c 	bl	800dc28 <__multiply>
 800d530:	9901      	ldr	r1, [sp, #4]
 800d532:	9005      	str	r0, [sp, #20]
 800d534:	4648      	mov	r0, r9
 800d536:	f000 faad 	bl	800da94 <_Bfree>
 800d53a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d53c:	1b1b      	subs	r3, r3, r4
 800d53e:	f000 80b0 	beq.w	800d6a2 <_dtoa_r+0x802>
 800d542:	9905      	ldr	r1, [sp, #20]
 800d544:	461a      	mov	r2, r3
 800d546:	4648      	mov	r0, r9
 800d548:	f000 fc10 	bl	800dd6c <__pow5mult>
 800d54c:	9001      	str	r0, [sp, #4]
 800d54e:	2101      	movs	r1, #1
 800d550:	4648      	mov	r0, r9
 800d552:	f000 fb53 	bl	800dbfc <__i2b>
 800d556:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d558:	4604      	mov	r4, r0
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	f000 81da 	beq.w	800d914 <_dtoa_r+0xa74>
 800d560:	461a      	mov	r2, r3
 800d562:	4601      	mov	r1, r0
 800d564:	4648      	mov	r0, r9
 800d566:	f000 fc01 	bl	800dd6c <__pow5mult>
 800d56a:	9b07      	ldr	r3, [sp, #28]
 800d56c:	2b01      	cmp	r3, #1
 800d56e:	4604      	mov	r4, r0
 800d570:	f300 80a0 	bgt.w	800d6b4 <_dtoa_r+0x814>
 800d574:	9b02      	ldr	r3, [sp, #8]
 800d576:	2b00      	cmp	r3, #0
 800d578:	f040 8096 	bne.w	800d6a8 <_dtoa_r+0x808>
 800d57c:	9b03      	ldr	r3, [sp, #12]
 800d57e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d582:	2a00      	cmp	r2, #0
 800d584:	f040 8092 	bne.w	800d6ac <_dtoa_r+0x80c>
 800d588:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d58c:	0d12      	lsrs	r2, r2, #20
 800d58e:	0512      	lsls	r2, r2, #20
 800d590:	2a00      	cmp	r2, #0
 800d592:	f000 808d 	beq.w	800d6b0 <_dtoa_r+0x810>
 800d596:	9b04      	ldr	r3, [sp, #16]
 800d598:	3301      	adds	r3, #1
 800d59a:	9304      	str	r3, [sp, #16]
 800d59c:	9b06      	ldr	r3, [sp, #24]
 800d59e:	3301      	adds	r3, #1
 800d5a0:	9306      	str	r3, [sp, #24]
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d5a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	f000 81b9 	beq.w	800d920 <_dtoa_r+0xa80>
 800d5ae:	6922      	ldr	r2, [r4, #16]
 800d5b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d5b4:	6910      	ldr	r0, [r2, #16]
 800d5b6:	f000 fad5 	bl	800db64 <__hi0bits>
 800d5ba:	f1c0 0020 	rsb	r0, r0, #32
 800d5be:	9b06      	ldr	r3, [sp, #24]
 800d5c0:	4418      	add	r0, r3
 800d5c2:	f010 001f 	ands.w	r0, r0, #31
 800d5c6:	f000 8081 	beq.w	800d6cc <_dtoa_r+0x82c>
 800d5ca:	f1c0 0220 	rsb	r2, r0, #32
 800d5ce:	2a04      	cmp	r2, #4
 800d5d0:	dd73      	ble.n	800d6ba <_dtoa_r+0x81a>
 800d5d2:	9b04      	ldr	r3, [sp, #16]
 800d5d4:	f1c0 001c 	rsb	r0, r0, #28
 800d5d8:	4403      	add	r3, r0
 800d5da:	9304      	str	r3, [sp, #16]
 800d5dc:	9b06      	ldr	r3, [sp, #24]
 800d5de:	4406      	add	r6, r0
 800d5e0:	4403      	add	r3, r0
 800d5e2:	9306      	str	r3, [sp, #24]
 800d5e4:	9b04      	ldr	r3, [sp, #16]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	dd05      	ble.n	800d5f6 <_dtoa_r+0x756>
 800d5ea:	9901      	ldr	r1, [sp, #4]
 800d5ec:	461a      	mov	r2, r3
 800d5ee:	4648      	mov	r0, r9
 800d5f0:	f000 fc16 	bl	800de20 <__lshift>
 800d5f4:	9001      	str	r0, [sp, #4]
 800d5f6:	9b06      	ldr	r3, [sp, #24]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	dd05      	ble.n	800d608 <_dtoa_r+0x768>
 800d5fc:	4621      	mov	r1, r4
 800d5fe:	461a      	mov	r2, r3
 800d600:	4648      	mov	r0, r9
 800d602:	f000 fc0d 	bl	800de20 <__lshift>
 800d606:	4604      	mov	r4, r0
 800d608:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d060      	beq.n	800d6d0 <_dtoa_r+0x830>
 800d60e:	9801      	ldr	r0, [sp, #4]
 800d610:	4621      	mov	r1, r4
 800d612:	f000 fc71 	bl	800def8 <__mcmp>
 800d616:	2800      	cmp	r0, #0
 800d618:	da5a      	bge.n	800d6d0 <_dtoa_r+0x830>
 800d61a:	f108 33ff 	add.w	r3, r8, #4294967295
 800d61e:	9305      	str	r3, [sp, #20]
 800d620:	9901      	ldr	r1, [sp, #4]
 800d622:	2300      	movs	r3, #0
 800d624:	220a      	movs	r2, #10
 800d626:	4648      	mov	r0, r9
 800d628:	f000 fa56 	bl	800dad8 <__multadd>
 800d62c:	9b08      	ldr	r3, [sp, #32]
 800d62e:	9001      	str	r0, [sp, #4]
 800d630:	2b00      	cmp	r3, #0
 800d632:	f000 8177 	beq.w	800d924 <_dtoa_r+0xa84>
 800d636:	4629      	mov	r1, r5
 800d638:	2300      	movs	r3, #0
 800d63a:	220a      	movs	r2, #10
 800d63c:	4648      	mov	r0, r9
 800d63e:	f000 fa4b 	bl	800dad8 <__multadd>
 800d642:	f1bb 0f00 	cmp.w	fp, #0
 800d646:	4605      	mov	r5, r0
 800d648:	dc6e      	bgt.n	800d728 <_dtoa_r+0x888>
 800d64a:	9b07      	ldr	r3, [sp, #28]
 800d64c:	2b02      	cmp	r3, #2
 800d64e:	dc48      	bgt.n	800d6e2 <_dtoa_r+0x842>
 800d650:	e06a      	b.n	800d728 <_dtoa_r+0x888>
 800d652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d654:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d658:	e739      	b.n	800d4ce <_dtoa_r+0x62e>
 800d65a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800d65e:	42a3      	cmp	r3, r4
 800d660:	db07      	blt.n	800d672 <_dtoa_r+0x7d2>
 800d662:	f1ba 0f00 	cmp.w	sl, #0
 800d666:	eba3 0404 	sub.w	r4, r3, r4
 800d66a:	db0b      	blt.n	800d684 <_dtoa_r+0x7e4>
 800d66c:	9e04      	ldr	r6, [sp, #16]
 800d66e:	4652      	mov	r2, sl
 800d670:	e72f      	b.n	800d4d2 <_dtoa_r+0x632>
 800d672:	1ae2      	subs	r2, r4, r3
 800d674:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d676:	9e04      	ldr	r6, [sp, #16]
 800d678:	4413      	add	r3, r2
 800d67a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d67c:	4652      	mov	r2, sl
 800d67e:	4623      	mov	r3, r4
 800d680:	2400      	movs	r4, #0
 800d682:	e726      	b.n	800d4d2 <_dtoa_r+0x632>
 800d684:	9a04      	ldr	r2, [sp, #16]
 800d686:	eba2 060a 	sub.w	r6, r2, sl
 800d68a:	2200      	movs	r2, #0
 800d68c:	e721      	b.n	800d4d2 <_dtoa_r+0x632>
 800d68e:	9e04      	ldr	r6, [sp, #16]
 800d690:	9d08      	ldr	r5, [sp, #32]
 800d692:	461c      	mov	r4, r3
 800d694:	e72a      	b.n	800d4ec <_dtoa_r+0x64c>
 800d696:	9a01      	ldr	r2, [sp, #4]
 800d698:	9205      	str	r2, [sp, #20]
 800d69a:	e752      	b.n	800d542 <_dtoa_r+0x6a2>
 800d69c:	9901      	ldr	r1, [sp, #4]
 800d69e:	461a      	mov	r2, r3
 800d6a0:	e751      	b.n	800d546 <_dtoa_r+0x6a6>
 800d6a2:	9b05      	ldr	r3, [sp, #20]
 800d6a4:	9301      	str	r3, [sp, #4]
 800d6a6:	e752      	b.n	800d54e <_dtoa_r+0x6ae>
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	e77b      	b.n	800d5a4 <_dtoa_r+0x704>
 800d6ac:	9b02      	ldr	r3, [sp, #8]
 800d6ae:	e779      	b.n	800d5a4 <_dtoa_r+0x704>
 800d6b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d6b2:	e778      	b.n	800d5a6 <_dtoa_r+0x706>
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d6b8:	e779      	b.n	800d5ae <_dtoa_r+0x70e>
 800d6ba:	d093      	beq.n	800d5e4 <_dtoa_r+0x744>
 800d6bc:	9b04      	ldr	r3, [sp, #16]
 800d6be:	321c      	adds	r2, #28
 800d6c0:	4413      	add	r3, r2
 800d6c2:	9304      	str	r3, [sp, #16]
 800d6c4:	9b06      	ldr	r3, [sp, #24]
 800d6c6:	4416      	add	r6, r2
 800d6c8:	4413      	add	r3, r2
 800d6ca:	e78a      	b.n	800d5e2 <_dtoa_r+0x742>
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	e7f5      	b.n	800d6bc <_dtoa_r+0x81c>
 800d6d0:	f1ba 0f00 	cmp.w	sl, #0
 800d6d4:	f8cd 8014 	str.w	r8, [sp, #20]
 800d6d8:	46d3      	mov	fp, sl
 800d6da:	dc21      	bgt.n	800d720 <_dtoa_r+0x880>
 800d6dc:	9b07      	ldr	r3, [sp, #28]
 800d6de:	2b02      	cmp	r3, #2
 800d6e0:	dd1e      	ble.n	800d720 <_dtoa_r+0x880>
 800d6e2:	f1bb 0f00 	cmp.w	fp, #0
 800d6e6:	f47f addc 	bne.w	800d2a2 <_dtoa_r+0x402>
 800d6ea:	4621      	mov	r1, r4
 800d6ec:	465b      	mov	r3, fp
 800d6ee:	2205      	movs	r2, #5
 800d6f0:	4648      	mov	r0, r9
 800d6f2:	f000 f9f1 	bl	800dad8 <__multadd>
 800d6f6:	4601      	mov	r1, r0
 800d6f8:	4604      	mov	r4, r0
 800d6fa:	9801      	ldr	r0, [sp, #4]
 800d6fc:	f000 fbfc 	bl	800def8 <__mcmp>
 800d700:	2800      	cmp	r0, #0
 800d702:	f77f adce 	ble.w	800d2a2 <_dtoa_r+0x402>
 800d706:	463e      	mov	r6, r7
 800d708:	2331      	movs	r3, #49	@ 0x31
 800d70a:	f806 3b01 	strb.w	r3, [r6], #1
 800d70e:	9b05      	ldr	r3, [sp, #20]
 800d710:	3301      	adds	r3, #1
 800d712:	9305      	str	r3, [sp, #20]
 800d714:	e5c9      	b.n	800d2aa <_dtoa_r+0x40a>
 800d716:	f8cd 8014 	str.w	r8, [sp, #20]
 800d71a:	4654      	mov	r4, sl
 800d71c:	4625      	mov	r5, r4
 800d71e:	e7f2      	b.n	800d706 <_dtoa_r+0x866>
 800d720:	9b08      	ldr	r3, [sp, #32]
 800d722:	2b00      	cmp	r3, #0
 800d724:	f000 8102 	beq.w	800d92c <_dtoa_r+0xa8c>
 800d728:	2e00      	cmp	r6, #0
 800d72a:	dd05      	ble.n	800d738 <_dtoa_r+0x898>
 800d72c:	4629      	mov	r1, r5
 800d72e:	4632      	mov	r2, r6
 800d730:	4648      	mov	r0, r9
 800d732:	f000 fb75 	bl	800de20 <__lshift>
 800d736:	4605      	mov	r5, r0
 800d738:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d058      	beq.n	800d7f0 <_dtoa_r+0x950>
 800d73e:	6869      	ldr	r1, [r5, #4]
 800d740:	4648      	mov	r0, r9
 800d742:	f000 f967 	bl	800da14 <_Balloc>
 800d746:	4606      	mov	r6, r0
 800d748:	b928      	cbnz	r0, 800d756 <_dtoa_r+0x8b6>
 800d74a:	4b82      	ldr	r3, [pc, #520]	@ (800d954 <_dtoa_r+0xab4>)
 800d74c:	4602      	mov	r2, r0
 800d74e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d752:	f7ff bbbe 	b.w	800ced2 <_dtoa_r+0x32>
 800d756:	692a      	ldr	r2, [r5, #16]
 800d758:	3202      	adds	r2, #2
 800d75a:	0092      	lsls	r2, r2, #2
 800d75c:	f105 010c 	add.w	r1, r5, #12
 800d760:	300c      	adds	r0, #12
 800d762:	f7ff fb04 	bl	800cd6e <memcpy>
 800d766:	2201      	movs	r2, #1
 800d768:	4631      	mov	r1, r6
 800d76a:	4648      	mov	r0, r9
 800d76c:	f000 fb58 	bl	800de20 <__lshift>
 800d770:	1c7b      	adds	r3, r7, #1
 800d772:	9304      	str	r3, [sp, #16]
 800d774:	eb07 030b 	add.w	r3, r7, fp
 800d778:	9309      	str	r3, [sp, #36]	@ 0x24
 800d77a:	9b02      	ldr	r3, [sp, #8]
 800d77c:	f003 0301 	and.w	r3, r3, #1
 800d780:	46a8      	mov	r8, r5
 800d782:	9308      	str	r3, [sp, #32]
 800d784:	4605      	mov	r5, r0
 800d786:	9b04      	ldr	r3, [sp, #16]
 800d788:	9801      	ldr	r0, [sp, #4]
 800d78a:	4621      	mov	r1, r4
 800d78c:	f103 3bff 	add.w	fp, r3, #4294967295
 800d790:	f7ff fafb 	bl	800cd8a <quorem>
 800d794:	4641      	mov	r1, r8
 800d796:	9002      	str	r0, [sp, #8]
 800d798:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d79c:	9801      	ldr	r0, [sp, #4]
 800d79e:	f000 fbab 	bl	800def8 <__mcmp>
 800d7a2:	462a      	mov	r2, r5
 800d7a4:	9006      	str	r0, [sp, #24]
 800d7a6:	4621      	mov	r1, r4
 800d7a8:	4648      	mov	r0, r9
 800d7aa:	f000 fbc1 	bl	800df30 <__mdiff>
 800d7ae:	68c2      	ldr	r2, [r0, #12]
 800d7b0:	4606      	mov	r6, r0
 800d7b2:	b9fa      	cbnz	r2, 800d7f4 <_dtoa_r+0x954>
 800d7b4:	4601      	mov	r1, r0
 800d7b6:	9801      	ldr	r0, [sp, #4]
 800d7b8:	f000 fb9e 	bl	800def8 <__mcmp>
 800d7bc:	4602      	mov	r2, r0
 800d7be:	4631      	mov	r1, r6
 800d7c0:	4648      	mov	r0, r9
 800d7c2:	920a      	str	r2, [sp, #40]	@ 0x28
 800d7c4:	f000 f966 	bl	800da94 <_Bfree>
 800d7c8:	9b07      	ldr	r3, [sp, #28]
 800d7ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d7cc:	9e04      	ldr	r6, [sp, #16]
 800d7ce:	ea42 0103 	orr.w	r1, r2, r3
 800d7d2:	9b08      	ldr	r3, [sp, #32]
 800d7d4:	4319      	orrs	r1, r3
 800d7d6:	d10f      	bne.n	800d7f8 <_dtoa_r+0x958>
 800d7d8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d7dc:	d028      	beq.n	800d830 <_dtoa_r+0x990>
 800d7de:	9b06      	ldr	r3, [sp, #24]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	dd02      	ble.n	800d7ea <_dtoa_r+0x94a>
 800d7e4:	9b02      	ldr	r3, [sp, #8]
 800d7e6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800d7ea:	f88b a000 	strb.w	sl, [fp]
 800d7ee:	e55e      	b.n	800d2ae <_dtoa_r+0x40e>
 800d7f0:	4628      	mov	r0, r5
 800d7f2:	e7bd      	b.n	800d770 <_dtoa_r+0x8d0>
 800d7f4:	2201      	movs	r2, #1
 800d7f6:	e7e2      	b.n	800d7be <_dtoa_r+0x91e>
 800d7f8:	9b06      	ldr	r3, [sp, #24]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	db04      	blt.n	800d808 <_dtoa_r+0x968>
 800d7fe:	9907      	ldr	r1, [sp, #28]
 800d800:	430b      	orrs	r3, r1
 800d802:	9908      	ldr	r1, [sp, #32]
 800d804:	430b      	orrs	r3, r1
 800d806:	d120      	bne.n	800d84a <_dtoa_r+0x9aa>
 800d808:	2a00      	cmp	r2, #0
 800d80a:	ddee      	ble.n	800d7ea <_dtoa_r+0x94a>
 800d80c:	9901      	ldr	r1, [sp, #4]
 800d80e:	2201      	movs	r2, #1
 800d810:	4648      	mov	r0, r9
 800d812:	f000 fb05 	bl	800de20 <__lshift>
 800d816:	4621      	mov	r1, r4
 800d818:	9001      	str	r0, [sp, #4]
 800d81a:	f000 fb6d 	bl	800def8 <__mcmp>
 800d81e:	2800      	cmp	r0, #0
 800d820:	dc03      	bgt.n	800d82a <_dtoa_r+0x98a>
 800d822:	d1e2      	bne.n	800d7ea <_dtoa_r+0x94a>
 800d824:	f01a 0f01 	tst.w	sl, #1
 800d828:	d0df      	beq.n	800d7ea <_dtoa_r+0x94a>
 800d82a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d82e:	d1d9      	bne.n	800d7e4 <_dtoa_r+0x944>
 800d830:	2339      	movs	r3, #57	@ 0x39
 800d832:	f88b 3000 	strb.w	r3, [fp]
 800d836:	4633      	mov	r3, r6
 800d838:	461e      	mov	r6, r3
 800d83a:	3b01      	subs	r3, #1
 800d83c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d840:	2a39      	cmp	r2, #57	@ 0x39
 800d842:	d052      	beq.n	800d8ea <_dtoa_r+0xa4a>
 800d844:	3201      	adds	r2, #1
 800d846:	701a      	strb	r2, [r3, #0]
 800d848:	e531      	b.n	800d2ae <_dtoa_r+0x40e>
 800d84a:	2a00      	cmp	r2, #0
 800d84c:	dd07      	ble.n	800d85e <_dtoa_r+0x9be>
 800d84e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d852:	d0ed      	beq.n	800d830 <_dtoa_r+0x990>
 800d854:	f10a 0301 	add.w	r3, sl, #1
 800d858:	f88b 3000 	strb.w	r3, [fp]
 800d85c:	e527      	b.n	800d2ae <_dtoa_r+0x40e>
 800d85e:	9b04      	ldr	r3, [sp, #16]
 800d860:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d862:	f803 ac01 	strb.w	sl, [r3, #-1]
 800d866:	4293      	cmp	r3, r2
 800d868:	d029      	beq.n	800d8be <_dtoa_r+0xa1e>
 800d86a:	9901      	ldr	r1, [sp, #4]
 800d86c:	2300      	movs	r3, #0
 800d86e:	220a      	movs	r2, #10
 800d870:	4648      	mov	r0, r9
 800d872:	f000 f931 	bl	800dad8 <__multadd>
 800d876:	45a8      	cmp	r8, r5
 800d878:	9001      	str	r0, [sp, #4]
 800d87a:	f04f 0300 	mov.w	r3, #0
 800d87e:	f04f 020a 	mov.w	r2, #10
 800d882:	4641      	mov	r1, r8
 800d884:	4648      	mov	r0, r9
 800d886:	d107      	bne.n	800d898 <_dtoa_r+0x9f8>
 800d888:	f000 f926 	bl	800dad8 <__multadd>
 800d88c:	4680      	mov	r8, r0
 800d88e:	4605      	mov	r5, r0
 800d890:	9b04      	ldr	r3, [sp, #16]
 800d892:	3301      	adds	r3, #1
 800d894:	9304      	str	r3, [sp, #16]
 800d896:	e776      	b.n	800d786 <_dtoa_r+0x8e6>
 800d898:	f000 f91e 	bl	800dad8 <__multadd>
 800d89c:	4629      	mov	r1, r5
 800d89e:	4680      	mov	r8, r0
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	220a      	movs	r2, #10
 800d8a4:	4648      	mov	r0, r9
 800d8a6:	f000 f917 	bl	800dad8 <__multadd>
 800d8aa:	4605      	mov	r5, r0
 800d8ac:	e7f0      	b.n	800d890 <_dtoa_r+0x9f0>
 800d8ae:	f1bb 0f00 	cmp.w	fp, #0
 800d8b2:	bfcc      	ite	gt
 800d8b4:	465e      	movgt	r6, fp
 800d8b6:	2601      	movle	r6, #1
 800d8b8:	443e      	add	r6, r7
 800d8ba:	f04f 0800 	mov.w	r8, #0
 800d8be:	9901      	ldr	r1, [sp, #4]
 800d8c0:	2201      	movs	r2, #1
 800d8c2:	4648      	mov	r0, r9
 800d8c4:	f000 faac 	bl	800de20 <__lshift>
 800d8c8:	4621      	mov	r1, r4
 800d8ca:	9001      	str	r0, [sp, #4]
 800d8cc:	f000 fb14 	bl	800def8 <__mcmp>
 800d8d0:	2800      	cmp	r0, #0
 800d8d2:	dcb0      	bgt.n	800d836 <_dtoa_r+0x996>
 800d8d4:	d102      	bne.n	800d8dc <_dtoa_r+0xa3c>
 800d8d6:	f01a 0f01 	tst.w	sl, #1
 800d8da:	d1ac      	bne.n	800d836 <_dtoa_r+0x996>
 800d8dc:	4633      	mov	r3, r6
 800d8de:	461e      	mov	r6, r3
 800d8e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d8e4:	2a30      	cmp	r2, #48	@ 0x30
 800d8e6:	d0fa      	beq.n	800d8de <_dtoa_r+0xa3e>
 800d8e8:	e4e1      	b.n	800d2ae <_dtoa_r+0x40e>
 800d8ea:	429f      	cmp	r7, r3
 800d8ec:	d1a4      	bne.n	800d838 <_dtoa_r+0x998>
 800d8ee:	9b05      	ldr	r3, [sp, #20]
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	9305      	str	r3, [sp, #20]
 800d8f4:	2331      	movs	r3, #49	@ 0x31
 800d8f6:	703b      	strb	r3, [r7, #0]
 800d8f8:	e4d9      	b.n	800d2ae <_dtoa_r+0x40e>
 800d8fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d8fc:	4f16      	ldr	r7, [pc, #88]	@ (800d958 <_dtoa_r+0xab8>)
 800d8fe:	b11b      	cbz	r3, 800d908 <_dtoa_r+0xa68>
 800d900:	f107 0308 	add.w	r3, r7, #8
 800d904:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d906:	6013      	str	r3, [r2, #0]
 800d908:	4638      	mov	r0, r7
 800d90a:	b011      	add	sp, #68	@ 0x44
 800d90c:	ecbd 8b02 	vpop	{d8}
 800d910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d914:	9b07      	ldr	r3, [sp, #28]
 800d916:	2b01      	cmp	r3, #1
 800d918:	f77f ae2c 	ble.w	800d574 <_dtoa_r+0x6d4>
 800d91c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d91e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d920:	2001      	movs	r0, #1
 800d922:	e64c      	b.n	800d5be <_dtoa_r+0x71e>
 800d924:	f1bb 0f00 	cmp.w	fp, #0
 800d928:	f77f aed8 	ble.w	800d6dc <_dtoa_r+0x83c>
 800d92c:	463e      	mov	r6, r7
 800d92e:	9801      	ldr	r0, [sp, #4]
 800d930:	4621      	mov	r1, r4
 800d932:	f7ff fa2a 	bl	800cd8a <quorem>
 800d936:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d93a:	f806 ab01 	strb.w	sl, [r6], #1
 800d93e:	1bf2      	subs	r2, r6, r7
 800d940:	4593      	cmp	fp, r2
 800d942:	ddb4      	ble.n	800d8ae <_dtoa_r+0xa0e>
 800d944:	9901      	ldr	r1, [sp, #4]
 800d946:	2300      	movs	r3, #0
 800d948:	220a      	movs	r2, #10
 800d94a:	4648      	mov	r0, r9
 800d94c:	f000 f8c4 	bl	800dad8 <__multadd>
 800d950:	9001      	str	r0, [sp, #4]
 800d952:	e7ec      	b.n	800d92e <_dtoa_r+0xa8e>
 800d954:	0800fa4d 	.word	0x0800fa4d
 800d958:	0800f9d1 	.word	0x0800f9d1

0800d95c <_free_r>:
 800d95c:	b538      	push	{r3, r4, r5, lr}
 800d95e:	4605      	mov	r5, r0
 800d960:	2900      	cmp	r1, #0
 800d962:	d041      	beq.n	800d9e8 <_free_r+0x8c>
 800d964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d968:	1f0c      	subs	r4, r1, #4
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	bfb8      	it	lt
 800d96e:	18e4      	addlt	r4, r4, r3
 800d970:	f7fe fa50 	bl	800be14 <__malloc_lock>
 800d974:	4a1d      	ldr	r2, [pc, #116]	@ (800d9ec <_free_r+0x90>)
 800d976:	6813      	ldr	r3, [r2, #0]
 800d978:	b933      	cbnz	r3, 800d988 <_free_r+0x2c>
 800d97a:	6063      	str	r3, [r4, #4]
 800d97c:	6014      	str	r4, [r2, #0]
 800d97e:	4628      	mov	r0, r5
 800d980:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d984:	f7fe ba4c 	b.w	800be20 <__malloc_unlock>
 800d988:	42a3      	cmp	r3, r4
 800d98a:	d908      	bls.n	800d99e <_free_r+0x42>
 800d98c:	6820      	ldr	r0, [r4, #0]
 800d98e:	1821      	adds	r1, r4, r0
 800d990:	428b      	cmp	r3, r1
 800d992:	bf01      	itttt	eq
 800d994:	6819      	ldreq	r1, [r3, #0]
 800d996:	685b      	ldreq	r3, [r3, #4]
 800d998:	1809      	addeq	r1, r1, r0
 800d99a:	6021      	streq	r1, [r4, #0]
 800d99c:	e7ed      	b.n	800d97a <_free_r+0x1e>
 800d99e:	461a      	mov	r2, r3
 800d9a0:	685b      	ldr	r3, [r3, #4]
 800d9a2:	b10b      	cbz	r3, 800d9a8 <_free_r+0x4c>
 800d9a4:	42a3      	cmp	r3, r4
 800d9a6:	d9fa      	bls.n	800d99e <_free_r+0x42>
 800d9a8:	6811      	ldr	r1, [r2, #0]
 800d9aa:	1850      	adds	r0, r2, r1
 800d9ac:	42a0      	cmp	r0, r4
 800d9ae:	d10b      	bne.n	800d9c8 <_free_r+0x6c>
 800d9b0:	6820      	ldr	r0, [r4, #0]
 800d9b2:	4401      	add	r1, r0
 800d9b4:	1850      	adds	r0, r2, r1
 800d9b6:	4283      	cmp	r3, r0
 800d9b8:	6011      	str	r1, [r2, #0]
 800d9ba:	d1e0      	bne.n	800d97e <_free_r+0x22>
 800d9bc:	6818      	ldr	r0, [r3, #0]
 800d9be:	685b      	ldr	r3, [r3, #4]
 800d9c0:	6053      	str	r3, [r2, #4]
 800d9c2:	4408      	add	r0, r1
 800d9c4:	6010      	str	r0, [r2, #0]
 800d9c6:	e7da      	b.n	800d97e <_free_r+0x22>
 800d9c8:	d902      	bls.n	800d9d0 <_free_r+0x74>
 800d9ca:	230c      	movs	r3, #12
 800d9cc:	602b      	str	r3, [r5, #0]
 800d9ce:	e7d6      	b.n	800d97e <_free_r+0x22>
 800d9d0:	6820      	ldr	r0, [r4, #0]
 800d9d2:	1821      	adds	r1, r4, r0
 800d9d4:	428b      	cmp	r3, r1
 800d9d6:	bf04      	itt	eq
 800d9d8:	6819      	ldreq	r1, [r3, #0]
 800d9da:	685b      	ldreq	r3, [r3, #4]
 800d9dc:	6063      	str	r3, [r4, #4]
 800d9de:	bf04      	itt	eq
 800d9e0:	1809      	addeq	r1, r1, r0
 800d9e2:	6021      	streq	r1, [r4, #0]
 800d9e4:	6054      	str	r4, [r2, #4]
 800d9e6:	e7ca      	b.n	800d97e <_free_r+0x22>
 800d9e8:	bd38      	pop	{r3, r4, r5, pc}
 800d9ea:	bf00      	nop
 800d9ec:	24000800 	.word	0x24000800

0800d9f0 <__ascii_mbtowc>:
 800d9f0:	b082      	sub	sp, #8
 800d9f2:	b901      	cbnz	r1, 800d9f6 <__ascii_mbtowc+0x6>
 800d9f4:	a901      	add	r1, sp, #4
 800d9f6:	b142      	cbz	r2, 800da0a <__ascii_mbtowc+0x1a>
 800d9f8:	b14b      	cbz	r3, 800da0e <__ascii_mbtowc+0x1e>
 800d9fa:	7813      	ldrb	r3, [r2, #0]
 800d9fc:	600b      	str	r3, [r1, #0]
 800d9fe:	7812      	ldrb	r2, [r2, #0]
 800da00:	1e10      	subs	r0, r2, #0
 800da02:	bf18      	it	ne
 800da04:	2001      	movne	r0, #1
 800da06:	b002      	add	sp, #8
 800da08:	4770      	bx	lr
 800da0a:	4610      	mov	r0, r2
 800da0c:	e7fb      	b.n	800da06 <__ascii_mbtowc+0x16>
 800da0e:	f06f 0001 	mvn.w	r0, #1
 800da12:	e7f8      	b.n	800da06 <__ascii_mbtowc+0x16>

0800da14 <_Balloc>:
 800da14:	b570      	push	{r4, r5, r6, lr}
 800da16:	69c6      	ldr	r6, [r0, #28]
 800da18:	4604      	mov	r4, r0
 800da1a:	460d      	mov	r5, r1
 800da1c:	b976      	cbnz	r6, 800da3c <_Balloc+0x28>
 800da1e:	2010      	movs	r0, #16
 800da20:	f7fe f946 	bl	800bcb0 <malloc>
 800da24:	4602      	mov	r2, r0
 800da26:	61e0      	str	r0, [r4, #28]
 800da28:	b920      	cbnz	r0, 800da34 <_Balloc+0x20>
 800da2a:	4b18      	ldr	r3, [pc, #96]	@ (800da8c <_Balloc+0x78>)
 800da2c:	4818      	ldr	r0, [pc, #96]	@ (800da90 <_Balloc+0x7c>)
 800da2e:	216b      	movs	r1, #107	@ 0x6b
 800da30:	f001 faf4 	bl	800f01c <__assert_func>
 800da34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da38:	6006      	str	r6, [r0, #0]
 800da3a:	60c6      	str	r6, [r0, #12]
 800da3c:	69e6      	ldr	r6, [r4, #28]
 800da3e:	68f3      	ldr	r3, [r6, #12]
 800da40:	b183      	cbz	r3, 800da64 <_Balloc+0x50>
 800da42:	69e3      	ldr	r3, [r4, #28]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800da4a:	b9b8      	cbnz	r0, 800da7c <_Balloc+0x68>
 800da4c:	2101      	movs	r1, #1
 800da4e:	fa01 f605 	lsl.w	r6, r1, r5
 800da52:	1d72      	adds	r2, r6, #5
 800da54:	0092      	lsls	r2, r2, #2
 800da56:	4620      	mov	r0, r4
 800da58:	f001 fafe 	bl	800f058 <_calloc_r>
 800da5c:	b160      	cbz	r0, 800da78 <_Balloc+0x64>
 800da5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800da62:	e00e      	b.n	800da82 <_Balloc+0x6e>
 800da64:	2221      	movs	r2, #33	@ 0x21
 800da66:	2104      	movs	r1, #4
 800da68:	4620      	mov	r0, r4
 800da6a:	f001 faf5 	bl	800f058 <_calloc_r>
 800da6e:	69e3      	ldr	r3, [r4, #28]
 800da70:	60f0      	str	r0, [r6, #12]
 800da72:	68db      	ldr	r3, [r3, #12]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d1e4      	bne.n	800da42 <_Balloc+0x2e>
 800da78:	2000      	movs	r0, #0
 800da7a:	bd70      	pop	{r4, r5, r6, pc}
 800da7c:	6802      	ldr	r2, [r0, #0]
 800da7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800da82:	2300      	movs	r3, #0
 800da84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800da88:	e7f7      	b.n	800da7a <_Balloc+0x66>
 800da8a:	bf00      	nop
 800da8c:	0800f9de 	.word	0x0800f9de
 800da90:	0800fa5e 	.word	0x0800fa5e

0800da94 <_Bfree>:
 800da94:	b570      	push	{r4, r5, r6, lr}
 800da96:	69c6      	ldr	r6, [r0, #28]
 800da98:	4605      	mov	r5, r0
 800da9a:	460c      	mov	r4, r1
 800da9c:	b976      	cbnz	r6, 800dabc <_Bfree+0x28>
 800da9e:	2010      	movs	r0, #16
 800daa0:	f7fe f906 	bl	800bcb0 <malloc>
 800daa4:	4602      	mov	r2, r0
 800daa6:	61e8      	str	r0, [r5, #28]
 800daa8:	b920      	cbnz	r0, 800dab4 <_Bfree+0x20>
 800daaa:	4b09      	ldr	r3, [pc, #36]	@ (800dad0 <_Bfree+0x3c>)
 800daac:	4809      	ldr	r0, [pc, #36]	@ (800dad4 <_Bfree+0x40>)
 800daae:	218f      	movs	r1, #143	@ 0x8f
 800dab0:	f001 fab4 	bl	800f01c <__assert_func>
 800dab4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dab8:	6006      	str	r6, [r0, #0]
 800daba:	60c6      	str	r6, [r0, #12]
 800dabc:	b13c      	cbz	r4, 800dace <_Bfree+0x3a>
 800dabe:	69eb      	ldr	r3, [r5, #28]
 800dac0:	6862      	ldr	r2, [r4, #4]
 800dac2:	68db      	ldr	r3, [r3, #12]
 800dac4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dac8:	6021      	str	r1, [r4, #0]
 800daca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dace:	bd70      	pop	{r4, r5, r6, pc}
 800dad0:	0800f9de 	.word	0x0800f9de
 800dad4:	0800fa5e 	.word	0x0800fa5e

0800dad8 <__multadd>:
 800dad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dadc:	690d      	ldr	r5, [r1, #16]
 800dade:	4607      	mov	r7, r0
 800dae0:	460c      	mov	r4, r1
 800dae2:	461e      	mov	r6, r3
 800dae4:	f101 0c14 	add.w	ip, r1, #20
 800dae8:	2000      	movs	r0, #0
 800daea:	f8dc 3000 	ldr.w	r3, [ip]
 800daee:	b299      	uxth	r1, r3
 800daf0:	fb02 6101 	mla	r1, r2, r1, r6
 800daf4:	0c1e      	lsrs	r6, r3, #16
 800daf6:	0c0b      	lsrs	r3, r1, #16
 800daf8:	fb02 3306 	mla	r3, r2, r6, r3
 800dafc:	b289      	uxth	r1, r1
 800dafe:	3001      	adds	r0, #1
 800db00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800db04:	4285      	cmp	r5, r0
 800db06:	f84c 1b04 	str.w	r1, [ip], #4
 800db0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800db0e:	dcec      	bgt.n	800daea <__multadd+0x12>
 800db10:	b30e      	cbz	r6, 800db56 <__multadd+0x7e>
 800db12:	68a3      	ldr	r3, [r4, #8]
 800db14:	42ab      	cmp	r3, r5
 800db16:	dc19      	bgt.n	800db4c <__multadd+0x74>
 800db18:	6861      	ldr	r1, [r4, #4]
 800db1a:	4638      	mov	r0, r7
 800db1c:	3101      	adds	r1, #1
 800db1e:	f7ff ff79 	bl	800da14 <_Balloc>
 800db22:	4680      	mov	r8, r0
 800db24:	b928      	cbnz	r0, 800db32 <__multadd+0x5a>
 800db26:	4602      	mov	r2, r0
 800db28:	4b0c      	ldr	r3, [pc, #48]	@ (800db5c <__multadd+0x84>)
 800db2a:	480d      	ldr	r0, [pc, #52]	@ (800db60 <__multadd+0x88>)
 800db2c:	21ba      	movs	r1, #186	@ 0xba
 800db2e:	f001 fa75 	bl	800f01c <__assert_func>
 800db32:	6922      	ldr	r2, [r4, #16]
 800db34:	3202      	adds	r2, #2
 800db36:	f104 010c 	add.w	r1, r4, #12
 800db3a:	0092      	lsls	r2, r2, #2
 800db3c:	300c      	adds	r0, #12
 800db3e:	f7ff f916 	bl	800cd6e <memcpy>
 800db42:	4621      	mov	r1, r4
 800db44:	4638      	mov	r0, r7
 800db46:	f7ff ffa5 	bl	800da94 <_Bfree>
 800db4a:	4644      	mov	r4, r8
 800db4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db50:	3501      	adds	r5, #1
 800db52:	615e      	str	r6, [r3, #20]
 800db54:	6125      	str	r5, [r4, #16]
 800db56:	4620      	mov	r0, r4
 800db58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db5c:	0800fa4d 	.word	0x0800fa4d
 800db60:	0800fa5e 	.word	0x0800fa5e

0800db64 <__hi0bits>:
 800db64:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800db68:	4603      	mov	r3, r0
 800db6a:	bf36      	itet	cc
 800db6c:	0403      	lslcc	r3, r0, #16
 800db6e:	2000      	movcs	r0, #0
 800db70:	2010      	movcc	r0, #16
 800db72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800db76:	bf3c      	itt	cc
 800db78:	021b      	lslcc	r3, r3, #8
 800db7a:	3008      	addcc	r0, #8
 800db7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800db80:	bf3c      	itt	cc
 800db82:	011b      	lslcc	r3, r3, #4
 800db84:	3004      	addcc	r0, #4
 800db86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db8a:	bf3c      	itt	cc
 800db8c:	009b      	lslcc	r3, r3, #2
 800db8e:	3002      	addcc	r0, #2
 800db90:	2b00      	cmp	r3, #0
 800db92:	db05      	blt.n	800dba0 <__hi0bits+0x3c>
 800db94:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800db98:	f100 0001 	add.w	r0, r0, #1
 800db9c:	bf08      	it	eq
 800db9e:	2020      	moveq	r0, #32
 800dba0:	4770      	bx	lr

0800dba2 <__lo0bits>:
 800dba2:	6803      	ldr	r3, [r0, #0]
 800dba4:	4602      	mov	r2, r0
 800dba6:	f013 0007 	ands.w	r0, r3, #7
 800dbaa:	d00b      	beq.n	800dbc4 <__lo0bits+0x22>
 800dbac:	07d9      	lsls	r1, r3, #31
 800dbae:	d421      	bmi.n	800dbf4 <__lo0bits+0x52>
 800dbb0:	0798      	lsls	r0, r3, #30
 800dbb2:	bf49      	itett	mi
 800dbb4:	085b      	lsrmi	r3, r3, #1
 800dbb6:	089b      	lsrpl	r3, r3, #2
 800dbb8:	2001      	movmi	r0, #1
 800dbba:	6013      	strmi	r3, [r2, #0]
 800dbbc:	bf5c      	itt	pl
 800dbbe:	6013      	strpl	r3, [r2, #0]
 800dbc0:	2002      	movpl	r0, #2
 800dbc2:	4770      	bx	lr
 800dbc4:	b299      	uxth	r1, r3
 800dbc6:	b909      	cbnz	r1, 800dbcc <__lo0bits+0x2a>
 800dbc8:	0c1b      	lsrs	r3, r3, #16
 800dbca:	2010      	movs	r0, #16
 800dbcc:	b2d9      	uxtb	r1, r3
 800dbce:	b909      	cbnz	r1, 800dbd4 <__lo0bits+0x32>
 800dbd0:	3008      	adds	r0, #8
 800dbd2:	0a1b      	lsrs	r3, r3, #8
 800dbd4:	0719      	lsls	r1, r3, #28
 800dbd6:	bf04      	itt	eq
 800dbd8:	091b      	lsreq	r3, r3, #4
 800dbda:	3004      	addeq	r0, #4
 800dbdc:	0799      	lsls	r1, r3, #30
 800dbde:	bf04      	itt	eq
 800dbe0:	089b      	lsreq	r3, r3, #2
 800dbe2:	3002      	addeq	r0, #2
 800dbe4:	07d9      	lsls	r1, r3, #31
 800dbe6:	d403      	bmi.n	800dbf0 <__lo0bits+0x4e>
 800dbe8:	085b      	lsrs	r3, r3, #1
 800dbea:	f100 0001 	add.w	r0, r0, #1
 800dbee:	d003      	beq.n	800dbf8 <__lo0bits+0x56>
 800dbf0:	6013      	str	r3, [r2, #0]
 800dbf2:	4770      	bx	lr
 800dbf4:	2000      	movs	r0, #0
 800dbf6:	4770      	bx	lr
 800dbf8:	2020      	movs	r0, #32
 800dbfa:	4770      	bx	lr

0800dbfc <__i2b>:
 800dbfc:	b510      	push	{r4, lr}
 800dbfe:	460c      	mov	r4, r1
 800dc00:	2101      	movs	r1, #1
 800dc02:	f7ff ff07 	bl	800da14 <_Balloc>
 800dc06:	4602      	mov	r2, r0
 800dc08:	b928      	cbnz	r0, 800dc16 <__i2b+0x1a>
 800dc0a:	4b05      	ldr	r3, [pc, #20]	@ (800dc20 <__i2b+0x24>)
 800dc0c:	4805      	ldr	r0, [pc, #20]	@ (800dc24 <__i2b+0x28>)
 800dc0e:	f240 1145 	movw	r1, #325	@ 0x145
 800dc12:	f001 fa03 	bl	800f01c <__assert_func>
 800dc16:	2301      	movs	r3, #1
 800dc18:	6144      	str	r4, [r0, #20]
 800dc1a:	6103      	str	r3, [r0, #16]
 800dc1c:	bd10      	pop	{r4, pc}
 800dc1e:	bf00      	nop
 800dc20:	0800fa4d 	.word	0x0800fa4d
 800dc24:	0800fa5e 	.word	0x0800fa5e

0800dc28 <__multiply>:
 800dc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc2c:	4617      	mov	r7, r2
 800dc2e:	690a      	ldr	r2, [r1, #16]
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	429a      	cmp	r2, r3
 800dc34:	bfa8      	it	ge
 800dc36:	463b      	movge	r3, r7
 800dc38:	4689      	mov	r9, r1
 800dc3a:	bfa4      	itt	ge
 800dc3c:	460f      	movge	r7, r1
 800dc3e:	4699      	movge	r9, r3
 800dc40:	693d      	ldr	r5, [r7, #16]
 800dc42:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	6879      	ldr	r1, [r7, #4]
 800dc4a:	eb05 060a 	add.w	r6, r5, sl
 800dc4e:	42b3      	cmp	r3, r6
 800dc50:	b085      	sub	sp, #20
 800dc52:	bfb8      	it	lt
 800dc54:	3101      	addlt	r1, #1
 800dc56:	f7ff fedd 	bl	800da14 <_Balloc>
 800dc5a:	b930      	cbnz	r0, 800dc6a <__multiply+0x42>
 800dc5c:	4602      	mov	r2, r0
 800dc5e:	4b41      	ldr	r3, [pc, #260]	@ (800dd64 <__multiply+0x13c>)
 800dc60:	4841      	ldr	r0, [pc, #260]	@ (800dd68 <__multiply+0x140>)
 800dc62:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dc66:	f001 f9d9 	bl	800f01c <__assert_func>
 800dc6a:	f100 0414 	add.w	r4, r0, #20
 800dc6e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dc72:	4623      	mov	r3, r4
 800dc74:	2200      	movs	r2, #0
 800dc76:	4573      	cmp	r3, lr
 800dc78:	d320      	bcc.n	800dcbc <__multiply+0x94>
 800dc7a:	f107 0814 	add.w	r8, r7, #20
 800dc7e:	f109 0114 	add.w	r1, r9, #20
 800dc82:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dc86:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dc8a:	9302      	str	r3, [sp, #8]
 800dc8c:	1beb      	subs	r3, r5, r7
 800dc8e:	3b15      	subs	r3, #21
 800dc90:	f023 0303 	bic.w	r3, r3, #3
 800dc94:	3304      	adds	r3, #4
 800dc96:	3715      	adds	r7, #21
 800dc98:	42bd      	cmp	r5, r7
 800dc9a:	bf38      	it	cc
 800dc9c:	2304      	movcc	r3, #4
 800dc9e:	9301      	str	r3, [sp, #4]
 800dca0:	9b02      	ldr	r3, [sp, #8]
 800dca2:	9103      	str	r1, [sp, #12]
 800dca4:	428b      	cmp	r3, r1
 800dca6:	d80c      	bhi.n	800dcc2 <__multiply+0x9a>
 800dca8:	2e00      	cmp	r6, #0
 800dcaa:	dd03      	ble.n	800dcb4 <__multiply+0x8c>
 800dcac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d055      	beq.n	800dd60 <__multiply+0x138>
 800dcb4:	6106      	str	r6, [r0, #16]
 800dcb6:	b005      	add	sp, #20
 800dcb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcbc:	f843 2b04 	str.w	r2, [r3], #4
 800dcc0:	e7d9      	b.n	800dc76 <__multiply+0x4e>
 800dcc2:	f8b1 a000 	ldrh.w	sl, [r1]
 800dcc6:	f1ba 0f00 	cmp.w	sl, #0
 800dcca:	d01f      	beq.n	800dd0c <__multiply+0xe4>
 800dccc:	46c4      	mov	ip, r8
 800dcce:	46a1      	mov	r9, r4
 800dcd0:	2700      	movs	r7, #0
 800dcd2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dcd6:	f8d9 3000 	ldr.w	r3, [r9]
 800dcda:	fa1f fb82 	uxth.w	fp, r2
 800dcde:	b29b      	uxth	r3, r3
 800dce0:	fb0a 330b 	mla	r3, sl, fp, r3
 800dce4:	443b      	add	r3, r7
 800dce6:	f8d9 7000 	ldr.w	r7, [r9]
 800dcea:	0c12      	lsrs	r2, r2, #16
 800dcec:	0c3f      	lsrs	r7, r7, #16
 800dcee:	fb0a 7202 	mla	r2, sl, r2, r7
 800dcf2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800dcf6:	b29b      	uxth	r3, r3
 800dcf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcfc:	4565      	cmp	r5, ip
 800dcfe:	f849 3b04 	str.w	r3, [r9], #4
 800dd02:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800dd06:	d8e4      	bhi.n	800dcd2 <__multiply+0xaa>
 800dd08:	9b01      	ldr	r3, [sp, #4]
 800dd0a:	50e7      	str	r7, [r4, r3]
 800dd0c:	9b03      	ldr	r3, [sp, #12]
 800dd0e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dd12:	3104      	adds	r1, #4
 800dd14:	f1b9 0f00 	cmp.w	r9, #0
 800dd18:	d020      	beq.n	800dd5c <__multiply+0x134>
 800dd1a:	6823      	ldr	r3, [r4, #0]
 800dd1c:	4647      	mov	r7, r8
 800dd1e:	46a4      	mov	ip, r4
 800dd20:	f04f 0a00 	mov.w	sl, #0
 800dd24:	f8b7 b000 	ldrh.w	fp, [r7]
 800dd28:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800dd2c:	fb09 220b 	mla	r2, r9, fp, r2
 800dd30:	4452      	add	r2, sl
 800dd32:	b29b      	uxth	r3, r3
 800dd34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd38:	f84c 3b04 	str.w	r3, [ip], #4
 800dd3c:	f857 3b04 	ldr.w	r3, [r7], #4
 800dd40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dd44:	f8bc 3000 	ldrh.w	r3, [ip]
 800dd48:	fb09 330a 	mla	r3, r9, sl, r3
 800dd4c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dd50:	42bd      	cmp	r5, r7
 800dd52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dd56:	d8e5      	bhi.n	800dd24 <__multiply+0xfc>
 800dd58:	9a01      	ldr	r2, [sp, #4]
 800dd5a:	50a3      	str	r3, [r4, r2]
 800dd5c:	3404      	adds	r4, #4
 800dd5e:	e79f      	b.n	800dca0 <__multiply+0x78>
 800dd60:	3e01      	subs	r6, #1
 800dd62:	e7a1      	b.n	800dca8 <__multiply+0x80>
 800dd64:	0800fa4d 	.word	0x0800fa4d
 800dd68:	0800fa5e 	.word	0x0800fa5e

0800dd6c <__pow5mult>:
 800dd6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd70:	4615      	mov	r5, r2
 800dd72:	f012 0203 	ands.w	r2, r2, #3
 800dd76:	4607      	mov	r7, r0
 800dd78:	460e      	mov	r6, r1
 800dd7a:	d007      	beq.n	800dd8c <__pow5mult+0x20>
 800dd7c:	4c25      	ldr	r4, [pc, #148]	@ (800de14 <__pow5mult+0xa8>)
 800dd7e:	3a01      	subs	r2, #1
 800dd80:	2300      	movs	r3, #0
 800dd82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dd86:	f7ff fea7 	bl	800dad8 <__multadd>
 800dd8a:	4606      	mov	r6, r0
 800dd8c:	10ad      	asrs	r5, r5, #2
 800dd8e:	d03d      	beq.n	800de0c <__pow5mult+0xa0>
 800dd90:	69fc      	ldr	r4, [r7, #28]
 800dd92:	b97c      	cbnz	r4, 800ddb4 <__pow5mult+0x48>
 800dd94:	2010      	movs	r0, #16
 800dd96:	f7fd ff8b 	bl	800bcb0 <malloc>
 800dd9a:	4602      	mov	r2, r0
 800dd9c:	61f8      	str	r0, [r7, #28]
 800dd9e:	b928      	cbnz	r0, 800ddac <__pow5mult+0x40>
 800dda0:	4b1d      	ldr	r3, [pc, #116]	@ (800de18 <__pow5mult+0xac>)
 800dda2:	481e      	ldr	r0, [pc, #120]	@ (800de1c <__pow5mult+0xb0>)
 800dda4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dda8:	f001 f938 	bl	800f01c <__assert_func>
 800ddac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ddb0:	6004      	str	r4, [r0, #0]
 800ddb2:	60c4      	str	r4, [r0, #12]
 800ddb4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ddb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ddbc:	b94c      	cbnz	r4, 800ddd2 <__pow5mult+0x66>
 800ddbe:	f240 2171 	movw	r1, #625	@ 0x271
 800ddc2:	4638      	mov	r0, r7
 800ddc4:	f7ff ff1a 	bl	800dbfc <__i2b>
 800ddc8:	2300      	movs	r3, #0
 800ddca:	f8c8 0008 	str.w	r0, [r8, #8]
 800ddce:	4604      	mov	r4, r0
 800ddd0:	6003      	str	r3, [r0, #0]
 800ddd2:	f04f 0900 	mov.w	r9, #0
 800ddd6:	07eb      	lsls	r3, r5, #31
 800ddd8:	d50a      	bpl.n	800ddf0 <__pow5mult+0x84>
 800ddda:	4631      	mov	r1, r6
 800dddc:	4622      	mov	r2, r4
 800ddde:	4638      	mov	r0, r7
 800dde0:	f7ff ff22 	bl	800dc28 <__multiply>
 800dde4:	4631      	mov	r1, r6
 800dde6:	4680      	mov	r8, r0
 800dde8:	4638      	mov	r0, r7
 800ddea:	f7ff fe53 	bl	800da94 <_Bfree>
 800ddee:	4646      	mov	r6, r8
 800ddf0:	106d      	asrs	r5, r5, #1
 800ddf2:	d00b      	beq.n	800de0c <__pow5mult+0xa0>
 800ddf4:	6820      	ldr	r0, [r4, #0]
 800ddf6:	b938      	cbnz	r0, 800de08 <__pow5mult+0x9c>
 800ddf8:	4622      	mov	r2, r4
 800ddfa:	4621      	mov	r1, r4
 800ddfc:	4638      	mov	r0, r7
 800ddfe:	f7ff ff13 	bl	800dc28 <__multiply>
 800de02:	6020      	str	r0, [r4, #0]
 800de04:	f8c0 9000 	str.w	r9, [r0]
 800de08:	4604      	mov	r4, r0
 800de0a:	e7e4      	b.n	800ddd6 <__pow5mult+0x6a>
 800de0c:	4630      	mov	r0, r6
 800de0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de12:	bf00      	nop
 800de14:	0800fb20 	.word	0x0800fb20
 800de18:	0800f9de 	.word	0x0800f9de
 800de1c:	0800fa5e 	.word	0x0800fa5e

0800de20 <__lshift>:
 800de20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de24:	460c      	mov	r4, r1
 800de26:	6849      	ldr	r1, [r1, #4]
 800de28:	6923      	ldr	r3, [r4, #16]
 800de2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800de2e:	68a3      	ldr	r3, [r4, #8]
 800de30:	4607      	mov	r7, r0
 800de32:	4691      	mov	r9, r2
 800de34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800de38:	f108 0601 	add.w	r6, r8, #1
 800de3c:	42b3      	cmp	r3, r6
 800de3e:	db0b      	blt.n	800de58 <__lshift+0x38>
 800de40:	4638      	mov	r0, r7
 800de42:	f7ff fde7 	bl	800da14 <_Balloc>
 800de46:	4605      	mov	r5, r0
 800de48:	b948      	cbnz	r0, 800de5e <__lshift+0x3e>
 800de4a:	4602      	mov	r2, r0
 800de4c:	4b28      	ldr	r3, [pc, #160]	@ (800def0 <__lshift+0xd0>)
 800de4e:	4829      	ldr	r0, [pc, #164]	@ (800def4 <__lshift+0xd4>)
 800de50:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800de54:	f001 f8e2 	bl	800f01c <__assert_func>
 800de58:	3101      	adds	r1, #1
 800de5a:	005b      	lsls	r3, r3, #1
 800de5c:	e7ee      	b.n	800de3c <__lshift+0x1c>
 800de5e:	2300      	movs	r3, #0
 800de60:	f100 0114 	add.w	r1, r0, #20
 800de64:	f100 0210 	add.w	r2, r0, #16
 800de68:	4618      	mov	r0, r3
 800de6a:	4553      	cmp	r3, sl
 800de6c:	db33      	blt.n	800ded6 <__lshift+0xb6>
 800de6e:	6920      	ldr	r0, [r4, #16]
 800de70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800de74:	f104 0314 	add.w	r3, r4, #20
 800de78:	f019 091f 	ands.w	r9, r9, #31
 800de7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800de80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800de84:	d02b      	beq.n	800dede <__lshift+0xbe>
 800de86:	f1c9 0e20 	rsb	lr, r9, #32
 800de8a:	468a      	mov	sl, r1
 800de8c:	2200      	movs	r2, #0
 800de8e:	6818      	ldr	r0, [r3, #0]
 800de90:	fa00 f009 	lsl.w	r0, r0, r9
 800de94:	4310      	orrs	r0, r2
 800de96:	f84a 0b04 	str.w	r0, [sl], #4
 800de9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800de9e:	459c      	cmp	ip, r3
 800dea0:	fa22 f20e 	lsr.w	r2, r2, lr
 800dea4:	d8f3      	bhi.n	800de8e <__lshift+0x6e>
 800dea6:	ebac 0304 	sub.w	r3, ip, r4
 800deaa:	3b15      	subs	r3, #21
 800deac:	f023 0303 	bic.w	r3, r3, #3
 800deb0:	3304      	adds	r3, #4
 800deb2:	f104 0015 	add.w	r0, r4, #21
 800deb6:	4560      	cmp	r0, ip
 800deb8:	bf88      	it	hi
 800deba:	2304      	movhi	r3, #4
 800debc:	50ca      	str	r2, [r1, r3]
 800debe:	b10a      	cbz	r2, 800dec4 <__lshift+0xa4>
 800dec0:	f108 0602 	add.w	r6, r8, #2
 800dec4:	3e01      	subs	r6, #1
 800dec6:	4638      	mov	r0, r7
 800dec8:	612e      	str	r6, [r5, #16]
 800deca:	4621      	mov	r1, r4
 800decc:	f7ff fde2 	bl	800da94 <_Bfree>
 800ded0:	4628      	mov	r0, r5
 800ded2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ded6:	f842 0f04 	str.w	r0, [r2, #4]!
 800deda:	3301      	adds	r3, #1
 800dedc:	e7c5      	b.n	800de6a <__lshift+0x4a>
 800dede:	3904      	subs	r1, #4
 800dee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dee4:	f841 2f04 	str.w	r2, [r1, #4]!
 800dee8:	459c      	cmp	ip, r3
 800deea:	d8f9      	bhi.n	800dee0 <__lshift+0xc0>
 800deec:	e7ea      	b.n	800dec4 <__lshift+0xa4>
 800deee:	bf00      	nop
 800def0:	0800fa4d 	.word	0x0800fa4d
 800def4:	0800fa5e 	.word	0x0800fa5e

0800def8 <__mcmp>:
 800def8:	690a      	ldr	r2, [r1, #16]
 800defa:	4603      	mov	r3, r0
 800defc:	6900      	ldr	r0, [r0, #16]
 800defe:	1a80      	subs	r0, r0, r2
 800df00:	b530      	push	{r4, r5, lr}
 800df02:	d10e      	bne.n	800df22 <__mcmp+0x2a>
 800df04:	3314      	adds	r3, #20
 800df06:	3114      	adds	r1, #20
 800df08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800df0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800df10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800df14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800df18:	4295      	cmp	r5, r2
 800df1a:	d003      	beq.n	800df24 <__mcmp+0x2c>
 800df1c:	d205      	bcs.n	800df2a <__mcmp+0x32>
 800df1e:	f04f 30ff 	mov.w	r0, #4294967295
 800df22:	bd30      	pop	{r4, r5, pc}
 800df24:	42a3      	cmp	r3, r4
 800df26:	d3f3      	bcc.n	800df10 <__mcmp+0x18>
 800df28:	e7fb      	b.n	800df22 <__mcmp+0x2a>
 800df2a:	2001      	movs	r0, #1
 800df2c:	e7f9      	b.n	800df22 <__mcmp+0x2a>
	...

0800df30 <__mdiff>:
 800df30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df34:	4689      	mov	r9, r1
 800df36:	4606      	mov	r6, r0
 800df38:	4611      	mov	r1, r2
 800df3a:	4648      	mov	r0, r9
 800df3c:	4614      	mov	r4, r2
 800df3e:	f7ff ffdb 	bl	800def8 <__mcmp>
 800df42:	1e05      	subs	r5, r0, #0
 800df44:	d112      	bne.n	800df6c <__mdiff+0x3c>
 800df46:	4629      	mov	r1, r5
 800df48:	4630      	mov	r0, r6
 800df4a:	f7ff fd63 	bl	800da14 <_Balloc>
 800df4e:	4602      	mov	r2, r0
 800df50:	b928      	cbnz	r0, 800df5e <__mdiff+0x2e>
 800df52:	4b3f      	ldr	r3, [pc, #252]	@ (800e050 <__mdiff+0x120>)
 800df54:	f240 2137 	movw	r1, #567	@ 0x237
 800df58:	483e      	ldr	r0, [pc, #248]	@ (800e054 <__mdiff+0x124>)
 800df5a:	f001 f85f 	bl	800f01c <__assert_func>
 800df5e:	2301      	movs	r3, #1
 800df60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800df64:	4610      	mov	r0, r2
 800df66:	b003      	add	sp, #12
 800df68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df6c:	bfbc      	itt	lt
 800df6e:	464b      	movlt	r3, r9
 800df70:	46a1      	movlt	r9, r4
 800df72:	4630      	mov	r0, r6
 800df74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800df78:	bfba      	itte	lt
 800df7a:	461c      	movlt	r4, r3
 800df7c:	2501      	movlt	r5, #1
 800df7e:	2500      	movge	r5, #0
 800df80:	f7ff fd48 	bl	800da14 <_Balloc>
 800df84:	4602      	mov	r2, r0
 800df86:	b918      	cbnz	r0, 800df90 <__mdiff+0x60>
 800df88:	4b31      	ldr	r3, [pc, #196]	@ (800e050 <__mdiff+0x120>)
 800df8a:	f240 2145 	movw	r1, #581	@ 0x245
 800df8e:	e7e3      	b.n	800df58 <__mdiff+0x28>
 800df90:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800df94:	6926      	ldr	r6, [r4, #16]
 800df96:	60c5      	str	r5, [r0, #12]
 800df98:	f109 0310 	add.w	r3, r9, #16
 800df9c:	f109 0514 	add.w	r5, r9, #20
 800dfa0:	f104 0e14 	add.w	lr, r4, #20
 800dfa4:	f100 0b14 	add.w	fp, r0, #20
 800dfa8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dfac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dfb0:	9301      	str	r3, [sp, #4]
 800dfb2:	46d9      	mov	r9, fp
 800dfb4:	f04f 0c00 	mov.w	ip, #0
 800dfb8:	9b01      	ldr	r3, [sp, #4]
 800dfba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dfbe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dfc2:	9301      	str	r3, [sp, #4]
 800dfc4:	fa1f f38a 	uxth.w	r3, sl
 800dfc8:	4619      	mov	r1, r3
 800dfca:	b283      	uxth	r3, r0
 800dfcc:	1acb      	subs	r3, r1, r3
 800dfce:	0c00      	lsrs	r0, r0, #16
 800dfd0:	4463      	add	r3, ip
 800dfd2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dfd6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dfda:	b29b      	uxth	r3, r3
 800dfdc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dfe0:	4576      	cmp	r6, lr
 800dfe2:	f849 3b04 	str.w	r3, [r9], #4
 800dfe6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dfea:	d8e5      	bhi.n	800dfb8 <__mdiff+0x88>
 800dfec:	1b33      	subs	r3, r6, r4
 800dfee:	3b15      	subs	r3, #21
 800dff0:	f023 0303 	bic.w	r3, r3, #3
 800dff4:	3415      	adds	r4, #21
 800dff6:	3304      	adds	r3, #4
 800dff8:	42a6      	cmp	r6, r4
 800dffa:	bf38      	it	cc
 800dffc:	2304      	movcc	r3, #4
 800dffe:	441d      	add	r5, r3
 800e000:	445b      	add	r3, fp
 800e002:	461e      	mov	r6, r3
 800e004:	462c      	mov	r4, r5
 800e006:	4544      	cmp	r4, r8
 800e008:	d30e      	bcc.n	800e028 <__mdiff+0xf8>
 800e00a:	f108 0103 	add.w	r1, r8, #3
 800e00e:	1b49      	subs	r1, r1, r5
 800e010:	f021 0103 	bic.w	r1, r1, #3
 800e014:	3d03      	subs	r5, #3
 800e016:	45a8      	cmp	r8, r5
 800e018:	bf38      	it	cc
 800e01a:	2100      	movcc	r1, #0
 800e01c:	440b      	add	r3, r1
 800e01e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e022:	b191      	cbz	r1, 800e04a <__mdiff+0x11a>
 800e024:	6117      	str	r7, [r2, #16]
 800e026:	e79d      	b.n	800df64 <__mdiff+0x34>
 800e028:	f854 1b04 	ldr.w	r1, [r4], #4
 800e02c:	46e6      	mov	lr, ip
 800e02e:	0c08      	lsrs	r0, r1, #16
 800e030:	fa1c fc81 	uxtah	ip, ip, r1
 800e034:	4471      	add	r1, lr
 800e036:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e03a:	b289      	uxth	r1, r1
 800e03c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e040:	f846 1b04 	str.w	r1, [r6], #4
 800e044:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e048:	e7dd      	b.n	800e006 <__mdiff+0xd6>
 800e04a:	3f01      	subs	r7, #1
 800e04c:	e7e7      	b.n	800e01e <__mdiff+0xee>
 800e04e:	bf00      	nop
 800e050:	0800fa4d 	.word	0x0800fa4d
 800e054:	0800fa5e 	.word	0x0800fa5e

0800e058 <__d2b>:
 800e058:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e05c:	460f      	mov	r7, r1
 800e05e:	2101      	movs	r1, #1
 800e060:	ec59 8b10 	vmov	r8, r9, d0
 800e064:	4616      	mov	r6, r2
 800e066:	f7ff fcd5 	bl	800da14 <_Balloc>
 800e06a:	4604      	mov	r4, r0
 800e06c:	b930      	cbnz	r0, 800e07c <__d2b+0x24>
 800e06e:	4602      	mov	r2, r0
 800e070:	4b23      	ldr	r3, [pc, #140]	@ (800e100 <__d2b+0xa8>)
 800e072:	4824      	ldr	r0, [pc, #144]	@ (800e104 <__d2b+0xac>)
 800e074:	f240 310f 	movw	r1, #783	@ 0x30f
 800e078:	f000 ffd0 	bl	800f01c <__assert_func>
 800e07c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e080:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e084:	b10d      	cbz	r5, 800e08a <__d2b+0x32>
 800e086:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e08a:	9301      	str	r3, [sp, #4]
 800e08c:	f1b8 0300 	subs.w	r3, r8, #0
 800e090:	d023      	beq.n	800e0da <__d2b+0x82>
 800e092:	4668      	mov	r0, sp
 800e094:	9300      	str	r3, [sp, #0]
 800e096:	f7ff fd84 	bl	800dba2 <__lo0bits>
 800e09a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e09e:	b1d0      	cbz	r0, 800e0d6 <__d2b+0x7e>
 800e0a0:	f1c0 0320 	rsb	r3, r0, #32
 800e0a4:	fa02 f303 	lsl.w	r3, r2, r3
 800e0a8:	430b      	orrs	r3, r1
 800e0aa:	40c2      	lsrs	r2, r0
 800e0ac:	6163      	str	r3, [r4, #20]
 800e0ae:	9201      	str	r2, [sp, #4]
 800e0b0:	9b01      	ldr	r3, [sp, #4]
 800e0b2:	61a3      	str	r3, [r4, #24]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	bf0c      	ite	eq
 800e0b8:	2201      	moveq	r2, #1
 800e0ba:	2202      	movne	r2, #2
 800e0bc:	6122      	str	r2, [r4, #16]
 800e0be:	b1a5      	cbz	r5, 800e0ea <__d2b+0x92>
 800e0c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e0c4:	4405      	add	r5, r0
 800e0c6:	603d      	str	r5, [r7, #0]
 800e0c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e0cc:	6030      	str	r0, [r6, #0]
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	b003      	add	sp, #12
 800e0d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0d6:	6161      	str	r1, [r4, #20]
 800e0d8:	e7ea      	b.n	800e0b0 <__d2b+0x58>
 800e0da:	a801      	add	r0, sp, #4
 800e0dc:	f7ff fd61 	bl	800dba2 <__lo0bits>
 800e0e0:	9b01      	ldr	r3, [sp, #4]
 800e0e2:	6163      	str	r3, [r4, #20]
 800e0e4:	3020      	adds	r0, #32
 800e0e6:	2201      	movs	r2, #1
 800e0e8:	e7e8      	b.n	800e0bc <__d2b+0x64>
 800e0ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e0ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e0f2:	6038      	str	r0, [r7, #0]
 800e0f4:	6918      	ldr	r0, [r3, #16]
 800e0f6:	f7ff fd35 	bl	800db64 <__hi0bits>
 800e0fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e0fe:	e7e5      	b.n	800e0cc <__d2b+0x74>
 800e100:	0800fa4d 	.word	0x0800fa4d
 800e104:	0800fa5e 	.word	0x0800fa5e

0800e108 <_malloc_usable_size_r>:
 800e108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e10c:	1f18      	subs	r0, r3, #4
 800e10e:	2b00      	cmp	r3, #0
 800e110:	bfbc      	itt	lt
 800e112:	580b      	ldrlt	r3, [r1, r0]
 800e114:	18c0      	addlt	r0, r0, r3
 800e116:	4770      	bx	lr

0800e118 <__ascii_wctomb>:
 800e118:	4603      	mov	r3, r0
 800e11a:	4608      	mov	r0, r1
 800e11c:	b141      	cbz	r1, 800e130 <__ascii_wctomb+0x18>
 800e11e:	2aff      	cmp	r2, #255	@ 0xff
 800e120:	d904      	bls.n	800e12c <__ascii_wctomb+0x14>
 800e122:	228a      	movs	r2, #138	@ 0x8a
 800e124:	601a      	str	r2, [r3, #0]
 800e126:	f04f 30ff 	mov.w	r0, #4294967295
 800e12a:	4770      	bx	lr
 800e12c:	700a      	strb	r2, [r1, #0]
 800e12e:	2001      	movs	r0, #1
 800e130:	4770      	bx	lr

0800e132 <__ssputs_r>:
 800e132:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e136:	688e      	ldr	r6, [r1, #8]
 800e138:	461f      	mov	r7, r3
 800e13a:	42be      	cmp	r6, r7
 800e13c:	680b      	ldr	r3, [r1, #0]
 800e13e:	4682      	mov	sl, r0
 800e140:	460c      	mov	r4, r1
 800e142:	4690      	mov	r8, r2
 800e144:	d82d      	bhi.n	800e1a2 <__ssputs_r+0x70>
 800e146:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e14a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e14e:	d026      	beq.n	800e19e <__ssputs_r+0x6c>
 800e150:	6965      	ldr	r5, [r4, #20]
 800e152:	6909      	ldr	r1, [r1, #16]
 800e154:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e158:	eba3 0901 	sub.w	r9, r3, r1
 800e15c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e160:	1c7b      	adds	r3, r7, #1
 800e162:	444b      	add	r3, r9
 800e164:	106d      	asrs	r5, r5, #1
 800e166:	429d      	cmp	r5, r3
 800e168:	bf38      	it	cc
 800e16a:	461d      	movcc	r5, r3
 800e16c:	0553      	lsls	r3, r2, #21
 800e16e:	d527      	bpl.n	800e1c0 <__ssputs_r+0x8e>
 800e170:	4629      	mov	r1, r5
 800e172:	f7fd fdcf 	bl	800bd14 <_malloc_r>
 800e176:	4606      	mov	r6, r0
 800e178:	b360      	cbz	r0, 800e1d4 <__ssputs_r+0xa2>
 800e17a:	6921      	ldr	r1, [r4, #16]
 800e17c:	464a      	mov	r2, r9
 800e17e:	f7fe fdf6 	bl	800cd6e <memcpy>
 800e182:	89a3      	ldrh	r3, [r4, #12]
 800e184:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e18c:	81a3      	strh	r3, [r4, #12]
 800e18e:	6126      	str	r6, [r4, #16]
 800e190:	6165      	str	r5, [r4, #20]
 800e192:	444e      	add	r6, r9
 800e194:	eba5 0509 	sub.w	r5, r5, r9
 800e198:	6026      	str	r6, [r4, #0]
 800e19a:	60a5      	str	r5, [r4, #8]
 800e19c:	463e      	mov	r6, r7
 800e19e:	42be      	cmp	r6, r7
 800e1a0:	d900      	bls.n	800e1a4 <__ssputs_r+0x72>
 800e1a2:	463e      	mov	r6, r7
 800e1a4:	6820      	ldr	r0, [r4, #0]
 800e1a6:	4632      	mov	r2, r6
 800e1a8:	4641      	mov	r1, r8
 800e1aa:	f000 fefa 	bl	800efa2 <memmove>
 800e1ae:	68a3      	ldr	r3, [r4, #8]
 800e1b0:	1b9b      	subs	r3, r3, r6
 800e1b2:	60a3      	str	r3, [r4, #8]
 800e1b4:	6823      	ldr	r3, [r4, #0]
 800e1b6:	4433      	add	r3, r6
 800e1b8:	6023      	str	r3, [r4, #0]
 800e1ba:	2000      	movs	r0, #0
 800e1bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1c0:	462a      	mov	r2, r5
 800e1c2:	f7fd fe3b 	bl	800be3c <_realloc_r>
 800e1c6:	4606      	mov	r6, r0
 800e1c8:	2800      	cmp	r0, #0
 800e1ca:	d1e0      	bne.n	800e18e <__ssputs_r+0x5c>
 800e1cc:	6921      	ldr	r1, [r4, #16]
 800e1ce:	4650      	mov	r0, sl
 800e1d0:	f7ff fbc4 	bl	800d95c <_free_r>
 800e1d4:	230c      	movs	r3, #12
 800e1d6:	f8ca 3000 	str.w	r3, [sl]
 800e1da:	89a3      	ldrh	r3, [r4, #12]
 800e1dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1e0:	81a3      	strh	r3, [r4, #12]
 800e1e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e1e6:	e7e9      	b.n	800e1bc <__ssputs_r+0x8a>

0800e1e8 <_svfiprintf_r>:
 800e1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1ec:	4698      	mov	r8, r3
 800e1ee:	898b      	ldrh	r3, [r1, #12]
 800e1f0:	061b      	lsls	r3, r3, #24
 800e1f2:	b09d      	sub	sp, #116	@ 0x74
 800e1f4:	4607      	mov	r7, r0
 800e1f6:	460d      	mov	r5, r1
 800e1f8:	4614      	mov	r4, r2
 800e1fa:	d510      	bpl.n	800e21e <_svfiprintf_r+0x36>
 800e1fc:	690b      	ldr	r3, [r1, #16]
 800e1fe:	b973      	cbnz	r3, 800e21e <_svfiprintf_r+0x36>
 800e200:	2140      	movs	r1, #64	@ 0x40
 800e202:	f7fd fd87 	bl	800bd14 <_malloc_r>
 800e206:	6028      	str	r0, [r5, #0]
 800e208:	6128      	str	r0, [r5, #16]
 800e20a:	b930      	cbnz	r0, 800e21a <_svfiprintf_r+0x32>
 800e20c:	230c      	movs	r3, #12
 800e20e:	603b      	str	r3, [r7, #0]
 800e210:	f04f 30ff 	mov.w	r0, #4294967295
 800e214:	b01d      	add	sp, #116	@ 0x74
 800e216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e21a:	2340      	movs	r3, #64	@ 0x40
 800e21c:	616b      	str	r3, [r5, #20]
 800e21e:	2300      	movs	r3, #0
 800e220:	9309      	str	r3, [sp, #36]	@ 0x24
 800e222:	2320      	movs	r3, #32
 800e224:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e228:	f8cd 800c 	str.w	r8, [sp, #12]
 800e22c:	2330      	movs	r3, #48	@ 0x30
 800e22e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e3cc <_svfiprintf_r+0x1e4>
 800e232:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e236:	f04f 0901 	mov.w	r9, #1
 800e23a:	4623      	mov	r3, r4
 800e23c:	469a      	mov	sl, r3
 800e23e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e242:	b10a      	cbz	r2, 800e248 <_svfiprintf_r+0x60>
 800e244:	2a25      	cmp	r2, #37	@ 0x25
 800e246:	d1f9      	bne.n	800e23c <_svfiprintf_r+0x54>
 800e248:	ebba 0b04 	subs.w	fp, sl, r4
 800e24c:	d00b      	beq.n	800e266 <_svfiprintf_r+0x7e>
 800e24e:	465b      	mov	r3, fp
 800e250:	4622      	mov	r2, r4
 800e252:	4629      	mov	r1, r5
 800e254:	4638      	mov	r0, r7
 800e256:	f7ff ff6c 	bl	800e132 <__ssputs_r>
 800e25a:	3001      	adds	r0, #1
 800e25c:	f000 80a7 	beq.w	800e3ae <_svfiprintf_r+0x1c6>
 800e260:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e262:	445a      	add	r2, fp
 800e264:	9209      	str	r2, [sp, #36]	@ 0x24
 800e266:	f89a 3000 	ldrb.w	r3, [sl]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	f000 809f 	beq.w	800e3ae <_svfiprintf_r+0x1c6>
 800e270:	2300      	movs	r3, #0
 800e272:	f04f 32ff 	mov.w	r2, #4294967295
 800e276:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e27a:	f10a 0a01 	add.w	sl, sl, #1
 800e27e:	9304      	str	r3, [sp, #16]
 800e280:	9307      	str	r3, [sp, #28]
 800e282:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e286:	931a      	str	r3, [sp, #104]	@ 0x68
 800e288:	4654      	mov	r4, sl
 800e28a:	2205      	movs	r2, #5
 800e28c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e290:	484e      	ldr	r0, [pc, #312]	@ (800e3cc <_svfiprintf_r+0x1e4>)
 800e292:	f7f2 f825 	bl	80002e0 <memchr>
 800e296:	9a04      	ldr	r2, [sp, #16]
 800e298:	b9d8      	cbnz	r0, 800e2d2 <_svfiprintf_r+0xea>
 800e29a:	06d0      	lsls	r0, r2, #27
 800e29c:	bf44      	itt	mi
 800e29e:	2320      	movmi	r3, #32
 800e2a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e2a4:	0711      	lsls	r1, r2, #28
 800e2a6:	bf44      	itt	mi
 800e2a8:	232b      	movmi	r3, #43	@ 0x2b
 800e2aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e2ae:	f89a 3000 	ldrb.w	r3, [sl]
 800e2b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2b4:	d015      	beq.n	800e2e2 <_svfiprintf_r+0xfa>
 800e2b6:	9a07      	ldr	r2, [sp, #28]
 800e2b8:	4654      	mov	r4, sl
 800e2ba:	2000      	movs	r0, #0
 800e2bc:	f04f 0c0a 	mov.w	ip, #10
 800e2c0:	4621      	mov	r1, r4
 800e2c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e2c6:	3b30      	subs	r3, #48	@ 0x30
 800e2c8:	2b09      	cmp	r3, #9
 800e2ca:	d94b      	bls.n	800e364 <_svfiprintf_r+0x17c>
 800e2cc:	b1b0      	cbz	r0, 800e2fc <_svfiprintf_r+0x114>
 800e2ce:	9207      	str	r2, [sp, #28]
 800e2d0:	e014      	b.n	800e2fc <_svfiprintf_r+0x114>
 800e2d2:	eba0 0308 	sub.w	r3, r0, r8
 800e2d6:	fa09 f303 	lsl.w	r3, r9, r3
 800e2da:	4313      	orrs	r3, r2
 800e2dc:	9304      	str	r3, [sp, #16]
 800e2de:	46a2      	mov	sl, r4
 800e2e0:	e7d2      	b.n	800e288 <_svfiprintf_r+0xa0>
 800e2e2:	9b03      	ldr	r3, [sp, #12]
 800e2e4:	1d19      	adds	r1, r3, #4
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	9103      	str	r1, [sp, #12]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	bfbb      	ittet	lt
 800e2ee:	425b      	neglt	r3, r3
 800e2f0:	f042 0202 	orrlt.w	r2, r2, #2
 800e2f4:	9307      	strge	r3, [sp, #28]
 800e2f6:	9307      	strlt	r3, [sp, #28]
 800e2f8:	bfb8      	it	lt
 800e2fa:	9204      	strlt	r2, [sp, #16]
 800e2fc:	7823      	ldrb	r3, [r4, #0]
 800e2fe:	2b2e      	cmp	r3, #46	@ 0x2e
 800e300:	d10a      	bne.n	800e318 <_svfiprintf_r+0x130>
 800e302:	7863      	ldrb	r3, [r4, #1]
 800e304:	2b2a      	cmp	r3, #42	@ 0x2a
 800e306:	d132      	bne.n	800e36e <_svfiprintf_r+0x186>
 800e308:	9b03      	ldr	r3, [sp, #12]
 800e30a:	1d1a      	adds	r2, r3, #4
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	9203      	str	r2, [sp, #12]
 800e310:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e314:	3402      	adds	r4, #2
 800e316:	9305      	str	r3, [sp, #20]
 800e318:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e3dc <_svfiprintf_r+0x1f4>
 800e31c:	7821      	ldrb	r1, [r4, #0]
 800e31e:	2203      	movs	r2, #3
 800e320:	4650      	mov	r0, sl
 800e322:	f7f1 ffdd 	bl	80002e0 <memchr>
 800e326:	b138      	cbz	r0, 800e338 <_svfiprintf_r+0x150>
 800e328:	9b04      	ldr	r3, [sp, #16]
 800e32a:	eba0 000a 	sub.w	r0, r0, sl
 800e32e:	2240      	movs	r2, #64	@ 0x40
 800e330:	4082      	lsls	r2, r0
 800e332:	4313      	orrs	r3, r2
 800e334:	3401      	adds	r4, #1
 800e336:	9304      	str	r3, [sp, #16]
 800e338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e33c:	4824      	ldr	r0, [pc, #144]	@ (800e3d0 <_svfiprintf_r+0x1e8>)
 800e33e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e342:	2206      	movs	r2, #6
 800e344:	f7f1 ffcc 	bl	80002e0 <memchr>
 800e348:	2800      	cmp	r0, #0
 800e34a:	d036      	beq.n	800e3ba <_svfiprintf_r+0x1d2>
 800e34c:	4b21      	ldr	r3, [pc, #132]	@ (800e3d4 <_svfiprintf_r+0x1ec>)
 800e34e:	bb1b      	cbnz	r3, 800e398 <_svfiprintf_r+0x1b0>
 800e350:	9b03      	ldr	r3, [sp, #12]
 800e352:	3307      	adds	r3, #7
 800e354:	f023 0307 	bic.w	r3, r3, #7
 800e358:	3308      	adds	r3, #8
 800e35a:	9303      	str	r3, [sp, #12]
 800e35c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e35e:	4433      	add	r3, r6
 800e360:	9309      	str	r3, [sp, #36]	@ 0x24
 800e362:	e76a      	b.n	800e23a <_svfiprintf_r+0x52>
 800e364:	fb0c 3202 	mla	r2, ip, r2, r3
 800e368:	460c      	mov	r4, r1
 800e36a:	2001      	movs	r0, #1
 800e36c:	e7a8      	b.n	800e2c0 <_svfiprintf_r+0xd8>
 800e36e:	2300      	movs	r3, #0
 800e370:	3401      	adds	r4, #1
 800e372:	9305      	str	r3, [sp, #20]
 800e374:	4619      	mov	r1, r3
 800e376:	f04f 0c0a 	mov.w	ip, #10
 800e37a:	4620      	mov	r0, r4
 800e37c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e380:	3a30      	subs	r2, #48	@ 0x30
 800e382:	2a09      	cmp	r2, #9
 800e384:	d903      	bls.n	800e38e <_svfiprintf_r+0x1a6>
 800e386:	2b00      	cmp	r3, #0
 800e388:	d0c6      	beq.n	800e318 <_svfiprintf_r+0x130>
 800e38a:	9105      	str	r1, [sp, #20]
 800e38c:	e7c4      	b.n	800e318 <_svfiprintf_r+0x130>
 800e38e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e392:	4604      	mov	r4, r0
 800e394:	2301      	movs	r3, #1
 800e396:	e7f0      	b.n	800e37a <_svfiprintf_r+0x192>
 800e398:	ab03      	add	r3, sp, #12
 800e39a:	9300      	str	r3, [sp, #0]
 800e39c:	462a      	mov	r2, r5
 800e39e:	4b0e      	ldr	r3, [pc, #56]	@ (800e3d8 <_svfiprintf_r+0x1f0>)
 800e3a0:	a904      	add	r1, sp, #16
 800e3a2:	4638      	mov	r0, r7
 800e3a4:	f7fd fe08 	bl	800bfb8 <_printf_float>
 800e3a8:	1c42      	adds	r2, r0, #1
 800e3aa:	4606      	mov	r6, r0
 800e3ac:	d1d6      	bne.n	800e35c <_svfiprintf_r+0x174>
 800e3ae:	89ab      	ldrh	r3, [r5, #12]
 800e3b0:	065b      	lsls	r3, r3, #25
 800e3b2:	f53f af2d 	bmi.w	800e210 <_svfiprintf_r+0x28>
 800e3b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e3b8:	e72c      	b.n	800e214 <_svfiprintf_r+0x2c>
 800e3ba:	ab03      	add	r3, sp, #12
 800e3bc:	9300      	str	r3, [sp, #0]
 800e3be:	462a      	mov	r2, r5
 800e3c0:	4b05      	ldr	r3, [pc, #20]	@ (800e3d8 <_svfiprintf_r+0x1f0>)
 800e3c2:	a904      	add	r1, sp, #16
 800e3c4:	4638      	mov	r0, r7
 800e3c6:	f7fe f87f 	bl	800c4c8 <_printf_i>
 800e3ca:	e7ed      	b.n	800e3a8 <_svfiprintf_r+0x1c0>
 800e3cc:	0800fab7 	.word	0x0800fab7
 800e3d0:	0800fac1 	.word	0x0800fac1
 800e3d4:	0800bfb9 	.word	0x0800bfb9
 800e3d8:	0800e133 	.word	0x0800e133
 800e3dc:	0800fabd 	.word	0x0800fabd

0800e3e0 <_sungetc_r>:
 800e3e0:	b538      	push	{r3, r4, r5, lr}
 800e3e2:	1c4b      	adds	r3, r1, #1
 800e3e4:	4614      	mov	r4, r2
 800e3e6:	d103      	bne.n	800e3f0 <_sungetc_r+0x10>
 800e3e8:	f04f 35ff 	mov.w	r5, #4294967295
 800e3ec:	4628      	mov	r0, r5
 800e3ee:	bd38      	pop	{r3, r4, r5, pc}
 800e3f0:	8993      	ldrh	r3, [r2, #12]
 800e3f2:	f023 0320 	bic.w	r3, r3, #32
 800e3f6:	8193      	strh	r3, [r2, #12]
 800e3f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e3fa:	6852      	ldr	r2, [r2, #4]
 800e3fc:	b2cd      	uxtb	r5, r1
 800e3fe:	b18b      	cbz	r3, 800e424 <_sungetc_r+0x44>
 800e400:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800e402:	4293      	cmp	r3, r2
 800e404:	dd08      	ble.n	800e418 <_sungetc_r+0x38>
 800e406:	6823      	ldr	r3, [r4, #0]
 800e408:	1e5a      	subs	r2, r3, #1
 800e40a:	6022      	str	r2, [r4, #0]
 800e40c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e410:	6863      	ldr	r3, [r4, #4]
 800e412:	3301      	adds	r3, #1
 800e414:	6063      	str	r3, [r4, #4]
 800e416:	e7e9      	b.n	800e3ec <_sungetc_r+0xc>
 800e418:	4621      	mov	r1, r4
 800e41a:	f000 fd88 	bl	800ef2e <__submore>
 800e41e:	2800      	cmp	r0, #0
 800e420:	d0f1      	beq.n	800e406 <_sungetc_r+0x26>
 800e422:	e7e1      	b.n	800e3e8 <_sungetc_r+0x8>
 800e424:	6921      	ldr	r1, [r4, #16]
 800e426:	6823      	ldr	r3, [r4, #0]
 800e428:	b151      	cbz	r1, 800e440 <_sungetc_r+0x60>
 800e42a:	4299      	cmp	r1, r3
 800e42c:	d208      	bcs.n	800e440 <_sungetc_r+0x60>
 800e42e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800e432:	42a9      	cmp	r1, r5
 800e434:	d104      	bne.n	800e440 <_sungetc_r+0x60>
 800e436:	3b01      	subs	r3, #1
 800e438:	3201      	adds	r2, #1
 800e43a:	6023      	str	r3, [r4, #0]
 800e43c:	6062      	str	r2, [r4, #4]
 800e43e:	e7d5      	b.n	800e3ec <_sungetc_r+0xc>
 800e440:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800e444:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e448:	6363      	str	r3, [r4, #52]	@ 0x34
 800e44a:	2303      	movs	r3, #3
 800e44c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e44e:	4623      	mov	r3, r4
 800e450:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e454:	6023      	str	r3, [r4, #0]
 800e456:	2301      	movs	r3, #1
 800e458:	e7dc      	b.n	800e414 <_sungetc_r+0x34>

0800e45a <__ssrefill_r>:
 800e45a:	b510      	push	{r4, lr}
 800e45c:	460c      	mov	r4, r1
 800e45e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e460:	b169      	cbz	r1, 800e47e <__ssrefill_r+0x24>
 800e462:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e466:	4299      	cmp	r1, r3
 800e468:	d001      	beq.n	800e46e <__ssrefill_r+0x14>
 800e46a:	f7ff fa77 	bl	800d95c <_free_r>
 800e46e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e470:	6063      	str	r3, [r4, #4]
 800e472:	2000      	movs	r0, #0
 800e474:	6360      	str	r0, [r4, #52]	@ 0x34
 800e476:	b113      	cbz	r3, 800e47e <__ssrefill_r+0x24>
 800e478:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e47a:	6023      	str	r3, [r4, #0]
 800e47c:	bd10      	pop	{r4, pc}
 800e47e:	6923      	ldr	r3, [r4, #16]
 800e480:	6023      	str	r3, [r4, #0]
 800e482:	2300      	movs	r3, #0
 800e484:	6063      	str	r3, [r4, #4]
 800e486:	89a3      	ldrh	r3, [r4, #12]
 800e488:	f043 0320 	orr.w	r3, r3, #32
 800e48c:	81a3      	strh	r3, [r4, #12]
 800e48e:	f04f 30ff 	mov.w	r0, #4294967295
 800e492:	e7f3      	b.n	800e47c <__ssrefill_r+0x22>

0800e494 <__ssvfiscanf_r>:
 800e494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e498:	460c      	mov	r4, r1
 800e49a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800e49e:	2100      	movs	r1, #0
 800e4a0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800e4a4:	49a6      	ldr	r1, [pc, #664]	@ (800e740 <__ssvfiscanf_r+0x2ac>)
 800e4a6:	91a0      	str	r1, [sp, #640]	@ 0x280
 800e4a8:	f10d 0804 	add.w	r8, sp, #4
 800e4ac:	49a5      	ldr	r1, [pc, #660]	@ (800e744 <__ssvfiscanf_r+0x2b0>)
 800e4ae:	4fa6      	ldr	r7, [pc, #664]	@ (800e748 <__ssvfiscanf_r+0x2b4>)
 800e4b0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800e4b4:	4606      	mov	r6, r0
 800e4b6:	91a1      	str	r1, [sp, #644]	@ 0x284
 800e4b8:	9300      	str	r3, [sp, #0]
 800e4ba:	f892 9000 	ldrb.w	r9, [r2]
 800e4be:	f1b9 0f00 	cmp.w	r9, #0
 800e4c2:	f000 8158 	beq.w	800e776 <__ssvfiscanf_r+0x2e2>
 800e4c6:	f817 3009 	ldrb.w	r3, [r7, r9]
 800e4ca:	f013 0308 	ands.w	r3, r3, #8
 800e4ce:	f102 0501 	add.w	r5, r2, #1
 800e4d2:	d019      	beq.n	800e508 <__ssvfiscanf_r+0x74>
 800e4d4:	6863      	ldr	r3, [r4, #4]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	dd0f      	ble.n	800e4fa <__ssvfiscanf_r+0x66>
 800e4da:	6823      	ldr	r3, [r4, #0]
 800e4dc:	781a      	ldrb	r2, [r3, #0]
 800e4de:	5cba      	ldrb	r2, [r7, r2]
 800e4e0:	0712      	lsls	r2, r2, #28
 800e4e2:	d401      	bmi.n	800e4e8 <__ssvfiscanf_r+0x54>
 800e4e4:	462a      	mov	r2, r5
 800e4e6:	e7e8      	b.n	800e4ba <__ssvfiscanf_r+0x26>
 800e4e8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e4ea:	3201      	adds	r2, #1
 800e4ec:	9245      	str	r2, [sp, #276]	@ 0x114
 800e4ee:	6862      	ldr	r2, [r4, #4]
 800e4f0:	3301      	adds	r3, #1
 800e4f2:	3a01      	subs	r2, #1
 800e4f4:	6062      	str	r2, [r4, #4]
 800e4f6:	6023      	str	r3, [r4, #0]
 800e4f8:	e7ec      	b.n	800e4d4 <__ssvfiscanf_r+0x40>
 800e4fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e4fc:	4621      	mov	r1, r4
 800e4fe:	4630      	mov	r0, r6
 800e500:	4798      	blx	r3
 800e502:	2800      	cmp	r0, #0
 800e504:	d0e9      	beq.n	800e4da <__ssvfiscanf_r+0x46>
 800e506:	e7ed      	b.n	800e4e4 <__ssvfiscanf_r+0x50>
 800e508:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800e50c:	f040 8085 	bne.w	800e61a <__ssvfiscanf_r+0x186>
 800e510:	9341      	str	r3, [sp, #260]	@ 0x104
 800e512:	9343      	str	r3, [sp, #268]	@ 0x10c
 800e514:	7853      	ldrb	r3, [r2, #1]
 800e516:	2b2a      	cmp	r3, #42	@ 0x2a
 800e518:	bf02      	ittt	eq
 800e51a:	2310      	moveq	r3, #16
 800e51c:	1c95      	addeq	r5, r2, #2
 800e51e:	9341      	streq	r3, [sp, #260]	@ 0x104
 800e520:	220a      	movs	r2, #10
 800e522:	46aa      	mov	sl, r5
 800e524:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800e528:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800e52c:	2b09      	cmp	r3, #9
 800e52e:	d91e      	bls.n	800e56e <__ssvfiscanf_r+0xda>
 800e530:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800e74c <__ssvfiscanf_r+0x2b8>
 800e534:	2203      	movs	r2, #3
 800e536:	4658      	mov	r0, fp
 800e538:	f7f1 fed2 	bl	80002e0 <memchr>
 800e53c:	b138      	cbz	r0, 800e54e <__ssvfiscanf_r+0xba>
 800e53e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e540:	eba0 000b 	sub.w	r0, r0, fp
 800e544:	2301      	movs	r3, #1
 800e546:	4083      	lsls	r3, r0
 800e548:	4313      	orrs	r3, r2
 800e54a:	9341      	str	r3, [sp, #260]	@ 0x104
 800e54c:	4655      	mov	r5, sl
 800e54e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e552:	2b78      	cmp	r3, #120	@ 0x78
 800e554:	d806      	bhi.n	800e564 <__ssvfiscanf_r+0xd0>
 800e556:	2b57      	cmp	r3, #87	@ 0x57
 800e558:	d810      	bhi.n	800e57c <__ssvfiscanf_r+0xe8>
 800e55a:	2b25      	cmp	r3, #37	@ 0x25
 800e55c:	d05d      	beq.n	800e61a <__ssvfiscanf_r+0x186>
 800e55e:	d857      	bhi.n	800e610 <__ssvfiscanf_r+0x17c>
 800e560:	2b00      	cmp	r3, #0
 800e562:	d075      	beq.n	800e650 <__ssvfiscanf_r+0x1bc>
 800e564:	2303      	movs	r3, #3
 800e566:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e568:	230a      	movs	r3, #10
 800e56a:	9342      	str	r3, [sp, #264]	@ 0x108
 800e56c:	e088      	b.n	800e680 <__ssvfiscanf_r+0x1ec>
 800e56e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800e570:	fb02 1103 	mla	r1, r2, r3, r1
 800e574:	3930      	subs	r1, #48	@ 0x30
 800e576:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e578:	4655      	mov	r5, sl
 800e57a:	e7d2      	b.n	800e522 <__ssvfiscanf_r+0x8e>
 800e57c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800e580:	2a20      	cmp	r2, #32
 800e582:	d8ef      	bhi.n	800e564 <__ssvfiscanf_r+0xd0>
 800e584:	a101      	add	r1, pc, #4	@ (adr r1, 800e58c <__ssvfiscanf_r+0xf8>)
 800e586:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e58a:	bf00      	nop
 800e58c:	0800e65f 	.word	0x0800e65f
 800e590:	0800e565 	.word	0x0800e565
 800e594:	0800e565 	.word	0x0800e565
 800e598:	0800e6b9 	.word	0x0800e6b9
 800e59c:	0800e565 	.word	0x0800e565
 800e5a0:	0800e565 	.word	0x0800e565
 800e5a4:	0800e565 	.word	0x0800e565
 800e5a8:	0800e565 	.word	0x0800e565
 800e5ac:	0800e565 	.word	0x0800e565
 800e5b0:	0800e565 	.word	0x0800e565
 800e5b4:	0800e565 	.word	0x0800e565
 800e5b8:	0800e6cf 	.word	0x0800e6cf
 800e5bc:	0800e6b5 	.word	0x0800e6b5
 800e5c0:	0800e617 	.word	0x0800e617
 800e5c4:	0800e617 	.word	0x0800e617
 800e5c8:	0800e617 	.word	0x0800e617
 800e5cc:	0800e565 	.word	0x0800e565
 800e5d0:	0800e671 	.word	0x0800e671
 800e5d4:	0800e565 	.word	0x0800e565
 800e5d8:	0800e565 	.word	0x0800e565
 800e5dc:	0800e565 	.word	0x0800e565
 800e5e0:	0800e565 	.word	0x0800e565
 800e5e4:	0800e6df 	.word	0x0800e6df
 800e5e8:	0800e679 	.word	0x0800e679
 800e5ec:	0800e657 	.word	0x0800e657
 800e5f0:	0800e565 	.word	0x0800e565
 800e5f4:	0800e565 	.word	0x0800e565
 800e5f8:	0800e6db 	.word	0x0800e6db
 800e5fc:	0800e565 	.word	0x0800e565
 800e600:	0800e6b5 	.word	0x0800e6b5
 800e604:	0800e565 	.word	0x0800e565
 800e608:	0800e565 	.word	0x0800e565
 800e60c:	0800e65f 	.word	0x0800e65f
 800e610:	3b45      	subs	r3, #69	@ 0x45
 800e612:	2b02      	cmp	r3, #2
 800e614:	d8a6      	bhi.n	800e564 <__ssvfiscanf_r+0xd0>
 800e616:	2305      	movs	r3, #5
 800e618:	e031      	b.n	800e67e <__ssvfiscanf_r+0x1ea>
 800e61a:	6863      	ldr	r3, [r4, #4]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	dd0d      	ble.n	800e63c <__ssvfiscanf_r+0x1a8>
 800e620:	6823      	ldr	r3, [r4, #0]
 800e622:	781a      	ldrb	r2, [r3, #0]
 800e624:	454a      	cmp	r2, r9
 800e626:	f040 80a6 	bne.w	800e776 <__ssvfiscanf_r+0x2e2>
 800e62a:	3301      	adds	r3, #1
 800e62c:	6862      	ldr	r2, [r4, #4]
 800e62e:	6023      	str	r3, [r4, #0]
 800e630:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800e632:	3a01      	subs	r2, #1
 800e634:	3301      	adds	r3, #1
 800e636:	6062      	str	r2, [r4, #4]
 800e638:	9345      	str	r3, [sp, #276]	@ 0x114
 800e63a:	e753      	b.n	800e4e4 <__ssvfiscanf_r+0x50>
 800e63c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e63e:	4621      	mov	r1, r4
 800e640:	4630      	mov	r0, r6
 800e642:	4798      	blx	r3
 800e644:	2800      	cmp	r0, #0
 800e646:	d0eb      	beq.n	800e620 <__ssvfiscanf_r+0x18c>
 800e648:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e64a:	2800      	cmp	r0, #0
 800e64c:	f040 808b 	bne.w	800e766 <__ssvfiscanf_r+0x2d2>
 800e650:	f04f 30ff 	mov.w	r0, #4294967295
 800e654:	e08b      	b.n	800e76e <__ssvfiscanf_r+0x2da>
 800e656:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e658:	f042 0220 	orr.w	r2, r2, #32
 800e65c:	9241      	str	r2, [sp, #260]	@ 0x104
 800e65e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e660:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e664:	9241      	str	r2, [sp, #260]	@ 0x104
 800e666:	2210      	movs	r2, #16
 800e668:	2b6e      	cmp	r3, #110	@ 0x6e
 800e66a:	9242      	str	r2, [sp, #264]	@ 0x108
 800e66c:	d902      	bls.n	800e674 <__ssvfiscanf_r+0x1e0>
 800e66e:	e005      	b.n	800e67c <__ssvfiscanf_r+0x1e8>
 800e670:	2300      	movs	r3, #0
 800e672:	9342      	str	r3, [sp, #264]	@ 0x108
 800e674:	2303      	movs	r3, #3
 800e676:	e002      	b.n	800e67e <__ssvfiscanf_r+0x1ea>
 800e678:	2308      	movs	r3, #8
 800e67a:	9342      	str	r3, [sp, #264]	@ 0x108
 800e67c:	2304      	movs	r3, #4
 800e67e:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e680:	6863      	ldr	r3, [r4, #4]
 800e682:	2b00      	cmp	r3, #0
 800e684:	dd39      	ble.n	800e6fa <__ssvfiscanf_r+0x266>
 800e686:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e688:	0659      	lsls	r1, r3, #25
 800e68a:	d404      	bmi.n	800e696 <__ssvfiscanf_r+0x202>
 800e68c:	6823      	ldr	r3, [r4, #0]
 800e68e:	781a      	ldrb	r2, [r3, #0]
 800e690:	5cba      	ldrb	r2, [r7, r2]
 800e692:	0712      	lsls	r2, r2, #28
 800e694:	d438      	bmi.n	800e708 <__ssvfiscanf_r+0x274>
 800e696:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800e698:	2b02      	cmp	r3, #2
 800e69a:	dc47      	bgt.n	800e72c <__ssvfiscanf_r+0x298>
 800e69c:	466b      	mov	r3, sp
 800e69e:	4622      	mov	r2, r4
 800e6a0:	a941      	add	r1, sp, #260	@ 0x104
 800e6a2:	4630      	mov	r0, r6
 800e6a4:	f000 f9ae 	bl	800ea04 <_scanf_chars>
 800e6a8:	2801      	cmp	r0, #1
 800e6aa:	d064      	beq.n	800e776 <__ssvfiscanf_r+0x2e2>
 800e6ac:	2802      	cmp	r0, #2
 800e6ae:	f47f af19 	bne.w	800e4e4 <__ssvfiscanf_r+0x50>
 800e6b2:	e7c9      	b.n	800e648 <__ssvfiscanf_r+0x1b4>
 800e6b4:	220a      	movs	r2, #10
 800e6b6:	e7d7      	b.n	800e668 <__ssvfiscanf_r+0x1d4>
 800e6b8:	4629      	mov	r1, r5
 800e6ba:	4640      	mov	r0, r8
 800e6bc:	f000 fbfe 	bl	800eebc <__sccl>
 800e6c0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e6c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6c6:	9341      	str	r3, [sp, #260]	@ 0x104
 800e6c8:	4605      	mov	r5, r0
 800e6ca:	2301      	movs	r3, #1
 800e6cc:	e7d7      	b.n	800e67e <__ssvfiscanf_r+0x1ea>
 800e6ce:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e6d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6d4:	9341      	str	r3, [sp, #260]	@ 0x104
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	e7d1      	b.n	800e67e <__ssvfiscanf_r+0x1ea>
 800e6da:	2302      	movs	r3, #2
 800e6dc:	e7cf      	b.n	800e67e <__ssvfiscanf_r+0x1ea>
 800e6de:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800e6e0:	06c3      	lsls	r3, r0, #27
 800e6e2:	f53f aeff 	bmi.w	800e4e4 <__ssvfiscanf_r+0x50>
 800e6e6:	9b00      	ldr	r3, [sp, #0]
 800e6e8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e6ea:	1d19      	adds	r1, r3, #4
 800e6ec:	9100      	str	r1, [sp, #0]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	07c0      	lsls	r0, r0, #31
 800e6f2:	bf4c      	ite	mi
 800e6f4:	801a      	strhmi	r2, [r3, #0]
 800e6f6:	601a      	strpl	r2, [r3, #0]
 800e6f8:	e6f4      	b.n	800e4e4 <__ssvfiscanf_r+0x50>
 800e6fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e6fc:	4621      	mov	r1, r4
 800e6fe:	4630      	mov	r0, r6
 800e700:	4798      	blx	r3
 800e702:	2800      	cmp	r0, #0
 800e704:	d0bf      	beq.n	800e686 <__ssvfiscanf_r+0x1f2>
 800e706:	e79f      	b.n	800e648 <__ssvfiscanf_r+0x1b4>
 800e708:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e70a:	3201      	adds	r2, #1
 800e70c:	9245      	str	r2, [sp, #276]	@ 0x114
 800e70e:	6862      	ldr	r2, [r4, #4]
 800e710:	3a01      	subs	r2, #1
 800e712:	2a00      	cmp	r2, #0
 800e714:	6062      	str	r2, [r4, #4]
 800e716:	dd02      	ble.n	800e71e <__ssvfiscanf_r+0x28a>
 800e718:	3301      	adds	r3, #1
 800e71a:	6023      	str	r3, [r4, #0]
 800e71c:	e7b6      	b.n	800e68c <__ssvfiscanf_r+0x1f8>
 800e71e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e720:	4621      	mov	r1, r4
 800e722:	4630      	mov	r0, r6
 800e724:	4798      	blx	r3
 800e726:	2800      	cmp	r0, #0
 800e728:	d0b0      	beq.n	800e68c <__ssvfiscanf_r+0x1f8>
 800e72a:	e78d      	b.n	800e648 <__ssvfiscanf_r+0x1b4>
 800e72c:	2b04      	cmp	r3, #4
 800e72e:	dc0f      	bgt.n	800e750 <__ssvfiscanf_r+0x2bc>
 800e730:	466b      	mov	r3, sp
 800e732:	4622      	mov	r2, r4
 800e734:	a941      	add	r1, sp, #260	@ 0x104
 800e736:	4630      	mov	r0, r6
 800e738:	f000 f9be 	bl	800eab8 <_scanf_i>
 800e73c:	e7b4      	b.n	800e6a8 <__ssvfiscanf_r+0x214>
 800e73e:	bf00      	nop
 800e740:	0800e3e1 	.word	0x0800e3e1
 800e744:	0800e45b 	.word	0x0800e45b
 800e748:	0800f895 	.word	0x0800f895
 800e74c:	0800fabd 	.word	0x0800fabd
 800e750:	4b0a      	ldr	r3, [pc, #40]	@ (800e77c <__ssvfiscanf_r+0x2e8>)
 800e752:	2b00      	cmp	r3, #0
 800e754:	f43f aec6 	beq.w	800e4e4 <__ssvfiscanf_r+0x50>
 800e758:	466b      	mov	r3, sp
 800e75a:	4622      	mov	r2, r4
 800e75c:	a941      	add	r1, sp, #260	@ 0x104
 800e75e:	4630      	mov	r0, r6
 800e760:	f3af 8000 	nop.w
 800e764:	e7a0      	b.n	800e6a8 <__ssvfiscanf_r+0x214>
 800e766:	89a3      	ldrh	r3, [r4, #12]
 800e768:	065b      	lsls	r3, r3, #25
 800e76a:	f53f af71 	bmi.w	800e650 <__ssvfiscanf_r+0x1bc>
 800e76e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800e772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e776:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e778:	e7f9      	b.n	800e76e <__ssvfiscanf_r+0x2da>
 800e77a:	bf00      	nop
 800e77c:	00000000 	.word	0x00000000

0800e780 <__sfputc_r>:
 800e780:	6893      	ldr	r3, [r2, #8]
 800e782:	3b01      	subs	r3, #1
 800e784:	2b00      	cmp	r3, #0
 800e786:	b410      	push	{r4}
 800e788:	6093      	str	r3, [r2, #8]
 800e78a:	da08      	bge.n	800e79e <__sfputc_r+0x1e>
 800e78c:	6994      	ldr	r4, [r2, #24]
 800e78e:	42a3      	cmp	r3, r4
 800e790:	db01      	blt.n	800e796 <__sfputc_r+0x16>
 800e792:	290a      	cmp	r1, #10
 800e794:	d103      	bne.n	800e79e <__sfputc_r+0x1e>
 800e796:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e79a:	f7fe b9ae 	b.w	800cafa <__swbuf_r>
 800e79e:	6813      	ldr	r3, [r2, #0]
 800e7a0:	1c58      	adds	r0, r3, #1
 800e7a2:	6010      	str	r0, [r2, #0]
 800e7a4:	7019      	strb	r1, [r3, #0]
 800e7a6:	4608      	mov	r0, r1
 800e7a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e7ac:	4770      	bx	lr

0800e7ae <__sfputs_r>:
 800e7ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7b0:	4606      	mov	r6, r0
 800e7b2:	460f      	mov	r7, r1
 800e7b4:	4614      	mov	r4, r2
 800e7b6:	18d5      	adds	r5, r2, r3
 800e7b8:	42ac      	cmp	r4, r5
 800e7ba:	d101      	bne.n	800e7c0 <__sfputs_r+0x12>
 800e7bc:	2000      	movs	r0, #0
 800e7be:	e007      	b.n	800e7d0 <__sfputs_r+0x22>
 800e7c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7c4:	463a      	mov	r2, r7
 800e7c6:	4630      	mov	r0, r6
 800e7c8:	f7ff ffda 	bl	800e780 <__sfputc_r>
 800e7cc:	1c43      	adds	r3, r0, #1
 800e7ce:	d1f3      	bne.n	800e7b8 <__sfputs_r+0xa>
 800e7d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e7d4 <_vfiprintf_r>:
 800e7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7d8:	460d      	mov	r5, r1
 800e7da:	b09d      	sub	sp, #116	@ 0x74
 800e7dc:	4614      	mov	r4, r2
 800e7de:	4698      	mov	r8, r3
 800e7e0:	4606      	mov	r6, r0
 800e7e2:	b118      	cbz	r0, 800e7ec <_vfiprintf_r+0x18>
 800e7e4:	6a03      	ldr	r3, [r0, #32]
 800e7e6:	b90b      	cbnz	r3, 800e7ec <_vfiprintf_r+0x18>
 800e7e8:	f7fe f818 	bl	800c81c <__sinit>
 800e7ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e7ee:	07d9      	lsls	r1, r3, #31
 800e7f0:	d405      	bmi.n	800e7fe <_vfiprintf_r+0x2a>
 800e7f2:	89ab      	ldrh	r3, [r5, #12]
 800e7f4:	059a      	lsls	r2, r3, #22
 800e7f6:	d402      	bmi.n	800e7fe <_vfiprintf_r+0x2a>
 800e7f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e7fa:	f7fe fab6 	bl	800cd6a <__retarget_lock_acquire_recursive>
 800e7fe:	89ab      	ldrh	r3, [r5, #12]
 800e800:	071b      	lsls	r3, r3, #28
 800e802:	d501      	bpl.n	800e808 <_vfiprintf_r+0x34>
 800e804:	692b      	ldr	r3, [r5, #16]
 800e806:	b99b      	cbnz	r3, 800e830 <_vfiprintf_r+0x5c>
 800e808:	4629      	mov	r1, r5
 800e80a:	4630      	mov	r0, r6
 800e80c:	f7fe f9b4 	bl	800cb78 <__swsetup_r>
 800e810:	b170      	cbz	r0, 800e830 <_vfiprintf_r+0x5c>
 800e812:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e814:	07dc      	lsls	r4, r3, #31
 800e816:	d504      	bpl.n	800e822 <_vfiprintf_r+0x4e>
 800e818:	f04f 30ff 	mov.w	r0, #4294967295
 800e81c:	b01d      	add	sp, #116	@ 0x74
 800e81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e822:	89ab      	ldrh	r3, [r5, #12]
 800e824:	0598      	lsls	r0, r3, #22
 800e826:	d4f7      	bmi.n	800e818 <_vfiprintf_r+0x44>
 800e828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e82a:	f7fe fa9f 	bl	800cd6c <__retarget_lock_release_recursive>
 800e82e:	e7f3      	b.n	800e818 <_vfiprintf_r+0x44>
 800e830:	2300      	movs	r3, #0
 800e832:	9309      	str	r3, [sp, #36]	@ 0x24
 800e834:	2320      	movs	r3, #32
 800e836:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e83a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e83e:	2330      	movs	r3, #48	@ 0x30
 800e840:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e9f0 <_vfiprintf_r+0x21c>
 800e844:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e848:	f04f 0901 	mov.w	r9, #1
 800e84c:	4623      	mov	r3, r4
 800e84e:	469a      	mov	sl, r3
 800e850:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e854:	b10a      	cbz	r2, 800e85a <_vfiprintf_r+0x86>
 800e856:	2a25      	cmp	r2, #37	@ 0x25
 800e858:	d1f9      	bne.n	800e84e <_vfiprintf_r+0x7a>
 800e85a:	ebba 0b04 	subs.w	fp, sl, r4
 800e85e:	d00b      	beq.n	800e878 <_vfiprintf_r+0xa4>
 800e860:	465b      	mov	r3, fp
 800e862:	4622      	mov	r2, r4
 800e864:	4629      	mov	r1, r5
 800e866:	4630      	mov	r0, r6
 800e868:	f7ff ffa1 	bl	800e7ae <__sfputs_r>
 800e86c:	3001      	adds	r0, #1
 800e86e:	f000 80a7 	beq.w	800e9c0 <_vfiprintf_r+0x1ec>
 800e872:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e874:	445a      	add	r2, fp
 800e876:	9209      	str	r2, [sp, #36]	@ 0x24
 800e878:	f89a 3000 	ldrb.w	r3, [sl]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	f000 809f 	beq.w	800e9c0 <_vfiprintf_r+0x1ec>
 800e882:	2300      	movs	r3, #0
 800e884:	f04f 32ff 	mov.w	r2, #4294967295
 800e888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e88c:	f10a 0a01 	add.w	sl, sl, #1
 800e890:	9304      	str	r3, [sp, #16]
 800e892:	9307      	str	r3, [sp, #28]
 800e894:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e898:	931a      	str	r3, [sp, #104]	@ 0x68
 800e89a:	4654      	mov	r4, sl
 800e89c:	2205      	movs	r2, #5
 800e89e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8a2:	4853      	ldr	r0, [pc, #332]	@ (800e9f0 <_vfiprintf_r+0x21c>)
 800e8a4:	f7f1 fd1c 	bl	80002e0 <memchr>
 800e8a8:	9a04      	ldr	r2, [sp, #16]
 800e8aa:	b9d8      	cbnz	r0, 800e8e4 <_vfiprintf_r+0x110>
 800e8ac:	06d1      	lsls	r1, r2, #27
 800e8ae:	bf44      	itt	mi
 800e8b0:	2320      	movmi	r3, #32
 800e8b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8b6:	0713      	lsls	r3, r2, #28
 800e8b8:	bf44      	itt	mi
 800e8ba:	232b      	movmi	r3, #43	@ 0x2b
 800e8bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8c0:	f89a 3000 	ldrb.w	r3, [sl]
 800e8c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8c6:	d015      	beq.n	800e8f4 <_vfiprintf_r+0x120>
 800e8c8:	9a07      	ldr	r2, [sp, #28]
 800e8ca:	4654      	mov	r4, sl
 800e8cc:	2000      	movs	r0, #0
 800e8ce:	f04f 0c0a 	mov.w	ip, #10
 800e8d2:	4621      	mov	r1, r4
 800e8d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8d8:	3b30      	subs	r3, #48	@ 0x30
 800e8da:	2b09      	cmp	r3, #9
 800e8dc:	d94b      	bls.n	800e976 <_vfiprintf_r+0x1a2>
 800e8de:	b1b0      	cbz	r0, 800e90e <_vfiprintf_r+0x13a>
 800e8e0:	9207      	str	r2, [sp, #28]
 800e8e2:	e014      	b.n	800e90e <_vfiprintf_r+0x13a>
 800e8e4:	eba0 0308 	sub.w	r3, r0, r8
 800e8e8:	fa09 f303 	lsl.w	r3, r9, r3
 800e8ec:	4313      	orrs	r3, r2
 800e8ee:	9304      	str	r3, [sp, #16]
 800e8f0:	46a2      	mov	sl, r4
 800e8f2:	e7d2      	b.n	800e89a <_vfiprintf_r+0xc6>
 800e8f4:	9b03      	ldr	r3, [sp, #12]
 800e8f6:	1d19      	adds	r1, r3, #4
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	9103      	str	r1, [sp, #12]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	bfbb      	ittet	lt
 800e900:	425b      	neglt	r3, r3
 800e902:	f042 0202 	orrlt.w	r2, r2, #2
 800e906:	9307      	strge	r3, [sp, #28]
 800e908:	9307      	strlt	r3, [sp, #28]
 800e90a:	bfb8      	it	lt
 800e90c:	9204      	strlt	r2, [sp, #16]
 800e90e:	7823      	ldrb	r3, [r4, #0]
 800e910:	2b2e      	cmp	r3, #46	@ 0x2e
 800e912:	d10a      	bne.n	800e92a <_vfiprintf_r+0x156>
 800e914:	7863      	ldrb	r3, [r4, #1]
 800e916:	2b2a      	cmp	r3, #42	@ 0x2a
 800e918:	d132      	bne.n	800e980 <_vfiprintf_r+0x1ac>
 800e91a:	9b03      	ldr	r3, [sp, #12]
 800e91c:	1d1a      	adds	r2, r3, #4
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	9203      	str	r2, [sp, #12]
 800e922:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e926:	3402      	adds	r4, #2
 800e928:	9305      	str	r3, [sp, #20]
 800e92a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ea00 <_vfiprintf_r+0x22c>
 800e92e:	7821      	ldrb	r1, [r4, #0]
 800e930:	2203      	movs	r2, #3
 800e932:	4650      	mov	r0, sl
 800e934:	f7f1 fcd4 	bl	80002e0 <memchr>
 800e938:	b138      	cbz	r0, 800e94a <_vfiprintf_r+0x176>
 800e93a:	9b04      	ldr	r3, [sp, #16]
 800e93c:	eba0 000a 	sub.w	r0, r0, sl
 800e940:	2240      	movs	r2, #64	@ 0x40
 800e942:	4082      	lsls	r2, r0
 800e944:	4313      	orrs	r3, r2
 800e946:	3401      	adds	r4, #1
 800e948:	9304      	str	r3, [sp, #16]
 800e94a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e94e:	4829      	ldr	r0, [pc, #164]	@ (800e9f4 <_vfiprintf_r+0x220>)
 800e950:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e954:	2206      	movs	r2, #6
 800e956:	f7f1 fcc3 	bl	80002e0 <memchr>
 800e95a:	2800      	cmp	r0, #0
 800e95c:	d03f      	beq.n	800e9de <_vfiprintf_r+0x20a>
 800e95e:	4b26      	ldr	r3, [pc, #152]	@ (800e9f8 <_vfiprintf_r+0x224>)
 800e960:	bb1b      	cbnz	r3, 800e9aa <_vfiprintf_r+0x1d6>
 800e962:	9b03      	ldr	r3, [sp, #12]
 800e964:	3307      	adds	r3, #7
 800e966:	f023 0307 	bic.w	r3, r3, #7
 800e96a:	3308      	adds	r3, #8
 800e96c:	9303      	str	r3, [sp, #12]
 800e96e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e970:	443b      	add	r3, r7
 800e972:	9309      	str	r3, [sp, #36]	@ 0x24
 800e974:	e76a      	b.n	800e84c <_vfiprintf_r+0x78>
 800e976:	fb0c 3202 	mla	r2, ip, r2, r3
 800e97a:	460c      	mov	r4, r1
 800e97c:	2001      	movs	r0, #1
 800e97e:	e7a8      	b.n	800e8d2 <_vfiprintf_r+0xfe>
 800e980:	2300      	movs	r3, #0
 800e982:	3401      	adds	r4, #1
 800e984:	9305      	str	r3, [sp, #20]
 800e986:	4619      	mov	r1, r3
 800e988:	f04f 0c0a 	mov.w	ip, #10
 800e98c:	4620      	mov	r0, r4
 800e98e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e992:	3a30      	subs	r2, #48	@ 0x30
 800e994:	2a09      	cmp	r2, #9
 800e996:	d903      	bls.n	800e9a0 <_vfiprintf_r+0x1cc>
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d0c6      	beq.n	800e92a <_vfiprintf_r+0x156>
 800e99c:	9105      	str	r1, [sp, #20]
 800e99e:	e7c4      	b.n	800e92a <_vfiprintf_r+0x156>
 800e9a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9a4:	4604      	mov	r4, r0
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	e7f0      	b.n	800e98c <_vfiprintf_r+0x1b8>
 800e9aa:	ab03      	add	r3, sp, #12
 800e9ac:	9300      	str	r3, [sp, #0]
 800e9ae:	462a      	mov	r2, r5
 800e9b0:	4b12      	ldr	r3, [pc, #72]	@ (800e9fc <_vfiprintf_r+0x228>)
 800e9b2:	a904      	add	r1, sp, #16
 800e9b4:	4630      	mov	r0, r6
 800e9b6:	f7fd faff 	bl	800bfb8 <_printf_float>
 800e9ba:	4607      	mov	r7, r0
 800e9bc:	1c78      	adds	r0, r7, #1
 800e9be:	d1d6      	bne.n	800e96e <_vfiprintf_r+0x19a>
 800e9c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e9c2:	07d9      	lsls	r1, r3, #31
 800e9c4:	d405      	bmi.n	800e9d2 <_vfiprintf_r+0x1fe>
 800e9c6:	89ab      	ldrh	r3, [r5, #12]
 800e9c8:	059a      	lsls	r2, r3, #22
 800e9ca:	d402      	bmi.n	800e9d2 <_vfiprintf_r+0x1fe>
 800e9cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e9ce:	f7fe f9cd 	bl	800cd6c <__retarget_lock_release_recursive>
 800e9d2:	89ab      	ldrh	r3, [r5, #12]
 800e9d4:	065b      	lsls	r3, r3, #25
 800e9d6:	f53f af1f 	bmi.w	800e818 <_vfiprintf_r+0x44>
 800e9da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9dc:	e71e      	b.n	800e81c <_vfiprintf_r+0x48>
 800e9de:	ab03      	add	r3, sp, #12
 800e9e0:	9300      	str	r3, [sp, #0]
 800e9e2:	462a      	mov	r2, r5
 800e9e4:	4b05      	ldr	r3, [pc, #20]	@ (800e9fc <_vfiprintf_r+0x228>)
 800e9e6:	a904      	add	r1, sp, #16
 800e9e8:	4630      	mov	r0, r6
 800e9ea:	f7fd fd6d 	bl	800c4c8 <_printf_i>
 800e9ee:	e7e4      	b.n	800e9ba <_vfiprintf_r+0x1e6>
 800e9f0:	0800fab7 	.word	0x0800fab7
 800e9f4:	0800fac1 	.word	0x0800fac1
 800e9f8:	0800bfb9 	.word	0x0800bfb9
 800e9fc:	0800e7af 	.word	0x0800e7af
 800ea00:	0800fabd 	.word	0x0800fabd

0800ea04 <_scanf_chars>:
 800ea04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea08:	4615      	mov	r5, r2
 800ea0a:	688a      	ldr	r2, [r1, #8]
 800ea0c:	4680      	mov	r8, r0
 800ea0e:	460c      	mov	r4, r1
 800ea10:	b932      	cbnz	r2, 800ea20 <_scanf_chars+0x1c>
 800ea12:	698a      	ldr	r2, [r1, #24]
 800ea14:	2a00      	cmp	r2, #0
 800ea16:	bf14      	ite	ne
 800ea18:	f04f 32ff 	movne.w	r2, #4294967295
 800ea1c:	2201      	moveq	r2, #1
 800ea1e:	608a      	str	r2, [r1, #8]
 800ea20:	6822      	ldr	r2, [r4, #0]
 800ea22:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800eab4 <_scanf_chars+0xb0>
 800ea26:	06d1      	lsls	r1, r2, #27
 800ea28:	bf5f      	itttt	pl
 800ea2a:	681a      	ldrpl	r2, [r3, #0]
 800ea2c:	1d11      	addpl	r1, r2, #4
 800ea2e:	6019      	strpl	r1, [r3, #0]
 800ea30:	6816      	ldrpl	r6, [r2, #0]
 800ea32:	2700      	movs	r7, #0
 800ea34:	69a0      	ldr	r0, [r4, #24]
 800ea36:	b188      	cbz	r0, 800ea5c <_scanf_chars+0x58>
 800ea38:	2801      	cmp	r0, #1
 800ea3a:	d107      	bne.n	800ea4c <_scanf_chars+0x48>
 800ea3c:	682b      	ldr	r3, [r5, #0]
 800ea3e:	781a      	ldrb	r2, [r3, #0]
 800ea40:	6963      	ldr	r3, [r4, #20]
 800ea42:	5c9b      	ldrb	r3, [r3, r2]
 800ea44:	b953      	cbnz	r3, 800ea5c <_scanf_chars+0x58>
 800ea46:	2f00      	cmp	r7, #0
 800ea48:	d031      	beq.n	800eaae <_scanf_chars+0xaa>
 800ea4a:	e022      	b.n	800ea92 <_scanf_chars+0x8e>
 800ea4c:	2802      	cmp	r0, #2
 800ea4e:	d120      	bne.n	800ea92 <_scanf_chars+0x8e>
 800ea50:	682b      	ldr	r3, [r5, #0]
 800ea52:	781b      	ldrb	r3, [r3, #0]
 800ea54:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ea58:	071b      	lsls	r3, r3, #28
 800ea5a:	d41a      	bmi.n	800ea92 <_scanf_chars+0x8e>
 800ea5c:	6823      	ldr	r3, [r4, #0]
 800ea5e:	06da      	lsls	r2, r3, #27
 800ea60:	bf5e      	ittt	pl
 800ea62:	682b      	ldrpl	r3, [r5, #0]
 800ea64:	781b      	ldrbpl	r3, [r3, #0]
 800ea66:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ea6a:	682a      	ldr	r2, [r5, #0]
 800ea6c:	686b      	ldr	r3, [r5, #4]
 800ea6e:	3201      	adds	r2, #1
 800ea70:	602a      	str	r2, [r5, #0]
 800ea72:	68a2      	ldr	r2, [r4, #8]
 800ea74:	3b01      	subs	r3, #1
 800ea76:	3a01      	subs	r2, #1
 800ea78:	606b      	str	r3, [r5, #4]
 800ea7a:	3701      	adds	r7, #1
 800ea7c:	60a2      	str	r2, [r4, #8]
 800ea7e:	b142      	cbz	r2, 800ea92 <_scanf_chars+0x8e>
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	dcd7      	bgt.n	800ea34 <_scanf_chars+0x30>
 800ea84:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ea88:	4629      	mov	r1, r5
 800ea8a:	4640      	mov	r0, r8
 800ea8c:	4798      	blx	r3
 800ea8e:	2800      	cmp	r0, #0
 800ea90:	d0d0      	beq.n	800ea34 <_scanf_chars+0x30>
 800ea92:	6823      	ldr	r3, [r4, #0]
 800ea94:	f013 0310 	ands.w	r3, r3, #16
 800ea98:	d105      	bne.n	800eaa6 <_scanf_chars+0xa2>
 800ea9a:	68e2      	ldr	r2, [r4, #12]
 800ea9c:	3201      	adds	r2, #1
 800ea9e:	60e2      	str	r2, [r4, #12]
 800eaa0:	69a2      	ldr	r2, [r4, #24]
 800eaa2:	b102      	cbz	r2, 800eaa6 <_scanf_chars+0xa2>
 800eaa4:	7033      	strb	r3, [r6, #0]
 800eaa6:	6923      	ldr	r3, [r4, #16]
 800eaa8:	443b      	add	r3, r7
 800eaaa:	6123      	str	r3, [r4, #16]
 800eaac:	2000      	movs	r0, #0
 800eaae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eab2:	bf00      	nop
 800eab4:	0800f895 	.word	0x0800f895

0800eab8 <_scanf_i>:
 800eab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eabc:	4698      	mov	r8, r3
 800eabe:	4b74      	ldr	r3, [pc, #464]	@ (800ec90 <_scanf_i+0x1d8>)
 800eac0:	460c      	mov	r4, r1
 800eac2:	4682      	mov	sl, r0
 800eac4:	4616      	mov	r6, r2
 800eac6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800eaca:	b087      	sub	sp, #28
 800eacc:	ab03      	add	r3, sp, #12
 800eace:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ead2:	4b70      	ldr	r3, [pc, #448]	@ (800ec94 <_scanf_i+0x1dc>)
 800ead4:	69a1      	ldr	r1, [r4, #24]
 800ead6:	4a70      	ldr	r2, [pc, #448]	@ (800ec98 <_scanf_i+0x1e0>)
 800ead8:	2903      	cmp	r1, #3
 800eada:	bf08      	it	eq
 800eadc:	461a      	moveq	r2, r3
 800eade:	68a3      	ldr	r3, [r4, #8]
 800eae0:	9201      	str	r2, [sp, #4]
 800eae2:	1e5a      	subs	r2, r3, #1
 800eae4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800eae8:	bf88      	it	hi
 800eaea:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800eaee:	4627      	mov	r7, r4
 800eaf0:	bf82      	ittt	hi
 800eaf2:	eb03 0905 	addhi.w	r9, r3, r5
 800eaf6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800eafa:	60a3      	strhi	r3, [r4, #8]
 800eafc:	f857 3b1c 	ldr.w	r3, [r7], #28
 800eb00:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800eb04:	bf98      	it	ls
 800eb06:	f04f 0900 	movls.w	r9, #0
 800eb0a:	6023      	str	r3, [r4, #0]
 800eb0c:	463d      	mov	r5, r7
 800eb0e:	f04f 0b00 	mov.w	fp, #0
 800eb12:	6831      	ldr	r1, [r6, #0]
 800eb14:	ab03      	add	r3, sp, #12
 800eb16:	7809      	ldrb	r1, [r1, #0]
 800eb18:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800eb1c:	2202      	movs	r2, #2
 800eb1e:	f7f1 fbdf 	bl	80002e0 <memchr>
 800eb22:	b328      	cbz	r0, 800eb70 <_scanf_i+0xb8>
 800eb24:	f1bb 0f01 	cmp.w	fp, #1
 800eb28:	d159      	bne.n	800ebde <_scanf_i+0x126>
 800eb2a:	6862      	ldr	r2, [r4, #4]
 800eb2c:	b92a      	cbnz	r2, 800eb3a <_scanf_i+0x82>
 800eb2e:	6822      	ldr	r2, [r4, #0]
 800eb30:	2108      	movs	r1, #8
 800eb32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800eb36:	6061      	str	r1, [r4, #4]
 800eb38:	6022      	str	r2, [r4, #0]
 800eb3a:	6822      	ldr	r2, [r4, #0]
 800eb3c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800eb40:	6022      	str	r2, [r4, #0]
 800eb42:	68a2      	ldr	r2, [r4, #8]
 800eb44:	1e51      	subs	r1, r2, #1
 800eb46:	60a1      	str	r1, [r4, #8]
 800eb48:	b192      	cbz	r2, 800eb70 <_scanf_i+0xb8>
 800eb4a:	6832      	ldr	r2, [r6, #0]
 800eb4c:	1c51      	adds	r1, r2, #1
 800eb4e:	6031      	str	r1, [r6, #0]
 800eb50:	7812      	ldrb	r2, [r2, #0]
 800eb52:	f805 2b01 	strb.w	r2, [r5], #1
 800eb56:	6872      	ldr	r2, [r6, #4]
 800eb58:	3a01      	subs	r2, #1
 800eb5a:	2a00      	cmp	r2, #0
 800eb5c:	6072      	str	r2, [r6, #4]
 800eb5e:	dc07      	bgt.n	800eb70 <_scanf_i+0xb8>
 800eb60:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800eb64:	4631      	mov	r1, r6
 800eb66:	4650      	mov	r0, sl
 800eb68:	4790      	blx	r2
 800eb6a:	2800      	cmp	r0, #0
 800eb6c:	f040 8085 	bne.w	800ec7a <_scanf_i+0x1c2>
 800eb70:	f10b 0b01 	add.w	fp, fp, #1
 800eb74:	f1bb 0f03 	cmp.w	fp, #3
 800eb78:	d1cb      	bne.n	800eb12 <_scanf_i+0x5a>
 800eb7a:	6863      	ldr	r3, [r4, #4]
 800eb7c:	b90b      	cbnz	r3, 800eb82 <_scanf_i+0xca>
 800eb7e:	230a      	movs	r3, #10
 800eb80:	6063      	str	r3, [r4, #4]
 800eb82:	6863      	ldr	r3, [r4, #4]
 800eb84:	4945      	ldr	r1, [pc, #276]	@ (800ec9c <_scanf_i+0x1e4>)
 800eb86:	6960      	ldr	r0, [r4, #20]
 800eb88:	1ac9      	subs	r1, r1, r3
 800eb8a:	f000 f997 	bl	800eebc <__sccl>
 800eb8e:	f04f 0b00 	mov.w	fp, #0
 800eb92:	68a3      	ldr	r3, [r4, #8]
 800eb94:	6822      	ldr	r2, [r4, #0]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d03d      	beq.n	800ec16 <_scanf_i+0x15e>
 800eb9a:	6831      	ldr	r1, [r6, #0]
 800eb9c:	6960      	ldr	r0, [r4, #20]
 800eb9e:	f891 c000 	ldrb.w	ip, [r1]
 800eba2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d035      	beq.n	800ec16 <_scanf_i+0x15e>
 800ebaa:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ebae:	d124      	bne.n	800ebfa <_scanf_i+0x142>
 800ebb0:	0510      	lsls	r0, r2, #20
 800ebb2:	d522      	bpl.n	800ebfa <_scanf_i+0x142>
 800ebb4:	f10b 0b01 	add.w	fp, fp, #1
 800ebb8:	f1b9 0f00 	cmp.w	r9, #0
 800ebbc:	d003      	beq.n	800ebc6 <_scanf_i+0x10e>
 800ebbe:	3301      	adds	r3, #1
 800ebc0:	f109 39ff 	add.w	r9, r9, #4294967295
 800ebc4:	60a3      	str	r3, [r4, #8]
 800ebc6:	6873      	ldr	r3, [r6, #4]
 800ebc8:	3b01      	subs	r3, #1
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	6073      	str	r3, [r6, #4]
 800ebce:	dd1b      	ble.n	800ec08 <_scanf_i+0x150>
 800ebd0:	6833      	ldr	r3, [r6, #0]
 800ebd2:	3301      	adds	r3, #1
 800ebd4:	6033      	str	r3, [r6, #0]
 800ebd6:	68a3      	ldr	r3, [r4, #8]
 800ebd8:	3b01      	subs	r3, #1
 800ebda:	60a3      	str	r3, [r4, #8]
 800ebdc:	e7d9      	b.n	800eb92 <_scanf_i+0xda>
 800ebde:	f1bb 0f02 	cmp.w	fp, #2
 800ebe2:	d1ae      	bne.n	800eb42 <_scanf_i+0x8a>
 800ebe4:	6822      	ldr	r2, [r4, #0]
 800ebe6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ebea:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ebee:	d1c4      	bne.n	800eb7a <_scanf_i+0xc2>
 800ebf0:	2110      	movs	r1, #16
 800ebf2:	6061      	str	r1, [r4, #4]
 800ebf4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ebf8:	e7a2      	b.n	800eb40 <_scanf_i+0x88>
 800ebfa:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ebfe:	6022      	str	r2, [r4, #0]
 800ec00:	780b      	ldrb	r3, [r1, #0]
 800ec02:	f805 3b01 	strb.w	r3, [r5], #1
 800ec06:	e7de      	b.n	800ebc6 <_scanf_i+0x10e>
 800ec08:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ec0c:	4631      	mov	r1, r6
 800ec0e:	4650      	mov	r0, sl
 800ec10:	4798      	blx	r3
 800ec12:	2800      	cmp	r0, #0
 800ec14:	d0df      	beq.n	800ebd6 <_scanf_i+0x11e>
 800ec16:	6823      	ldr	r3, [r4, #0]
 800ec18:	05d9      	lsls	r1, r3, #23
 800ec1a:	d50d      	bpl.n	800ec38 <_scanf_i+0x180>
 800ec1c:	42bd      	cmp	r5, r7
 800ec1e:	d909      	bls.n	800ec34 <_scanf_i+0x17c>
 800ec20:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ec24:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ec28:	4632      	mov	r2, r6
 800ec2a:	4650      	mov	r0, sl
 800ec2c:	4798      	blx	r3
 800ec2e:	f105 39ff 	add.w	r9, r5, #4294967295
 800ec32:	464d      	mov	r5, r9
 800ec34:	42bd      	cmp	r5, r7
 800ec36:	d028      	beq.n	800ec8a <_scanf_i+0x1d2>
 800ec38:	6822      	ldr	r2, [r4, #0]
 800ec3a:	f012 0210 	ands.w	r2, r2, #16
 800ec3e:	d113      	bne.n	800ec68 <_scanf_i+0x1b0>
 800ec40:	702a      	strb	r2, [r5, #0]
 800ec42:	6863      	ldr	r3, [r4, #4]
 800ec44:	9e01      	ldr	r6, [sp, #4]
 800ec46:	4639      	mov	r1, r7
 800ec48:	4650      	mov	r0, sl
 800ec4a:	47b0      	blx	r6
 800ec4c:	f8d8 3000 	ldr.w	r3, [r8]
 800ec50:	6821      	ldr	r1, [r4, #0]
 800ec52:	1d1a      	adds	r2, r3, #4
 800ec54:	f8c8 2000 	str.w	r2, [r8]
 800ec58:	f011 0f20 	tst.w	r1, #32
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	d00f      	beq.n	800ec80 <_scanf_i+0x1c8>
 800ec60:	6018      	str	r0, [r3, #0]
 800ec62:	68e3      	ldr	r3, [r4, #12]
 800ec64:	3301      	adds	r3, #1
 800ec66:	60e3      	str	r3, [r4, #12]
 800ec68:	6923      	ldr	r3, [r4, #16]
 800ec6a:	1bed      	subs	r5, r5, r7
 800ec6c:	445d      	add	r5, fp
 800ec6e:	442b      	add	r3, r5
 800ec70:	6123      	str	r3, [r4, #16]
 800ec72:	2000      	movs	r0, #0
 800ec74:	b007      	add	sp, #28
 800ec76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec7a:	f04f 0b00 	mov.w	fp, #0
 800ec7e:	e7ca      	b.n	800ec16 <_scanf_i+0x15e>
 800ec80:	07ca      	lsls	r2, r1, #31
 800ec82:	bf4c      	ite	mi
 800ec84:	8018      	strhmi	r0, [r3, #0]
 800ec86:	6018      	strpl	r0, [r3, #0]
 800ec88:	e7eb      	b.n	800ec62 <_scanf_i+0x1aa>
 800ec8a:	2001      	movs	r0, #1
 800ec8c:	e7f2      	b.n	800ec74 <_scanf_i+0x1bc>
 800ec8e:	bf00      	nop
 800ec90:	0800f84c 	.word	0x0800f84c
 800ec94:	0800f175 	.word	0x0800f175
 800ec98:	0800f255 	.word	0x0800f255
 800ec9c:	0800fad8 	.word	0x0800fad8

0800eca0 <__sflush_r>:
 800eca0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eca8:	0716      	lsls	r6, r2, #28
 800ecaa:	4605      	mov	r5, r0
 800ecac:	460c      	mov	r4, r1
 800ecae:	d454      	bmi.n	800ed5a <__sflush_r+0xba>
 800ecb0:	684b      	ldr	r3, [r1, #4]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	dc02      	bgt.n	800ecbc <__sflush_r+0x1c>
 800ecb6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	dd48      	ble.n	800ed4e <__sflush_r+0xae>
 800ecbc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecbe:	2e00      	cmp	r6, #0
 800ecc0:	d045      	beq.n	800ed4e <__sflush_r+0xae>
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ecc8:	682f      	ldr	r7, [r5, #0]
 800ecca:	6a21      	ldr	r1, [r4, #32]
 800eccc:	602b      	str	r3, [r5, #0]
 800ecce:	d030      	beq.n	800ed32 <__sflush_r+0x92>
 800ecd0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ecd2:	89a3      	ldrh	r3, [r4, #12]
 800ecd4:	0759      	lsls	r1, r3, #29
 800ecd6:	d505      	bpl.n	800ece4 <__sflush_r+0x44>
 800ecd8:	6863      	ldr	r3, [r4, #4]
 800ecda:	1ad2      	subs	r2, r2, r3
 800ecdc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ecde:	b10b      	cbz	r3, 800ece4 <__sflush_r+0x44>
 800ece0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ece2:	1ad2      	subs	r2, r2, r3
 800ece4:	2300      	movs	r3, #0
 800ece6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ece8:	6a21      	ldr	r1, [r4, #32]
 800ecea:	4628      	mov	r0, r5
 800ecec:	47b0      	blx	r6
 800ecee:	1c43      	adds	r3, r0, #1
 800ecf0:	89a3      	ldrh	r3, [r4, #12]
 800ecf2:	d106      	bne.n	800ed02 <__sflush_r+0x62>
 800ecf4:	6829      	ldr	r1, [r5, #0]
 800ecf6:	291d      	cmp	r1, #29
 800ecf8:	d82b      	bhi.n	800ed52 <__sflush_r+0xb2>
 800ecfa:	4a2a      	ldr	r2, [pc, #168]	@ (800eda4 <__sflush_r+0x104>)
 800ecfc:	40ca      	lsrs	r2, r1
 800ecfe:	07d6      	lsls	r6, r2, #31
 800ed00:	d527      	bpl.n	800ed52 <__sflush_r+0xb2>
 800ed02:	2200      	movs	r2, #0
 800ed04:	6062      	str	r2, [r4, #4]
 800ed06:	04d9      	lsls	r1, r3, #19
 800ed08:	6922      	ldr	r2, [r4, #16]
 800ed0a:	6022      	str	r2, [r4, #0]
 800ed0c:	d504      	bpl.n	800ed18 <__sflush_r+0x78>
 800ed0e:	1c42      	adds	r2, r0, #1
 800ed10:	d101      	bne.n	800ed16 <__sflush_r+0x76>
 800ed12:	682b      	ldr	r3, [r5, #0]
 800ed14:	b903      	cbnz	r3, 800ed18 <__sflush_r+0x78>
 800ed16:	6560      	str	r0, [r4, #84]	@ 0x54
 800ed18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed1a:	602f      	str	r7, [r5, #0]
 800ed1c:	b1b9      	cbz	r1, 800ed4e <__sflush_r+0xae>
 800ed1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed22:	4299      	cmp	r1, r3
 800ed24:	d002      	beq.n	800ed2c <__sflush_r+0x8c>
 800ed26:	4628      	mov	r0, r5
 800ed28:	f7fe fe18 	bl	800d95c <_free_r>
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed30:	e00d      	b.n	800ed4e <__sflush_r+0xae>
 800ed32:	2301      	movs	r3, #1
 800ed34:	4628      	mov	r0, r5
 800ed36:	47b0      	blx	r6
 800ed38:	4602      	mov	r2, r0
 800ed3a:	1c50      	adds	r0, r2, #1
 800ed3c:	d1c9      	bne.n	800ecd2 <__sflush_r+0x32>
 800ed3e:	682b      	ldr	r3, [r5, #0]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d0c6      	beq.n	800ecd2 <__sflush_r+0x32>
 800ed44:	2b1d      	cmp	r3, #29
 800ed46:	d001      	beq.n	800ed4c <__sflush_r+0xac>
 800ed48:	2b16      	cmp	r3, #22
 800ed4a:	d11e      	bne.n	800ed8a <__sflush_r+0xea>
 800ed4c:	602f      	str	r7, [r5, #0]
 800ed4e:	2000      	movs	r0, #0
 800ed50:	e022      	b.n	800ed98 <__sflush_r+0xf8>
 800ed52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed56:	b21b      	sxth	r3, r3
 800ed58:	e01b      	b.n	800ed92 <__sflush_r+0xf2>
 800ed5a:	690f      	ldr	r7, [r1, #16]
 800ed5c:	2f00      	cmp	r7, #0
 800ed5e:	d0f6      	beq.n	800ed4e <__sflush_r+0xae>
 800ed60:	0793      	lsls	r3, r2, #30
 800ed62:	680e      	ldr	r6, [r1, #0]
 800ed64:	bf08      	it	eq
 800ed66:	694b      	ldreq	r3, [r1, #20]
 800ed68:	600f      	str	r7, [r1, #0]
 800ed6a:	bf18      	it	ne
 800ed6c:	2300      	movne	r3, #0
 800ed6e:	eba6 0807 	sub.w	r8, r6, r7
 800ed72:	608b      	str	r3, [r1, #8]
 800ed74:	f1b8 0f00 	cmp.w	r8, #0
 800ed78:	dde9      	ble.n	800ed4e <__sflush_r+0xae>
 800ed7a:	6a21      	ldr	r1, [r4, #32]
 800ed7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ed7e:	4643      	mov	r3, r8
 800ed80:	463a      	mov	r2, r7
 800ed82:	4628      	mov	r0, r5
 800ed84:	47b0      	blx	r6
 800ed86:	2800      	cmp	r0, #0
 800ed88:	dc08      	bgt.n	800ed9c <__sflush_r+0xfc>
 800ed8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed92:	81a3      	strh	r3, [r4, #12]
 800ed94:	f04f 30ff 	mov.w	r0, #4294967295
 800ed98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed9c:	4407      	add	r7, r0
 800ed9e:	eba8 0800 	sub.w	r8, r8, r0
 800eda2:	e7e7      	b.n	800ed74 <__sflush_r+0xd4>
 800eda4:	20400001 	.word	0x20400001

0800eda8 <_fflush_r>:
 800eda8:	b538      	push	{r3, r4, r5, lr}
 800edaa:	690b      	ldr	r3, [r1, #16]
 800edac:	4605      	mov	r5, r0
 800edae:	460c      	mov	r4, r1
 800edb0:	b913      	cbnz	r3, 800edb8 <_fflush_r+0x10>
 800edb2:	2500      	movs	r5, #0
 800edb4:	4628      	mov	r0, r5
 800edb6:	bd38      	pop	{r3, r4, r5, pc}
 800edb8:	b118      	cbz	r0, 800edc2 <_fflush_r+0x1a>
 800edba:	6a03      	ldr	r3, [r0, #32]
 800edbc:	b90b      	cbnz	r3, 800edc2 <_fflush_r+0x1a>
 800edbe:	f7fd fd2d 	bl	800c81c <__sinit>
 800edc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d0f3      	beq.n	800edb2 <_fflush_r+0xa>
 800edca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800edcc:	07d0      	lsls	r0, r2, #31
 800edce:	d404      	bmi.n	800edda <_fflush_r+0x32>
 800edd0:	0599      	lsls	r1, r3, #22
 800edd2:	d402      	bmi.n	800edda <_fflush_r+0x32>
 800edd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edd6:	f7fd ffc8 	bl	800cd6a <__retarget_lock_acquire_recursive>
 800edda:	4628      	mov	r0, r5
 800eddc:	4621      	mov	r1, r4
 800edde:	f7ff ff5f 	bl	800eca0 <__sflush_r>
 800ede2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ede4:	07da      	lsls	r2, r3, #31
 800ede6:	4605      	mov	r5, r0
 800ede8:	d4e4      	bmi.n	800edb4 <_fflush_r+0xc>
 800edea:	89a3      	ldrh	r3, [r4, #12]
 800edec:	059b      	lsls	r3, r3, #22
 800edee:	d4e1      	bmi.n	800edb4 <_fflush_r+0xc>
 800edf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edf2:	f7fd ffbb 	bl	800cd6c <__retarget_lock_release_recursive>
 800edf6:	e7dd      	b.n	800edb4 <_fflush_r+0xc>

0800edf8 <__swhatbuf_r>:
 800edf8:	b570      	push	{r4, r5, r6, lr}
 800edfa:	460c      	mov	r4, r1
 800edfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee00:	2900      	cmp	r1, #0
 800ee02:	b096      	sub	sp, #88	@ 0x58
 800ee04:	4615      	mov	r5, r2
 800ee06:	461e      	mov	r6, r3
 800ee08:	da0d      	bge.n	800ee26 <__swhatbuf_r+0x2e>
 800ee0a:	89a3      	ldrh	r3, [r4, #12]
 800ee0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ee10:	f04f 0100 	mov.w	r1, #0
 800ee14:	bf14      	ite	ne
 800ee16:	2340      	movne	r3, #64	@ 0x40
 800ee18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ee1c:	2000      	movs	r0, #0
 800ee1e:	6031      	str	r1, [r6, #0]
 800ee20:	602b      	str	r3, [r5, #0]
 800ee22:	b016      	add	sp, #88	@ 0x58
 800ee24:	bd70      	pop	{r4, r5, r6, pc}
 800ee26:	466a      	mov	r2, sp
 800ee28:	f000 f8d6 	bl	800efd8 <_fstat_r>
 800ee2c:	2800      	cmp	r0, #0
 800ee2e:	dbec      	blt.n	800ee0a <__swhatbuf_r+0x12>
 800ee30:	9901      	ldr	r1, [sp, #4]
 800ee32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ee36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ee3a:	4259      	negs	r1, r3
 800ee3c:	4159      	adcs	r1, r3
 800ee3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee42:	e7eb      	b.n	800ee1c <__swhatbuf_r+0x24>

0800ee44 <__smakebuf_r>:
 800ee44:	898b      	ldrh	r3, [r1, #12]
 800ee46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee48:	079d      	lsls	r5, r3, #30
 800ee4a:	4606      	mov	r6, r0
 800ee4c:	460c      	mov	r4, r1
 800ee4e:	d507      	bpl.n	800ee60 <__smakebuf_r+0x1c>
 800ee50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ee54:	6023      	str	r3, [r4, #0]
 800ee56:	6123      	str	r3, [r4, #16]
 800ee58:	2301      	movs	r3, #1
 800ee5a:	6163      	str	r3, [r4, #20]
 800ee5c:	b003      	add	sp, #12
 800ee5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee60:	ab01      	add	r3, sp, #4
 800ee62:	466a      	mov	r2, sp
 800ee64:	f7ff ffc8 	bl	800edf8 <__swhatbuf_r>
 800ee68:	9f00      	ldr	r7, [sp, #0]
 800ee6a:	4605      	mov	r5, r0
 800ee6c:	4639      	mov	r1, r7
 800ee6e:	4630      	mov	r0, r6
 800ee70:	f7fc ff50 	bl	800bd14 <_malloc_r>
 800ee74:	b948      	cbnz	r0, 800ee8a <__smakebuf_r+0x46>
 800ee76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee7a:	059a      	lsls	r2, r3, #22
 800ee7c:	d4ee      	bmi.n	800ee5c <__smakebuf_r+0x18>
 800ee7e:	f023 0303 	bic.w	r3, r3, #3
 800ee82:	f043 0302 	orr.w	r3, r3, #2
 800ee86:	81a3      	strh	r3, [r4, #12]
 800ee88:	e7e2      	b.n	800ee50 <__smakebuf_r+0xc>
 800ee8a:	89a3      	ldrh	r3, [r4, #12]
 800ee8c:	6020      	str	r0, [r4, #0]
 800ee8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee92:	81a3      	strh	r3, [r4, #12]
 800ee94:	9b01      	ldr	r3, [sp, #4]
 800ee96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ee9a:	b15b      	cbz	r3, 800eeb4 <__smakebuf_r+0x70>
 800ee9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eea0:	4630      	mov	r0, r6
 800eea2:	f000 f8ab 	bl	800effc <_isatty_r>
 800eea6:	b128      	cbz	r0, 800eeb4 <__smakebuf_r+0x70>
 800eea8:	89a3      	ldrh	r3, [r4, #12]
 800eeaa:	f023 0303 	bic.w	r3, r3, #3
 800eeae:	f043 0301 	orr.w	r3, r3, #1
 800eeb2:	81a3      	strh	r3, [r4, #12]
 800eeb4:	89a3      	ldrh	r3, [r4, #12]
 800eeb6:	431d      	orrs	r5, r3
 800eeb8:	81a5      	strh	r5, [r4, #12]
 800eeba:	e7cf      	b.n	800ee5c <__smakebuf_r+0x18>

0800eebc <__sccl>:
 800eebc:	b570      	push	{r4, r5, r6, lr}
 800eebe:	780b      	ldrb	r3, [r1, #0]
 800eec0:	4604      	mov	r4, r0
 800eec2:	2b5e      	cmp	r3, #94	@ 0x5e
 800eec4:	bf0b      	itete	eq
 800eec6:	784b      	ldrbeq	r3, [r1, #1]
 800eec8:	1c4a      	addne	r2, r1, #1
 800eeca:	1c8a      	addeq	r2, r1, #2
 800eecc:	2100      	movne	r1, #0
 800eece:	bf08      	it	eq
 800eed0:	2101      	moveq	r1, #1
 800eed2:	3801      	subs	r0, #1
 800eed4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800eed8:	f800 1f01 	strb.w	r1, [r0, #1]!
 800eedc:	42a8      	cmp	r0, r5
 800eede:	d1fb      	bne.n	800eed8 <__sccl+0x1c>
 800eee0:	b90b      	cbnz	r3, 800eee6 <__sccl+0x2a>
 800eee2:	1e50      	subs	r0, r2, #1
 800eee4:	bd70      	pop	{r4, r5, r6, pc}
 800eee6:	f081 0101 	eor.w	r1, r1, #1
 800eeea:	54e1      	strb	r1, [r4, r3]
 800eeec:	4610      	mov	r0, r2
 800eeee:	4602      	mov	r2, r0
 800eef0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800eef4:	2d2d      	cmp	r5, #45	@ 0x2d
 800eef6:	d005      	beq.n	800ef04 <__sccl+0x48>
 800eef8:	2d5d      	cmp	r5, #93	@ 0x5d
 800eefa:	d016      	beq.n	800ef2a <__sccl+0x6e>
 800eefc:	2d00      	cmp	r5, #0
 800eefe:	d0f1      	beq.n	800eee4 <__sccl+0x28>
 800ef00:	462b      	mov	r3, r5
 800ef02:	e7f2      	b.n	800eeea <__sccl+0x2e>
 800ef04:	7846      	ldrb	r6, [r0, #1]
 800ef06:	2e5d      	cmp	r6, #93	@ 0x5d
 800ef08:	d0fa      	beq.n	800ef00 <__sccl+0x44>
 800ef0a:	42b3      	cmp	r3, r6
 800ef0c:	dcf8      	bgt.n	800ef00 <__sccl+0x44>
 800ef0e:	3002      	adds	r0, #2
 800ef10:	461a      	mov	r2, r3
 800ef12:	3201      	adds	r2, #1
 800ef14:	4296      	cmp	r6, r2
 800ef16:	54a1      	strb	r1, [r4, r2]
 800ef18:	dcfb      	bgt.n	800ef12 <__sccl+0x56>
 800ef1a:	1af2      	subs	r2, r6, r3
 800ef1c:	3a01      	subs	r2, #1
 800ef1e:	1c5d      	adds	r5, r3, #1
 800ef20:	42b3      	cmp	r3, r6
 800ef22:	bfa8      	it	ge
 800ef24:	2200      	movge	r2, #0
 800ef26:	18ab      	adds	r3, r5, r2
 800ef28:	e7e1      	b.n	800eeee <__sccl+0x32>
 800ef2a:	4610      	mov	r0, r2
 800ef2c:	e7da      	b.n	800eee4 <__sccl+0x28>

0800ef2e <__submore>:
 800ef2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef32:	460c      	mov	r4, r1
 800ef34:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ef36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ef3a:	4299      	cmp	r1, r3
 800ef3c:	d11d      	bne.n	800ef7a <__submore+0x4c>
 800ef3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ef42:	f7fc fee7 	bl	800bd14 <_malloc_r>
 800ef46:	b918      	cbnz	r0, 800ef50 <__submore+0x22>
 800ef48:	f04f 30ff 	mov.w	r0, #4294967295
 800ef4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ef54:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ef56:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ef5a:	6360      	str	r0, [r4, #52]	@ 0x34
 800ef5c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800ef60:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ef64:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ef68:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ef6c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ef70:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ef74:	6020      	str	r0, [r4, #0]
 800ef76:	2000      	movs	r0, #0
 800ef78:	e7e8      	b.n	800ef4c <__submore+0x1e>
 800ef7a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800ef7c:	0077      	lsls	r7, r6, #1
 800ef7e:	463a      	mov	r2, r7
 800ef80:	f7fc ff5c 	bl	800be3c <_realloc_r>
 800ef84:	4605      	mov	r5, r0
 800ef86:	2800      	cmp	r0, #0
 800ef88:	d0de      	beq.n	800ef48 <__submore+0x1a>
 800ef8a:	eb00 0806 	add.w	r8, r0, r6
 800ef8e:	4601      	mov	r1, r0
 800ef90:	4632      	mov	r2, r6
 800ef92:	4640      	mov	r0, r8
 800ef94:	f7fd feeb 	bl	800cd6e <memcpy>
 800ef98:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800ef9c:	f8c4 8000 	str.w	r8, [r4]
 800efa0:	e7e9      	b.n	800ef76 <__submore+0x48>

0800efa2 <memmove>:
 800efa2:	4288      	cmp	r0, r1
 800efa4:	b510      	push	{r4, lr}
 800efa6:	eb01 0402 	add.w	r4, r1, r2
 800efaa:	d902      	bls.n	800efb2 <memmove+0x10>
 800efac:	4284      	cmp	r4, r0
 800efae:	4623      	mov	r3, r4
 800efb0:	d807      	bhi.n	800efc2 <memmove+0x20>
 800efb2:	1e43      	subs	r3, r0, #1
 800efb4:	42a1      	cmp	r1, r4
 800efb6:	d008      	beq.n	800efca <memmove+0x28>
 800efb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800efbc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800efc0:	e7f8      	b.n	800efb4 <memmove+0x12>
 800efc2:	4402      	add	r2, r0
 800efc4:	4601      	mov	r1, r0
 800efc6:	428a      	cmp	r2, r1
 800efc8:	d100      	bne.n	800efcc <memmove+0x2a>
 800efca:	bd10      	pop	{r4, pc}
 800efcc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800efd0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800efd4:	e7f7      	b.n	800efc6 <memmove+0x24>
	...

0800efd8 <_fstat_r>:
 800efd8:	b538      	push	{r3, r4, r5, lr}
 800efda:	4d07      	ldr	r5, [pc, #28]	@ (800eff8 <_fstat_r+0x20>)
 800efdc:	2300      	movs	r3, #0
 800efde:	4604      	mov	r4, r0
 800efe0:	4608      	mov	r0, r1
 800efe2:	4611      	mov	r1, r2
 800efe4:	602b      	str	r3, [r5, #0]
 800efe6:	f7f3 ffc9 	bl	8002f7c <_fstat>
 800efea:	1c43      	adds	r3, r0, #1
 800efec:	d102      	bne.n	800eff4 <_fstat_r+0x1c>
 800efee:	682b      	ldr	r3, [r5, #0]
 800eff0:	b103      	cbz	r3, 800eff4 <_fstat_r+0x1c>
 800eff2:	6023      	str	r3, [r4, #0]
 800eff4:	bd38      	pop	{r3, r4, r5, pc}
 800eff6:	bf00      	nop
 800eff8:	24000940 	.word	0x24000940

0800effc <_isatty_r>:
 800effc:	b538      	push	{r3, r4, r5, lr}
 800effe:	4d06      	ldr	r5, [pc, #24]	@ (800f018 <_isatty_r+0x1c>)
 800f000:	2300      	movs	r3, #0
 800f002:	4604      	mov	r4, r0
 800f004:	4608      	mov	r0, r1
 800f006:	602b      	str	r3, [r5, #0]
 800f008:	f7f3 ffc8 	bl	8002f9c <_isatty>
 800f00c:	1c43      	adds	r3, r0, #1
 800f00e:	d102      	bne.n	800f016 <_isatty_r+0x1a>
 800f010:	682b      	ldr	r3, [r5, #0]
 800f012:	b103      	cbz	r3, 800f016 <_isatty_r+0x1a>
 800f014:	6023      	str	r3, [r4, #0]
 800f016:	bd38      	pop	{r3, r4, r5, pc}
 800f018:	24000940 	.word	0x24000940

0800f01c <__assert_func>:
 800f01c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f01e:	4614      	mov	r4, r2
 800f020:	461a      	mov	r2, r3
 800f022:	4b09      	ldr	r3, [pc, #36]	@ (800f048 <__assert_func+0x2c>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	4605      	mov	r5, r0
 800f028:	68d8      	ldr	r0, [r3, #12]
 800f02a:	b14c      	cbz	r4, 800f040 <__assert_func+0x24>
 800f02c:	4b07      	ldr	r3, [pc, #28]	@ (800f04c <__assert_func+0x30>)
 800f02e:	9100      	str	r1, [sp, #0]
 800f030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f034:	4906      	ldr	r1, [pc, #24]	@ (800f050 <__assert_func+0x34>)
 800f036:	462b      	mov	r3, r5
 800f038:	f000 f90e 	bl	800f258 <fiprintf>
 800f03c:	f000 f91e 	bl	800f27c <abort>
 800f040:	4b04      	ldr	r3, [pc, #16]	@ (800f054 <__assert_func+0x38>)
 800f042:	461c      	mov	r4, r3
 800f044:	e7f3      	b.n	800f02e <__assert_func+0x12>
 800f046:	bf00      	nop
 800f048:	240001d4 	.word	0x240001d4
 800f04c:	0800fae3 	.word	0x0800fae3
 800f050:	0800faf0 	.word	0x0800faf0
 800f054:	0800fb1e 	.word	0x0800fb1e

0800f058 <_calloc_r>:
 800f058:	b570      	push	{r4, r5, r6, lr}
 800f05a:	fba1 5402 	umull	r5, r4, r1, r2
 800f05e:	b934      	cbnz	r4, 800f06e <_calloc_r+0x16>
 800f060:	4629      	mov	r1, r5
 800f062:	f7fc fe57 	bl	800bd14 <_malloc_r>
 800f066:	4606      	mov	r6, r0
 800f068:	b928      	cbnz	r0, 800f076 <_calloc_r+0x1e>
 800f06a:	4630      	mov	r0, r6
 800f06c:	bd70      	pop	{r4, r5, r6, pc}
 800f06e:	220c      	movs	r2, #12
 800f070:	6002      	str	r2, [r0, #0]
 800f072:	2600      	movs	r6, #0
 800f074:	e7f9      	b.n	800f06a <_calloc_r+0x12>
 800f076:	462a      	mov	r2, r5
 800f078:	4621      	mov	r1, r4
 800f07a:	f7fd fdd3 	bl	800cc24 <memset>
 800f07e:	e7f4      	b.n	800f06a <_calloc_r+0x12>

0800f080 <_strtol_l.isra.0>:
 800f080:	2b24      	cmp	r3, #36	@ 0x24
 800f082:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f086:	4686      	mov	lr, r0
 800f088:	4690      	mov	r8, r2
 800f08a:	d801      	bhi.n	800f090 <_strtol_l.isra.0+0x10>
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	d106      	bne.n	800f09e <_strtol_l.isra.0+0x1e>
 800f090:	f7fd fe40 	bl	800cd14 <__errno>
 800f094:	2316      	movs	r3, #22
 800f096:	6003      	str	r3, [r0, #0]
 800f098:	2000      	movs	r0, #0
 800f09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f09e:	4834      	ldr	r0, [pc, #208]	@ (800f170 <_strtol_l.isra.0+0xf0>)
 800f0a0:	460d      	mov	r5, r1
 800f0a2:	462a      	mov	r2, r5
 800f0a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f0a8:	5d06      	ldrb	r6, [r0, r4]
 800f0aa:	f016 0608 	ands.w	r6, r6, #8
 800f0ae:	d1f8      	bne.n	800f0a2 <_strtol_l.isra.0+0x22>
 800f0b0:	2c2d      	cmp	r4, #45	@ 0x2d
 800f0b2:	d110      	bne.n	800f0d6 <_strtol_l.isra.0+0x56>
 800f0b4:	782c      	ldrb	r4, [r5, #0]
 800f0b6:	2601      	movs	r6, #1
 800f0b8:	1c95      	adds	r5, r2, #2
 800f0ba:	f033 0210 	bics.w	r2, r3, #16
 800f0be:	d115      	bne.n	800f0ec <_strtol_l.isra.0+0x6c>
 800f0c0:	2c30      	cmp	r4, #48	@ 0x30
 800f0c2:	d10d      	bne.n	800f0e0 <_strtol_l.isra.0+0x60>
 800f0c4:	782a      	ldrb	r2, [r5, #0]
 800f0c6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f0ca:	2a58      	cmp	r2, #88	@ 0x58
 800f0cc:	d108      	bne.n	800f0e0 <_strtol_l.isra.0+0x60>
 800f0ce:	786c      	ldrb	r4, [r5, #1]
 800f0d0:	3502      	adds	r5, #2
 800f0d2:	2310      	movs	r3, #16
 800f0d4:	e00a      	b.n	800f0ec <_strtol_l.isra.0+0x6c>
 800f0d6:	2c2b      	cmp	r4, #43	@ 0x2b
 800f0d8:	bf04      	itt	eq
 800f0da:	782c      	ldrbeq	r4, [r5, #0]
 800f0dc:	1c95      	addeq	r5, r2, #2
 800f0de:	e7ec      	b.n	800f0ba <_strtol_l.isra.0+0x3a>
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d1f6      	bne.n	800f0d2 <_strtol_l.isra.0+0x52>
 800f0e4:	2c30      	cmp	r4, #48	@ 0x30
 800f0e6:	bf14      	ite	ne
 800f0e8:	230a      	movne	r3, #10
 800f0ea:	2308      	moveq	r3, #8
 800f0ec:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f0f0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	fbbc f9f3 	udiv	r9, ip, r3
 800f0fa:	4610      	mov	r0, r2
 800f0fc:	fb03 ca19 	mls	sl, r3, r9, ip
 800f100:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f104:	2f09      	cmp	r7, #9
 800f106:	d80f      	bhi.n	800f128 <_strtol_l.isra.0+0xa8>
 800f108:	463c      	mov	r4, r7
 800f10a:	42a3      	cmp	r3, r4
 800f10c:	dd1b      	ble.n	800f146 <_strtol_l.isra.0+0xc6>
 800f10e:	1c57      	adds	r7, r2, #1
 800f110:	d007      	beq.n	800f122 <_strtol_l.isra.0+0xa2>
 800f112:	4581      	cmp	r9, r0
 800f114:	d314      	bcc.n	800f140 <_strtol_l.isra.0+0xc0>
 800f116:	d101      	bne.n	800f11c <_strtol_l.isra.0+0x9c>
 800f118:	45a2      	cmp	sl, r4
 800f11a:	db11      	blt.n	800f140 <_strtol_l.isra.0+0xc0>
 800f11c:	fb00 4003 	mla	r0, r0, r3, r4
 800f120:	2201      	movs	r2, #1
 800f122:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f126:	e7eb      	b.n	800f100 <_strtol_l.isra.0+0x80>
 800f128:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f12c:	2f19      	cmp	r7, #25
 800f12e:	d801      	bhi.n	800f134 <_strtol_l.isra.0+0xb4>
 800f130:	3c37      	subs	r4, #55	@ 0x37
 800f132:	e7ea      	b.n	800f10a <_strtol_l.isra.0+0x8a>
 800f134:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f138:	2f19      	cmp	r7, #25
 800f13a:	d804      	bhi.n	800f146 <_strtol_l.isra.0+0xc6>
 800f13c:	3c57      	subs	r4, #87	@ 0x57
 800f13e:	e7e4      	b.n	800f10a <_strtol_l.isra.0+0x8a>
 800f140:	f04f 32ff 	mov.w	r2, #4294967295
 800f144:	e7ed      	b.n	800f122 <_strtol_l.isra.0+0xa2>
 800f146:	1c53      	adds	r3, r2, #1
 800f148:	d108      	bne.n	800f15c <_strtol_l.isra.0+0xdc>
 800f14a:	2322      	movs	r3, #34	@ 0x22
 800f14c:	f8ce 3000 	str.w	r3, [lr]
 800f150:	4660      	mov	r0, ip
 800f152:	f1b8 0f00 	cmp.w	r8, #0
 800f156:	d0a0      	beq.n	800f09a <_strtol_l.isra.0+0x1a>
 800f158:	1e69      	subs	r1, r5, #1
 800f15a:	e006      	b.n	800f16a <_strtol_l.isra.0+0xea>
 800f15c:	b106      	cbz	r6, 800f160 <_strtol_l.isra.0+0xe0>
 800f15e:	4240      	negs	r0, r0
 800f160:	f1b8 0f00 	cmp.w	r8, #0
 800f164:	d099      	beq.n	800f09a <_strtol_l.isra.0+0x1a>
 800f166:	2a00      	cmp	r2, #0
 800f168:	d1f6      	bne.n	800f158 <_strtol_l.isra.0+0xd8>
 800f16a:	f8c8 1000 	str.w	r1, [r8]
 800f16e:	e794      	b.n	800f09a <_strtol_l.isra.0+0x1a>
 800f170:	0800f895 	.word	0x0800f895

0800f174 <_strtol_r>:
 800f174:	f7ff bf84 	b.w	800f080 <_strtol_l.isra.0>

0800f178 <_strtoul_l.isra.0>:
 800f178:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f17c:	4e34      	ldr	r6, [pc, #208]	@ (800f250 <_strtoul_l.isra.0+0xd8>)
 800f17e:	4686      	mov	lr, r0
 800f180:	460d      	mov	r5, r1
 800f182:	4628      	mov	r0, r5
 800f184:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f188:	5d37      	ldrb	r7, [r6, r4]
 800f18a:	f017 0708 	ands.w	r7, r7, #8
 800f18e:	d1f8      	bne.n	800f182 <_strtoul_l.isra.0+0xa>
 800f190:	2c2d      	cmp	r4, #45	@ 0x2d
 800f192:	d110      	bne.n	800f1b6 <_strtoul_l.isra.0+0x3e>
 800f194:	782c      	ldrb	r4, [r5, #0]
 800f196:	2701      	movs	r7, #1
 800f198:	1c85      	adds	r5, r0, #2
 800f19a:	f033 0010 	bics.w	r0, r3, #16
 800f19e:	d115      	bne.n	800f1cc <_strtoul_l.isra.0+0x54>
 800f1a0:	2c30      	cmp	r4, #48	@ 0x30
 800f1a2:	d10d      	bne.n	800f1c0 <_strtoul_l.isra.0+0x48>
 800f1a4:	7828      	ldrb	r0, [r5, #0]
 800f1a6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800f1aa:	2858      	cmp	r0, #88	@ 0x58
 800f1ac:	d108      	bne.n	800f1c0 <_strtoul_l.isra.0+0x48>
 800f1ae:	786c      	ldrb	r4, [r5, #1]
 800f1b0:	3502      	adds	r5, #2
 800f1b2:	2310      	movs	r3, #16
 800f1b4:	e00a      	b.n	800f1cc <_strtoul_l.isra.0+0x54>
 800f1b6:	2c2b      	cmp	r4, #43	@ 0x2b
 800f1b8:	bf04      	itt	eq
 800f1ba:	782c      	ldrbeq	r4, [r5, #0]
 800f1bc:	1c85      	addeq	r5, r0, #2
 800f1be:	e7ec      	b.n	800f19a <_strtoul_l.isra.0+0x22>
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d1f6      	bne.n	800f1b2 <_strtoul_l.isra.0+0x3a>
 800f1c4:	2c30      	cmp	r4, #48	@ 0x30
 800f1c6:	bf14      	ite	ne
 800f1c8:	230a      	movne	r3, #10
 800f1ca:	2308      	moveq	r3, #8
 800f1cc:	f04f 38ff 	mov.w	r8, #4294967295
 800f1d0:	2600      	movs	r6, #0
 800f1d2:	fbb8 f8f3 	udiv	r8, r8, r3
 800f1d6:	fb03 f908 	mul.w	r9, r3, r8
 800f1da:	ea6f 0909 	mvn.w	r9, r9
 800f1de:	4630      	mov	r0, r6
 800f1e0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800f1e4:	f1bc 0f09 	cmp.w	ip, #9
 800f1e8:	d810      	bhi.n	800f20c <_strtoul_l.isra.0+0x94>
 800f1ea:	4664      	mov	r4, ip
 800f1ec:	42a3      	cmp	r3, r4
 800f1ee:	dd1e      	ble.n	800f22e <_strtoul_l.isra.0+0xb6>
 800f1f0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800f1f4:	d007      	beq.n	800f206 <_strtoul_l.isra.0+0x8e>
 800f1f6:	4580      	cmp	r8, r0
 800f1f8:	d316      	bcc.n	800f228 <_strtoul_l.isra.0+0xb0>
 800f1fa:	d101      	bne.n	800f200 <_strtoul_l.isra.0+0x88>
 800f1fc:	45a1      	cmp	r9, r4
 800f1fe:	db13      	blt.n	800f228 <_strtoul_l.isra.0+0xb0>
 800f200:	fb00 4003 	mla	r0, r0, r3, r4
 800f204:	2601      	movs	r6, #1
 800f206:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f20a:	e7e9      	b.n	800f1e0 <_strtoul_l.isra.0+0x68>
 800f20c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800f210:	f1bc 0f19 	cmp.w	ip, #25
 800f214:	d801      	bhi.n	800f21a <_strtoul_l.isra.0+0xa2>
 800f216:	3c37      	subs	r4, #55	@ 0x37
 800f218:	e7e8      	b.n	800f1ec <_strtoul_l.isra.0+0x74>
 800f21a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800f21e:	f1bc 0f19 	cmp.w	ip, #25
 800f222:	d804      	bhi.n	800f22e <_strtoul_l.isra.0+0xb6>
 800f224:	3c57      	subs	r4, #87	@ 0x57
 800f226:	e7e1      	b.n	800f1ec <_strtoul_l.isra.0+0x74>
 800f228:	f04f 36ff 	mov.w	r6, #4294967295
 800f22c:	e7eb      	b.n	800f206 <_strtoul_l.isra.0+0x8e>
 800f22e:	1c73      	adds	r3, r6, #1
 800f230:	d106      	bne.n	800f240 <_strtoul_l.isra.0+0xc8>
 800f232:	2322      	movs	r3, #34	@ 0x22
 800f234:	f8ce 3000 	str.w	r3, [lr]
 800f238:	4630      	mov	r0, r6
 800f23a:	b932      	cbnz	r2, 800f24a <_strtoul_l.isra.0+0xd2>
 800f23c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f240:	b107      	cbz	r7, 800f244 <_strtoul_l.isra.0+0xcc>
 800f242:	4240      	negs	r0, r0
 800f244:	2a00      	cmp	r2, #0
 800f246:	d0f9      	beq.n	800f23c <_strtoul_l.isra.0+0xc4>
 800f248:	b106      	cbz	r6, 800f24c <_strtoul_l.isra.0+0xd4>
 800f24a:	1e69      	subs	r1, r5, #1
 800f24c:	6011      	str	r1, [r2, #0]
 800f24e:	e7f5      	b.n	800f23c <_strtoul_l.isra.0+0xc4>
 800f250:	0800f895 	.word	0x0800f895

0800f254 <_strtoul_r>:
 800f254:	f7ff bf90 	b.w	800f178 <_strtoul_l.isra.0>

0800f258 <fiprintf>:
 800f258:	b40e      	push	{r1, r2, r3}
 800f25a:	b503      	push	{r0, r1, lr}
 800f25c:	4601      	mov	r1, r0
 800f25e:	ab03      	add	r3, sp, #12
 800f260:	4805      	ldr	r0, [pc, #20]	@ (800f278 <fiprintf+0x20>)
 800f262:	f853 2b04 	ldr.w	r2, [r3], #4
 800f266:	6800      	ldr	r0, [r0, #0]
 800f268:	9301      	str	r3, [sp, #4]
 800f26a:	f7ff fab3 	bl	800e7d4 <_vfiprintf_r>
 800f26e:	b002      	add	sp, #8
 800f270:	f85d eb04 	ldr.w	lr, [sp], #4
 800f274:	b003      	add	sp, #12
 800f276:	4770      	bx	lr
 800f278:	240001d4 	.word	0x240001d4

0800f27c <abort>:
 800f27c:	b508      	push	{r3, lr}
 800f27e:	2006      	movs	r0, #6
 800f280:	f000 f82c 	bl	800f2dc <raise>
 800f284:	2001      	movs	r0, #1
 800f286:	f7f3 fe45 	bl	8002f14 <_exit>

0800f28a <_raise_r>:
 800f28a:	291f      	cmp	r1, #31
 800f28c:	b538      	push	{r3, r4, r5, lr}
 800f28e:	4605      	mov	r5, r0
 800f290:	460c      	mov	r4, r1
 800f292:	d904      	bls.n	800f29e <_raise_r+0x14>
 800f294:	2316      	movs	r3, #22
 800f296:	6003      	str	r3, [r0, #0]
 800f298:	f04f 30ff 	mov.w	r0, #4294967295
 800f29c:	bd38      	pop	{r3, r4, r5, pc}
 800f29e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f2a0:	b112      	cbz	r2, 800f2a8 <_raise_r+0x1e>
 800f2a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f2a6:	b94b      	cbnz	r3, 800f2bc <_raise_r+0x32>
 800f2a8:	4628      	mov	r0, r5
 800f2aa:	f000 f831 	bl	800f310 <_getpid_r>
 800f2ae:	4622      	mov	r2, r4
 800f2b0:	4601      	mov	r1, r0
 800f2b2:	4628      	mov	r0, r5
 800f2b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2b8:	f000 b818 	b.w	800f2ec <_kill_r>
 800f2bc:	2b01      	cmp	r3, #1
 800f2be:	d00a      	beq.n	800f2d6 <_raise_r+0x4c>
 800f2c0:	1c59      	adds	r1, r3, #1
 800f2c2:	d103      	bne.n	800f2cc <_raise_r+0x42>
 800f2c4:	2316      	movs	r3, #22
 800f2c6:	6003      	str	r3, [r0, #0]
 800f2c8:	2001      	movs	r0, #1
 800f2ca:	e7e7      	b.n	800f29c <_raise_r+0x12>
 800f2cc:	2100      	movs	r1, #0
 800f2ce:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	4798      	blx	r3
 800f2d6:	2000      	movs	r0, #0
 800f2d8:	e7e0      	b.n	800f29c <_raise_r+0x12>
	...

0800f2dc <raise>:
 800f2dc:	4b02      	ldr	r3, [pc, #8]	@ (800f2e8 <raise+0xc>)
 800f2de:	4601      	mov	r1, r0
 800f2e0:	6818      	ldr	r0, [r3, #0]
 800f2e2:	f7ff bfd2 	b.w	800f28a <_raise_r>
 800f2e6:	bf00      	nop
 800f2e8:	240001d4 	.word	0x240001d4

0800f2ec <_kill_r>:
 800f2ec:	b538      	push	{r3, r4, r5, lr}
 800f2ee:	4d07      	ldr	r5, [pc, #28]	@ (800f30c <_kill_r+0x20>)
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	4604      	mov	r4, r0
 800f2f4:	4608      	mov	r0, r1
 800f2f6:	4611      	mov	r1, r2
 800f2f8:	602b      	str	r3, [r5, #0]
 800f2fa:	f7f3 fdfb 	bl	8002ef4 <_kill>
 800f2fe:	1c43      	adds	r3, r0, #1
 800f300:	d102      	bne.n	800f308 <_kill_r+0x1c>
 800f302:	682b      	ldr	r3, [r5, #0]
 800f304:	b103      	cbz	r3, 800f308 <_kill_r+0x1c>
 800f306:	6023      	str	r3, [r4, #0]
 800f308:	bd38      	pop	{r3, r4, r5, pc}
 800f30a:	bf00      	nop
 800f30c:	24000940 	.word	0x24000940

0800f310 <_getpid_r>:
 800f310:	f7f3 bde8 	b.w	8002ee4 <_getpid>

0800f314 <_init>:
 800f314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f316:	bf00      	nop
 800f318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f31a:	bc08      	pop	{r3}
 800f31c:	469e      	mov	lr, r3
 800f31e:	4770      	bx	lr

0800f320 <_fini>:
 800f320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f322:	bf00      	nop
 800f324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f326:	bc08      	pop	{r3}
 800f328:	469e      	mov	lr, r3
 800f32a:	4770      	bx	lr
