/*
 * mt8518-reg.h  --  Mediatek 8518 audio driver reg definition
 *
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Hidalgo Huang <hidalgo.huang@mediatek.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _MT8518_REG_H_
#define _MT8518_REG_H_

/*****************************************************************************
 *                  R E G I S T E R       D E F I N I T I O N
 *****************************************************************************/
#define AUDIO_TOP_CON0			0x0000
#define AUDIO_TOP_CON2			0x0008
#define AUDIO_TOP_CON3			0x000c
#define AUDIO_TOP_CON4			0x0010
#define AUDIO_TOP_CON5			0x0014

#define ASMO_TIMING_CON0		0x0100
#define PWR1_ASM_CON1			0x0108

#define ASYS_IRQ1_CON			0x0114
#define ASYS_IRQ2_CON			0x0118
#define ASYS_IRQ3_CON			0x011c
#define ASYS_IRQ4_CON			0x0120
#define ASYS_IRQ5_CON			0x0124
#define ASYS_IRQ6_CON			0x0128
#define ASYS_IRQ7_CON			0x012c
#define ASYS_IRQ8_CON			0x0130
#define ASYS_IRQ9_CON			0x0134
#define ASYS_IRQ10_CON			0x0138
#define ASYS_IRQ11_CON			0x013c
#define ASYS_IRQ12_CON			0x0140
#define ASYS_IRQ_CLR			0x0154
#define ASYS_IRQ_STATUS			0x0158

#define AFE_IRQ1_CON			0x0164
#define AFE_IRQ2_CON			0x0168
#define AFE_IRQ3_CON			0x016c

#define AFE_IRQ_MCU_CLR			0x0170
#define AFE_IRQ_STATUS			0x0174
#define AFE_IRQ_MASK			0x0178
#define ASYS_IRQ_MASK			0x017c

#define AFE_SINEGEN_CON0		0x01f0
#define AFE_SINEGEN_CON1		0x01f4
#define AFE_SINEGEN_CON2		0x01f8
#define AFE_SINEGEN_CON3		0x01fc

#define AFE_SPDIF_OUT_CON0		0x0380

#define AFE_TDMOUT_CONN0		0x0390
#define AFE_TDMOUT_CONN1		0x0398
#define AFE_TDMOUT_CONN2		0x039c

#define AFE_IEC_CFG			0x0480
#define AFE_IEC_NSNUM			0x0484
#define AFE_IEC_BURST_INFO		0x0488
#define AFE_IEC_BURST_LEN		0x048c
#define AFE_IEC_NSADR			0x0490
#define AFE_IEC_CHL_STAT0		0x04a0
#define AFE_IEC_CHL_STAT1		0x04a4
#define AFE_IEC_CHR_STAT0		0x04a8
#define AFE_IEC_CHR_STAT1		0x04ac

#define AFE_SPDIFIN_CFG0		0x0500
#define AFE_SPDIFIN_CFG1		0x0504
#define AFE_SPDIFIN_CHSTS1		0x0508
#define AFE_SPDIFIN_CHSTS2		0x050c
#define AFE_SPDIFIN_CHSTS3		0x0510
#define AFE_SPDIFIN_CHSTS4		0x0514
#define AFE_SPDIFIN_CHSTS5		0x0518
#define AFE_SPDIFIN_CHSTS6		0x051c
#define AFE_SPDIFIN_DEBUG1		0x0520
#define AFE_SPDIFIN_DEBUG2		0x0524
#define AFE_SPDIFIN_DEBUG3		0x0528
#define AFE_SPDIFIN_DEBUG4		0x052c
#define AFE_SPDIFIN_EC			0x0530
#define AFE_SPDIFIN_CKLOCK_CFG		0x0534
#define AFE_SPDIFIN_BR			0x053c
#define AFE_SPDIFIN_BR_DBG1		0x0540
#define AFE_SPDIFIN_CKFBDIV		0x0544
#define AFE_SPDIFIN_INT_EXT		0x0548
#define AFE_SPDIFIN_INT_EXT2		0x054c
#define SPDIFIN_FREQ_INFO		0x0550
#define SPDIFIN_FREQ_INFO_2		0x0554
#define SPDIFIN_FREQ_INFO_3		0x0558
#define SPDIFIN_FREQ_STATUS		0x055c
#define SPDIFIN_USERCODE1		0x0560
#define SPDIFIN_USERCODE2		0x0564
#define SPDIFIN_USERCODE3		0x0568
#define SPDIFIN_USERCODE4		0x056c
#define SPDIFIN_USERCODE5		0x0570
#define SPDIFIN_USERCODE6		0x0574
#define SPDIFIN_USERCODE7		0x0578
#define SPDIFIN_USERCODE8		0x057c
#define SPDIFIN_USERCODE9		0x0580
#define SPDIFIN_USERCODE10		0x0584
#define SPDIFIN_USERCODE11		0x0588
#define SPDIFIN_USERCODE12		0x058c
#define AFE_SPDIFIN_APLL_TUNER_CFG	0x0594
#define AFE_SPDIFIN_APLL_TUNER_CFG1	0x0598

#define ASYS_TOP_CON			0x0600
#define PWR2_TOP_CON			0x0634

#define PCM_INTF_CON1			0x063c
#define PCM_INTF_CON2			0x0640

#define AFE_I2S_UL9_REORDER		0x0660
#define AFE_I2S_UL2_REORDER		0x0664

#define AFE_MPHONE_MULTI_CON0		0x06a4
#define AFE_MPHONE_MULTI_CON1		0x06a8
#define AFE_MPHONE_MULTI_MON		0x06b0

#define AFE_CONN_24BIT			0x06b8
#define AFE_CONN_16BIT			0x06bc

#define AFE_CONN0			0x06c0
#define AFE_CONN1			0x06c4
#define AFE_CONN2			0x06c8
#define AFE_CONN3			0x06cc
#define AFE_CONN4			0x06d0
#define AFE_CONN5			0x06d4
#define AFE_CONN6			0x06d8
#define AFE_CONN7			0x06dc
#define AFE_CONN8			0x06e0
#define AFE_CONN9			0x06e4
#define AFE_CONN10			0x06e8
#define AFE_CONN11			0x06ec
#define AFE_CONN12			0x06f0
#define AFE_CONN13			0x06f4
#define AFE_CONN14			0x06f8
#define AFE_CONN15			0x06fc
#define AFE_CONN16			0x0700
#define AFE_CONN17			0x0704
#define AFE_CONN18			0x0708
#define AFE_CONN19			0x070c
#define AFE_CONN20			0x0710
#define AFE_CONN21			0x0714
#define AFE_CONN26			0x0728
#define AFE_CONN27			0x072c
#define AFE_CONN28			0x0730
#define AFE_CONN29			0x0734
#define AFE_CONN30			0x0738
#define AFE_CONN31			0x073c
#define AFE_CONN32			0x0740
#define AFE_CONN33			0x0744
#define AFE_CONN34			0x0748
#define AFE_CONN35			0x074c
#define AFE_CONN36			0x0750
#define AFE_CONN37			0x0754
#define AFE_CONN38			0x0758
#define AFE_CONN39			0x075c
#define AFE_CONN40			0x0760
#define AFE_CONN41			0x0764
#define AFE_CONN42			0x0768
#define AFE_CONN43			0x076c
#define AFE_CONN44			0x0770
#define AFE_CONN45			0x0774
#define AFE_CONN46			0x0778
#define AFE_CONN47			0x077c
#define AFE_CONN48			0x0780
#define AFE_CONN49			0x0784
#define AFE_CONN53			0x0794
#define AFE_CONN54			0x0798
#define AFE_CONN55			0x079c
#define AFE_CONN56			0x07a0
#define AFE_CONN57			0x07a4
#define AFE_CONN58			0x07a8
#define AFE_CONN59			0x07ac
#define AFE_CONN60			0x07b0
#define AFE_CONN61			0x07b4
#define AFE_CONN64			0x07c0
#define AFE_CONN65			0x07c4
#define AFE_CONN66			0x07c8
#define AFE_CONN67			0x07cc
#define AFE_CONN68			0x07d0
#define AFE_CONN69			0x07d4
#define AFE_CONN70			0x07d8
#define AFE_CONN71			0x07dc
#define AFE_CONN72			0x07e0
#define AFE_CONN73			0x07e4
#define AFE_CONN74			0x07e8
#define AFE_CONN75			0x07ec
#define AFE_CONN76			0x07f0

#define AFE_GASRC0_NEW_CON0		0x0800
#define AFE_GASRC0_NEW_CON1		0x0804
#define AFE_GASRC0_NEW_CON2		0x0808
#define AFE_GASRC0_NEW_CON3		0x080c
#define AFE_GASRC0_NEW_CON4		0x0810
#define AFE_GASRC0_NEW_CON6		0x0818
#define AFE_GASRC0_NEW_CON7		0x081c
#define AFE_GASRC0_NEW_CON8		0x0820
#define AFE_GASRC0_NEW_CON9		0x0824
#define AFE_GASRC0_NEW_CON10		0x0828
#define AFE_GASRC0_NEW_CON11		0x082c
#define AFE_GASRC0_NEW_CON13		0x0834
#define AFE_GASRC0_NEW_CON14		0x0838

#define AFE_GASRC1_NEW_CON0		0x0840
#define AFE_GASRC1_NEW_CON1		0x0844
#define AFE_GASRC1_NEW_CON2		0x0848
#define AFE_GASRC1_NEW_CON3		0x084c
#define AFE_GASRC1_NEW_CON4		0x0850
#define AFE_GASRC1_NEW_CON6		0x0858
#define AFE_GASRC1_NEW_CON7		0x085c
#define AFE_GASRC1_NEW_CON8		0x0860
#define AFE_GASRC1_NEW_CON9		0x0864
#define AFE_GASRC1_NEW_CON10		0x0868
#define AFE_GASRC1_NEW_CON11		0x086c
#define AFE_GASRC1_NEW_CON13		0x0874
#define AFE_GASRC1_NEW_CON14		0x0878

#define AFE_GASRC2_NEW_CON0		0x0880
#define AFE_GASRC2_NEW_CON1		0x0884
#define AFE_GASRC2_NEW_CON2		0x0888
#define AFE_GASRC2_NEW_CON3		0x088c
#define AFE_GASRC2_NEW_CON4		0x0890
#define AFE_GASRC2_NEW_CON6		0x0898
#define AFE_GASRC2_NEW_CON7		0x089c
#define AFE_GASRC2_NEW_CON8		0x08a0
#define AFE_GASRC2_NEW_CON9		0x08a4
#define AFE_GASRC2_NEW_CON10		0x08a8
#define AFE_GASRC2_NEW_CON11		0x08ac
#define AFE_GASRC2_NEW_CON13		0x08b4
#define AFE_GASRC2_NEW_CON14		0x08b8

#define AFE_GASRC3_NEW_CON0		0x08c0
#define AFE_GASRC3_NEW_CON1		0x08c4
#define AFE_GASRC3_NEW_CON2		0x08c8
#define AFE_GASRC3_NEW_CON3		0x08cc
#define AFE_GASRC3_NEW_CON4		0x08d0
#define AFE_GASRC3_NEW_CON6		0x08d8
#define AFE_GASRC3_NEW_CON7		0x08dc
#define AFE_GASRC3_NEW_CON8		0x08e0
#define AFE_GASRC3_NEW_CON9		0x08e4
#define AFE_GASRC3_NEW_CON10		0x08e8
#define AFE_GASRC3_NEW_CON11		0x08ec
#define AFE_GASRC3_NEW_CON13		0x08f4
#define AFE_GASRC3_NEW_CON14		0x08f8

#define AFE_ASRCO5_NEW_CON0		0x0a40
#define AFE_ASRCO5_NEW_CON1		0x0a44
#define AFE_ASRCO5_NEW_CON4		0x0a50
#define AFE_ASRCO5_NEW_CON6		0x0a58
#define AFE_ASRCO5_NEW_CON7		0x0a5c
#define AFE_ASRCO5_NEW_CON8		0x0a60
#define AFE_ASRCO5_NEW_CON9		0x0a64

#define AFE_DAC_CON0			0x1200
#define AFE_DAC_CON1			0x1204

#define AFE_DL2_BASE			0x1250
#define AFE_DL2_CUR			0x1254
#define AFE_DL2_END			0x1258
#define AFE_DL2_CON0			0x125c

#define AFE_DL3_BASE			0x1260
#define AFE_DL3_CUR			0x1264
#define AFE_DL3_END			0x1268
#define AFE_DL3_CON0			0x126c

#define AFE_DL6_BASE			0x1290
#define AFE_DL6_CUR			0x1294
#define AFE_DL6_END			0x1298
#define AFE_DL6_CON0			0x129c

#define AFE_DL7_BASE			0x12a0
#define AFE_DL7_CUR			0x12a4
#define AFE_DL7_END			0x12a8
#define AFE_DL7_CON0			0x12ac

#define AFE_DL8_BASE			0x12b0
#define AFE_DL8_CUR			0x12b4
#define AFE_DL8_END			0x12b8
#define AFE_DL8_CON0			0x12bc

#define AFE_DL10_BASE			0x12d0
#define AFE_DL10_CUR			0x12d4
#define AFE_DL10_END			0x12d8
#define AFE_DL10_CON0			0x12dc

#define AFE_UL1_BASE			0x1300
#define AFE_UL1_CUR			0x1304
#define AFE_UL1_END			0x1308
#define AFE_UL1_CON0			0x130c

#define AFE_UL2_BASE			0x1310
#define AFE_UL2_CUR			0x1314
#define AFE_UL2_END			0x1318
#define AFE_UL2_CON0			0x131c

#define AFE_UL3_BASE			0x1320
#define AFE_UL3_CUR			0x1324
#define AFE_UL3_END			0x1328
#define AFE_UL3_CON0			0x132c

#define AFE_UL4_BASE			0x1330
#define AFE_UL4_CUR			0x1334
#define AFE_UL4_END			0x1338
#define AFE_UL4_CON0			0x133c

#define AFE_UL5_BASE			0x1340
#define AFE_UL5_CUR			0x1344
#define AFE_UL5_END			0x1348
#define AFE_UL5_CON0			0x134c

#define AFE_UL8_BASE			0x1370
#define AFE_UL8_CUR			0x1374
#define AFE_UL8_END			0x1378
#define AFE_UL8_CON0			0x137c

#define AFE_UL9_BASE			0x1380
#define AFE_UL9_CUR			0x1384
#define AFE_UL9_END			0x1388
#define AFE_UL9_CON0			0x138c

#define AFE_UL10_BASE			0x13d0
#define AFE_UL10_CUR			0x13d4
#define AFE_UL10_END			0x13d8
#define AFE_UL10_CON0			0x13dc

#define AFE_BUS_MON1			0x1540

#define AFE_MEMIF_AGENT_FS_CON0		0x15a0
#define AFE_MEMIF_AGENT_FS_CON1		0x15a4
#define AFE_MEMIF_AGENT_FS_CON2		0x15a8
#define AFE_MEMIF_AGENT_FS_CON3		0x15ac

#define AFE_NORMAL_BASE_ADR_MSB		0x192c
#define AFE_NORMAL_END_ADR_MSB		0x1930

#define AFE_LOOPBACK_CFG0		0x1950

#define DMIC_TOP_CON			0x1A00
#define DMIC_IIR_ULCF_COEF_CON1		0x1A04
#define DMIC_IIR_ULCF_COEF_CON2		0x1A08
#define DMIC_IIR_ULCF_COEF_CON3		0x1A0C
#define DMIC_IIR_ULCF_COEF_CON4		0x1A10
#define DMIC_IIR_ULCF_COEF_CON5		0x1A14
#define DMIC2_TOP_CON			0x1A58
#define DMIC2_IIR_ULCF_COEF_CON1	0x1A5C
#define DMIC2_IIR_ULCF_COEF_CON2	0x1A60
#define DMIC2_IIR_ULCF_COEF_CON3	0x1A64
#define DMIC2_IIR_ULCF_COEF_CON4	0x1A68
#define DMIC2_IIR_ULCF_COEF_CON5	0x1A6C
#define DMIC3_TOP_CON			0x1AB0
#define DMIC3_IIR_ULCF_COEF_CON1	0x1AB4
#define DMIC3_IIR_ULCF_COEF_CON2	0x1AB8
#define DMIC3_IIR_ULCF_COEF_CON3	0x1ABC
#define DMIC3_IIR_ULCF_COEF_CON4	0x1AC0
#define DMIC3_IIR_ULCF_COEF_CON5	0x1AC4
#define DMIC4_TOP_CON			0x1B08
#define DMIC4_IIR_ULCF_COEF_CON1	0x1B0C
#define DMIC4_IIR_ULCF_COEF_CON2	0x1B10
#define DMIC4_IIR_ULCF_COEF_CON3	0x1B14
#define DMIC4_IIR_ULCF_COEF_CON4	0x1B18
#define DMIC4_IIR_ULCF_COEF_CON5	0x1B1C

#define ETDM_IN1_MONITOR		0x22c0
#define ETDM_IN2_MONITOR		0x22c4
#define ETDM_OUT1_MONITOR		0x22d0
#define ETDM_OUT2_MONITOR		0x22d4

#define ETDM_COWORK_CON0		0x22f0
#define ETDM_COWORK_CON1		0x22f4
#define ETDM_COWORK_CON3		0x22fc

#define ETDM_IN1_CON0			0x2300
#define ETDM_IN1_CON1			0x2304
#define ETDM_IN1_CON2			0x2308
#define ETDM_IN1_CON3			0x230c
#define ETDM_IN1_CON4			0x2310

#define ETDM_IN2_CON0			0x2320
#define ETDM_IN2_CON1			0x2324
#define ETDM_IN2_CON2			0x2328
#define ETDM_IN2_CON3			0x232c
#define ETDM_IN2_CON4			0x2330

#define ETDM_OUT1_CON0			0x2380
#define ETDM_OUT1_CON1			0x2384
#define ETDM_OUT1_CON2			0x2388
#define ETDM_OUT1_CON3			0x238c
#define ETDM_OUT1_CON4			0x2390

#define ETDM_OUT2_CON0			0x23a0
#define ETDM_OUT2_CON1			0x23a4
#define ETDM_OUT2_CON2			0x23a8
#define ETDM_OUT2_CON3			0x23ac
#define ETDM_OUT2_CON4			0x23b0

#define GASRC_CFG0			0x2400

#define GASRC_TIMING_CON0		0x2408
#define GASRC_TIMING_CON1		0x240c
#define MAX_REGISTER			GASRC_TIMING_CON1

#define AFE_IRQ_STATUS_BITS		0x1ffff
#define AFE_IRQ_MCU_CLR_BITS		0x1ff
#define ASYS_IRQ_CLR_BITS		0xffff

/* AUDIO_TOP_CON0 (0x0000) */
#define AUD_TCON0_PDN_ADC			BIT(28)
#define AUD_TCON0_PDN_TML			BIT(27)
#define AUD_TCON0_PDN_DAC_PREDIS		BIT(26)
#define AUD_TCON0_PDN_DAC			BIT(25)
#define AUD_TCON0_PDN_APLL2			BIT(24)
#define AUD_TCON0_PDN_APLL			BIT(23)
#define AUD_TCON0_PDN_SPDIF_OUT			BIT(21)
#define AUD_TCON0_PDN_UPLINK_TML		BIT(18)
#define AUD_TCON0_SPDF_OUT_PLL_SEL_MASK		BIT(15)
#define AUD_TCON0_PDN_AFE			BIT(2)
#define AUD_TCON0_SPDF_OUT_SRC_APLL2		(1 << 15)
#define AUD_TCON0_SPDF_OUT_SRC_APLL1		(0 << 15)

/* AUDIO_TOP_CON2 (0x0008) */
#define AUD_TCON0_CON2_SPDF_DIV_MASK		GENMASK(7, 0)
#define AUD_TCON0_CON2_SPDF_DIV(x)		(((x-1) & 0xff))

/* AUDIO_TOP_CON4 (0x0010) */
#define AUD_TCON4_PDN_GASRC3			BIT(29)
#define AUD_TCON4_PDN_GASRC2			BIT(28)
#define AUD_TCON4_PDN_GASRC1			BIT(27)
#define AUD_TCON4_PDN_GASRC0			BIT(26)
#define AUD_TCON4_PDN_PCMIF			BIT(24)
#define AUD_TCON4_PDN_AFE_CONN			BIT(23)
#define AUD_TCON4_PDN_A2SYS			BIT(22)
#define AUD_TCON4_PDN_A1SYS			BIT(21)
#define AUD_TCON4_PDN_INTDIR			BIT(20)
#define AUD_TCON4_PDN_MULTI_IN			BIT(19)
#define AUD_TCON4_PDN_DL_ASRC			BIT(18)
#define AUD_TCON4_PDN_ASRC12			BIT(17)
#define AUD_TCON4_PDN_ASRC11			BIT(16)
#define AUD_TCON4_PDN_TDM_OUT			BIT(7)
#define AUD_TCON4_PDN_I2S_OUT			BIT(6)
#define AUD_TCON4_PDN_TDM_IN			BIT(1)
#define AUD_TCON4_PDN_I2S_IN			BIT(0)

/* ASMO_TIMING_CON0 (0x0100) */
#define ASMO_TIMING_CON0_ASMO0_MODE_MASK	GENMASK(4, 0)
#define ASMO_TIMING_CON0_ASMO0_MODE_VAL(x)	((x & 0x1f) << 0)

/* PWR1_ASM_CON1 (0x0108) */
#define PWR1_ASM_CON1_GASRC0_CALI_CK_SEL_MASK	BIT(2)
#define PWR1_ASM_CON1_GASRC0_CALI_CK_SEL(x)	(x << 2)
#define PWR1_ASM_CON1_GASRC1_CALI_CK_SEL_MASK	BIT(5)
#define PWR1_ASM_CON1_GASRC1_CALI_CK_SEL(x)	(x << 5)
#define PWR1_ASM_CON1_GASRC2_CALI_CK_SEL_MASK	BIT(20)
#define PWR1_ASM_CON1_GASRC2_CALI_CK_SEL(x)	(x << 20)
#define PWR1_ASM_CON1_GASRC3_CALI_CK_SEL_MASK	BIT(23)
#define PWR1_ASM_CON1_GASRC3_CALI_CK_SEL(x)	(x << 23)
#define PWR1_ASM_CON1_DL_ASRC_CALI_CK_SEL_MASK	BIT(26)
#define PWR1_ASM_CON1_DL_ASRC_CALI_CK_SEL(x)	(x << 26)

/* AFE_IRQ_MASK (0x0178) */
#define AFE_IRQ_MASK_EN_BITS			(0x70fff)
#define AFE_IRQ_MASK_EN_MASK			GENMASK(24, 0)

/* AFE_SINEGEN_CON0 (0x01f0) */
#define AFE_SINEGEN_CON0_INIT_MASK		(0x1f01f)
#define AFE_SINEGEN_CON0_INIT_VAL		(0x1001)
#define AFE_SINEGEN_CON0_EN			BIT(26)
#define AFE_SINEGEN_CON0_MODE_MASK		GENMASK(31, 27)
#define AFE_SINEGEN_CON0_FREQ_DIV_CH2_MASK	GENMASK(16, 12)
#define AFE_SINEGEN_CON0_FREQ_DIV_CH1_MASK	GENMASK(4, 0)
#define AFE_SINEGEN_CON0_FREQ_DIV_CH2(x)	(((x) & 0x1f) << 12)
#define AFE_SINEGEN_CON0_FREQ_DIV_CH1(x)	(((x) & 0x1f) << 0)

/* AFE_SINEGEN_CON1 (0x01f4) */
#define AFE_SINEGEN_CON1_TIMING_CH2_MASK	GENMASK(25, 21)
#define AFE_SINEGEN_CON1_TIMING_CH1_MASK	GENMASK(20, 16)
#define AFE_SINEGEN_CON1_TIMING_CH2(x)		(((x) & 0x1f) << 21)
#define AFE_SINEGEN_CON1_TIMING_CH1(x)		(((x) & 0x1f) << 16)
#define AFE_SINEGEN_CON1_TIMING_8K		(0)
#define AFE_SINEGEN_CON1_TIMING_12K		(1)
#define AFE_SINEGEN_CON1_TIMING_16K		(2)
#define AFE_SINEGEN_CON1_TIMING_24K		(3)
#define AFE_SINEGEN_CON1_TIMING_32K		(4)
#define AFE_SINEGEN_CON1_TIMING_48K		(5)
#define AFE_SINEGEN_CON1_TIMING_96K		(6)
#define AFE_SINEGEN_CON1_TIMING_192K		(7)
#define AFE_SINEGEN_CON1_TIMING_384K		(8)
#define AFE_SINEGEN_CON1_TIMING_7D35K		(16)
#define AFE_SINEGEN_CON1_TIMING_11D025K		(17)
#define AFE_SINEGEN_CON1_TIMING_14D7K		(18)
#define AFE_SINEGEN_CON1_TIMING_22D05K		(19)
#define AFE_SINEGEN_CON1_TIMING_29D4K		(20)
#define AFE_SINEGEN_CON1_TIMING_44D1K		(21)
#define AFE_SINEGEN_CON1_TIMING_88D2K		(22)
#define AFE_SINEGEN_CON1_TIMING_176D4K		(23)
#define AFE_SINEGEN_CON1_TIMING_352D8K		(24)
#define AFE_SINEGEN_CON1_TIMING_DL_1X_EN	(30)
#define AFE_SINEGEN_CON1_TIMING_SGEN_EN		(31)
#define AFE_SINEGEN_CON1_GASRC_IN_SGEN		BIT(13)
#define AFE_SINEGEN_CON1_GASRC_OUT_SGEN		BIT(12)

/* AFE_SPDIF_OUT_CON0 (0x0380) */
#define AFE_SPDIF_OUT_CON0_TIMING_MASK		BIT(1)
#define AFE_SPDIF_OUT_CON0_TIMING_ON		(1 << 1)
#define AFE_SPDIF_OUT_CON0_TIMING_OFF		(0 << 1)

/* AFE_IEC_CFG (0x0480) */
#define AFE_IEC_CFG_SET_MASK			(0xff9e0073)
#define AFE_IEC_CFG_SW_RST_MASK			BIT(23)
#define AFE_IEC_CFG_FORCE_UPDATE_SIZE(x)	(((x) & 0xff) << 24)
#define AFE_IEC_CFG_FORCE_UPDATE		BIT(20)
#define AFE_IEC_CFG_SWAP_IEC_BYTE		BIT(17)
#define AFE_IEC_CFG_EN_MASK			BIT(16)
#define AFE_IEC_CFG_RAW_24BIT_SWITCH		BIT(6)
#define AFE_IEC_CFG_RAW_24BIT			BIT(5)
#define AFE_IEC_CFG_VALID_DATA			BIT(4)
#define AFE_IEC_CFG_NO_SW_RST			(1 << 23)
#define AFE_IEC_CFG_SW_RST			(0 << 23)
#define AFE_IEC_CFG_ENABLE_CTRL			(1 << 16)
#define AFE_IEC_CFG_DISABLE_CTRL		(0 << 16)
#define AFE_IEC_CFG_MUTE_DATA			(1 << 3)
#define AFE_IEC_CFG_UNMUTE_DATA			(0 << 3)
#define AFE_IEC_CFG_ENCODED_DATA		(1 << 1)
#define AFE_IEC_CFG_PCM_DATA			(0 << 1)
#define AFE_IEC_CFG_DATA_SRC_DRAM		(1 << 0)

/* AFE_IEC_NSNUM (0x0484) */
#define AFE_IEC_NSNUM_SET_MASK			(0x3fff3fff)
#define AFE_IEC_NSNUM_INTR_NUM(x)		(((x) & 0x3fff) << 16)
#define AFE_IEC_NSNUM_SAM_NUM(x)		(((x) & 0x3fff) << 0)

/* AFE_IEC_BURST_INFO (0x0488) */
#define AFE_IEC_BURST_INFO_READY_MASK		BIT(16)
#define AFE_IEC_BURST_INFO_NOT_READY		(1 << 16)
#define AFE_IEC_BURST_INFO_READY		(0 << 16)
#define AFE_IEC_BURST_INFO_SET_MASK		GENMASK(15, 0)

/* AFE_IEC_BURST_LEN (0x048c) */
#define AFE_IEC_BURST_LEN_SET_MASK		GENMASK(18, 0)

/* AFE_IEC_CHL_STAT0 (0x04a0)
 * AFE_IEC_CHL_STAT1 (0x04a4)
 * AFE_IEC_CHR_STAT0 (0x04a8)
 * AFE_IEC_CHR_STAT1 (0x04ac)
 */
#define AFE_IEC_CH_STAT0_SET_MASK		GENMASK(31, 0)
#define AFE_IEC_CH_STAT1_SET_MASK		GENMASK(15, 0)

/* AFE_SPDIFIN_CFG0 (0x0500) */
#define AFE_SPDIFIN_CFG0_SET_MASK		(0x3ffff7a)
#define AFE_SPDIFIN_CFG0_MAX_LEN_NUM(x)		(((x) & 0xff) << 16)
#define AFE_SPDIFIN_CFG0_GMAT_BC_256_CYCLES	(3 << 24)
#define AFE_SPDIFIN_CFG0_DE_SEL_3_SAMPLES	(0 << 13)
#define AFE_SPDIFIN_CFG0_DE_SEL_14_SAMPLES	(1 << 13)
#define AFE_SPDIFIN_CFG0_DE_SEL_30_SAMPLES	(2 << 13)
#define AFE_SPDIFIN_CFG0_DE_SEL_CNT		(3 << 13)
#define AFE_SPDIFIN_CFG0_DE_CNT(x)		(((x) & 0x1f) << 8)
#define AFE_SPDIFIN_CFG0_INT_EN			BIT(6)
#define AFE_SPDIFIN_CFG0_DERR2IDLE_EN		(BIT(5)|BIT(4))
#define AFE_SPDIFIN_CFG0_DPERR2IDLE_EN		BIT(3)
#define AFE_SPDIFIN_CFG0_FLIP			BIT(1)
#define AFE_SPDIFIN_CFG0_EN			BIT(0)

/* AFE_SPDIFIN_CFG1 (0x0504) */
#define AFE_SPDIFIN_CFG1_SET_MASK		(0xfff10073)
#define AFE_SPDIFIN_CFG1_FIFOSTART_MASK		GENMASK(6, 4)
#define AFE_SPDIFIN_CFG1_CHSTS_INT		BIT(30)
#define AFE_SPDIFIN_CFG1_CHSTS_CHANGE_INT	BIT(29)
#define AFE_SPDIFIN_CFG1_TIMEOUT_INT		BIT(28)
#define AFE_SPDIFIN_CFG1_PREAMBLE_ERR		BIT(20)
#define AFE_SPDIFIN_CFG1_SEL_DEC0_CLK_EN	BIT(1)
#define AFE_SPDIFIN_CFG1_SEL_DEC0_DATA_EN	BIT(0)
#define AFE_SPDIFIN_CFG1_SEL_BCK_SPDIFIN	(0x1 << 16)
#define AFE_SPDIFIN_CFG1_FIFOSTART_5POINTS	(0x1 << 4)
#define AFE_SPDIFIN_CFG1_INT_BITS		(0x7f1 << 20)

/* AFE_SPDIFIN_DEBUG1 (0x0520) */
#define AFE_SPDIFIN_DEBUG1_DATALAT_ERR		BIT(10)
#define AFE_SPDIFIN_DEBUG1_CS_MASK		GENMASK(28, 24)

/* AFE_SPDIFIN_DEBUG2 (0x0524) */
#define AFE_SPDIFIN_DEBUG2_FIFO_ERR		(BIT(31)|BIT(30))
#define AFE_SPDIFIN_DEBUG2_CHSTS_INT_FLAG	BIT(26)
#define AFE_SPDIFIN_DEBUG2_PERR_9TIMES_FLAG	BIT(25)

/* AFE_SPDIFIN_DEBUG3 (0x0528) */
#define AFE_SPDIFIN_DEBUG3_ALL_ERR			GENMASK(6, 0)
#define AFE_SPDIFIN_DEBUG3_PRE_ERR_NON_STS		BIT(0)
#define AFE_SPDIFIN_DEBUG3_PRE_ERR_B_STS		BIT(1)
#define AFE_SPDIFIN_DEBUG3_PRE_ERR_M_STS		BIT(2)
#define AFE_SPDIFIN_DEBUG3_PRE_ERR_W_STS		BIT(3)
#define AFE_SPDIFIN_DEBUG3_PRE_ERR_BITCNT_STS		BIT(4)
#define AFE_SPDIFIN_DEBUG3_PRE_ERR_PARITY_STS		BIT(5)
#define AFE_SPDIFIN_DEBUG3_TIMEOUT_ERR_STS		BIT(6)
#define AFE_SPDIFIN_DEBUG3_CHSTS_PREAMPHASIS_STS	BIT(7)

/* AFE_SPDIFIN_EC (0x0530) */
#define AFE_SPDIFIN_EC_CLEAR_ALL		(0x30fff)
#define AFE_SPDIFIN_EC_PRE_ERR_CLEAR		BIT(0)
#define AFE_SPDIFIN_EC_PRE_ERR_B_CLEAR		BIT(1)
#define AFE_SPDIFIN_EC_PRE_ERR_M_CLEAR		BIT(2)
#define AFE_SPDIFIN_EC_PRE_ERR_W_CLEAR		BIT(3)
#define AFE_SPDIFIN_EC_PRE_ERR_BITCNT_CLEAR	BIT(4)
#define AFE_SPDIFIN_EC_PRE_ERR_PARITY_CLEAR	BIT(5)
#define AFE_SPDIFIN_EC_FIFO_ERR_CLEAR		(BIT(7)|BIT(6))
#define AFE_SPDIFIN_EC_TIMEOUT_INT_CLEAR	BIT(8)
#define AFE_SPDIFIN_EC_CHSTS_PREAMPHASIS_CLEAR	BIT(9)
#define AFE_SPDIFIN_EC_USECODE_COLLECTION_CLEAR	BIT(10)
#define AFE_SPDIFIN_EC_CHSTS_COLLECTION_CLEAR	BIT(11)
#define AFE_SPDIFIN_EC_DATA_LRCK_CHANGE_CLEAR	BIT(16)
#define AFE_SPDIFIN_EC_DATA_LATCH_CLEAR		BIT(17)

/* AFE_SPDIFIN_INT_EXT (0x0548) */
#define AFE_SPDIFIN_INT_EXT_INPUT_SEL_MASK	GENMASK(15, 14)
#define AFE_SPDIFIN_INT_EXT_SET_MASK		(0xeff00)
#define AFE_SPDIFIN_INT_EXT_DATALAT_ERR_EN	BIT(17)
#define AFE_SPDIFIN_INT_EXT_SEL_OPTICAL		(0 << 14)
#define AFE_SPDIFIN_INT_EXT_SEL_COAXIAL		(1 << 14)
#define AFE_SPDIFIN_INT_EXT_SEL_ARC		(2 << 14)
#define AFE_SPDIFIN_INT_EXT_SEL_TIED_LOW	(3 << 14)

/* AFE_SPDIFIN_INT_EXT2 (0x054c) */
#define AFE_SPDIFIN_INT_EXT2_ROUGH_FS_MASK	GENMASK(31, 28)
#define AFE_SPDIFIN_INT_EXT2_FS_NOT_DEFINED	(0 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_32K		(1 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_44D1K		(2 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_48K		(3 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_64K		(4 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_88D2K		(5 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_96K		(6 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_128K		(7 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_144K		(8 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_176D4K		(9 << 28)
#define AFE_SPDIFIN_INT_EXT2_FS_192K		(10 << 28)
#define AFE_SPDIFIN_INT_EXT2_LRCK_CHANGE	BIT(27)
#define SPDIFIN_594MODE_MASK			(1 << 17)
#define SPDIFIN_594MODE_EN			(1 << 17)

/* ASYS_TOP_CON (0x0600) */
#define ASYS_TCON_A2SYS_TIMING_ON		BIT(1)
#define ASYS_TCON_A1SYS_TIMING_ON		BIT(0)
#define ASYS_TCON_O34_O41_1X_EN_MASK		BIT(15)
#define ASYS_TCON_O34_O41_1X_EN_UL9		(0 << 15)
#define ASYS_TCON_O34_O41_1X_EN_UL2		(1 << 15)
#define ASYS_TCON_O26_O33_1X_EN_MASK		BIT(14)
#define ASYS_TCON_O26_O33_1X_EN_UL9		(0 << 14)
#define ASYS_TCON_O26_O33_1X_EN_UL2		(1 << 14)
#define ASYS_TCON_UL8_USE_SINEGEN		BIT(8)

/* PWR2_TOP_CON (0x0634) */
#define PWR2_TOP_CON_PDN_DMIC0			BIT(0)
#define PWR2_TOP_CON_PDN_DMIC1			BIT(1)
#define PWR2_TOP_CON_PDN_DMIC2			BIT(2)
#define PWR2_TOP_CON_PDN_DMIC3			BIT(3)
#define PWR2_TOP_CON_DMIC8_SRC_SEL_MASK		GENMASK(31, 29)
#define PWR2_TOP_CON_DMIC7_SRC_SEL_MASK		GENMASK(28, 26)
#define PWR2_TOP_CON_DMIC6_SRC_SEL_MASK		GENMASK(25, 23)
#define PWR2_TOP_CON_DMIC5_SRC_SEL_MASK		GENMASK(22, 20)
#define PWR2_TOP_CON_DMIC4_SRC_SEL_MASK		GENMASK(19, 17)
#define PWR2_TOP_CON_DMIC3_SRC_SEL_MASK		GENMASK(16, 14)
#define PWR2_TOP_CON_DMIC2_SRC_SEL_MASK		GENMASK(13, 11)
#define PWR2_TOP_CON_DMIC1_SRC_SEL_MASK		GENMASK(10, 8)
#define PWR2_TOP_CON_DMIC8_SRC_SEL_VAL(x)	(x << 29)
#define PWR2_TOP_CON_DMIC7_SRC_SEL_VAL(x)	(x << 26)
#define PWR2_TOP_CON_DMIC6_SRC_SEL_VAL(x)	(x << 23)
#define PWR2_TOP_CON_DMIC5_SRC_SEL_VAL(x)	(x << 20)
#define PWR2_TOP_CON_DMIC4_SRC_SEL_VAL(x)	(x << 17)
#define PWR2_TOP_CON_DMIC3_SRC_SEL_VAL(x)	(x << 14)
#define PWR2_TOP_CON_DMIC2_SRC_SEL_VAL(x)	(x << 11)
#define PWR2_TOP_CON_DMIC1_SRC_SEL_VAL(x)	(x << 8)

/* PCM_INTF_CON1 (0x063c) */
#define PCM_INTF_CON1_16BIT			(0 << 16)
#define PCM_INTF_CON1_24BIT			(1 << 16)
#define PCM_INTF_CON1_32BCK			(0 << 14)
#define PCM_INTF_CON1_64BCK			(1 << 14)
#define PCM_INTF_CON1_MASTER_MODE		(0 << 5)
#define PCM_INTF_CON1_SLAVE_MODE		(1 << 5)
#define PCM_INTF_CON1_FS_8K			(0 << 3)
#define PCM_INTF_CON1_FS_16K			(1 << 3)
#define PCM_INTF_CON1_FS_32K			(2 << 3)
#define PCM_INTF_CON1_FS_48K			(3 << 3)
#define PCM_INTF_CON1_SYNC_LEN(x)		(((x) - 1) << 9)
#define PCM_INTF_CON1_FORMAT(x)			((x) << 1)
#define PCM_INTF_CON1_SYNC_OUT_INV		BIT(23)
#define PCM_INTF_CON1_BCLK_OUT_INV		BIT(22)
#define PCM_INTF_CON1_SYNC_IN_INV		BIT(21)
#define PCM_INTF_CON1_BCLK_IN_INV		BIT(20)
#define PCM_INTF_CON1_BYPASS_ASRC		BIT(6)
#define PCM_INTF_CON1_EN			BIT(0)
#define PCM_INTF_CON1_CONFIG_MASK		(0xf1fffe)

/* PCM_INTF_CON2 (0x0640) */
#define PCM_INTF_CON2_LPBK_EN			BIT(8)

/* AFE_MPHONE_MULTI_CON0 (0x06a4) */
#define AFE_MPHONE_MULTI_CON0_SET_MASK		(0x3ffc07e)
#define AFE_MPHONE_MULTI_CON0_SDATA3_SEL(x)	(((x) & 0x7) << 23)
#define AFE_MPHONE_MULTI_CON0_SDATA2_SEL(x)	(((x) & 0x7) << 20)
#define AFE_MPHONE_MULTI_CON0_SDATA1_SEL(x)	(((x) & 0x7) << 17)
#define AFE_MPHONE_MULTI_CON0_SDATA0_SEL(x)	(((x) & 0x7) << 14)
#define AFE_MPHONE_MULTI_CON0_256DWORD_PERIOD	(0x3 << 4)
#define AFE_MPHONE_MULTI_CON0_128DWORD_PERIOD	(0x2 << 4)
#define AFE_MPHONE_MULTI_CON0_64DWORD_PERIOD	(0x1 << 4)
#define AFE_MPHONE_MULTI_CON0_32DWORD_PERIOD	(0x0 << 4)
#define AFE_MPHONE_MULTI_CON0_16BIT_SWAP	BIT(3)
#define AFE_MPHONE_MULTI_CON0_24BIT_DATA	(0x1 << 1)
#define AFE_MPHONE_MULTI_CON0_16BIT_DATA	(0x0 << 1)
#define AFE_MPHONE_MULTI_CON0_EN		BIT(0)

/* AFE_MPHONE_MULTI_CON1 (0x06a8) */
#define AFE_MPHONE_MULTI_CON1_SET_MASK		(0xfffff6f)
#define AFE_MPHONE_MULTI_CON1_SYNC_ON		BIT(24)
#define AFE_MPHONE_MULTI_CON1_24BIT_SWAP_BYPASS	BIT(22)
#define AFE_MPHONE_MULTI_CON1_NON_COMPACT_MODE	(0x1 << 19)
#define AFE_MPHONE_MULTI_CON1_COMPACT_MODE	(0x0 << 19)
#define AFE_MPHONE_MULTI_CON1_HBR_MODE		BIT(18)
#define AFE_MPHONE_MULTI_CON1_LRCK_32_CYCLE	(0x2 << 16)
#define AFE_MPHONE_MULTI_CON1_LRCK_24_CYCLE	(0x1 << 16)
#define AFE_MPHONE_MULTI_CON1_LRCK_16_CYCLE	(0x0 << 16)
#define AFE_MPHONE_MULTI_CON1_LRCK_INV		BIT(15)
#define AFE_MPHONE_MULTI_CON1_DELAY_DATA	BIT(14)
#define AFE_MPHONE_MULTI_CON1_LEFT_ALIGN	BIT(13)
#define AFE_MPHONE_MULTI_CON1_BCK_INV		BIT(6)
#define AFE_MPHONE_MULTI_CON1_BIT_NUM(x)	((((x) - 1) & 0x1f) << 8)
#define AFE_MPHONE_MULTI_CON1_CH_NUM(x)		((((x) >> 1) - 1) & 0x3)

/* AFE_CONN76 (0x07f0) */
#define AFE_CONN76_I10_I11_SEL_MASK		GENMASK(31, 29)
#define AFE_CONN76_I18_I19_SEL_MASK		GENMASK(28, 27)
#define AFE_CONN76_I10_I11_SEL_DMIC		(0 << 29)
#define AFE_CONN76_I10_I11_SEL_AMIC		(1 << 29)
#define AFE_CONN76_I10_I11_SEL_ETDM_IN1		(2 << 29)
#define AFE_CONN76_I10_I11_SEL_AMIC_FIFO	(4 << 29)
#define AFE_CONN76_I18_I19_SEL_ETDM_IN2		(0 << 27)
#define AFE_CONN76_I18_I19_SEL_AMIC		(1 << 27)
#define AFE_CONN76_I18_I19_SEL_AMIC_FIFO	(2 << 27)

/* AFE_GASRC0_NEW_CON0 (0x0800)
 * AFE_GASRC1_NEW_CON0 (0x0840)
 * AFE_GASRC2_NEW_CON0 (0x0880)
 * AFE_GASRC3_NEW_CON0 (0x08c0)
 */
#define GASRC_NEW_CON0_ONE_HEART			BIT(31)
#define GASRC_NEW_CON0_CHSET0_CLR_IIR_HISTORY	BIT(17)
#define GASRC_NEW_CON0_CHSET0_OFS_SEL_MASK	GENMASK(15, 14)
#define GASRC_NEW_CON0_CHSET0_OFS_SEL_TX		(0 << 14)
#define GASRC_NEW_CON0_CHSET0_OFS_SEL_RX		(1 << 14)
#define GASRC_NEW_CON0_CHSET0_IFS_SEL_MASK	GENMASK(13, 12)
#define GASRC_NEW_CON0_CHSET0_IFS_SEL_TX		(3 << 12)
#define GASRC_NEW_CON0_CHSET0_IFS_SEL_RX		(2 << 12)
#define GASRC_NEW_CON0_CHSET0_IIR_EN		BIT(11)
#define GASRC_NEW_CON0_CHSET0_IIR_STAGE(x)	(((x) - 1) << 8)
#define GASRC_NEW_CON0_CHSET0_IIR_STAGE_MASK	GENMASK(10, 8)
#define GASRC_NEW_CON0_CHSET_STR_CLR		BIT(4)
#define GASRC_NEW_CON0_COEFF_SRAM_CTRL		BIT(1)
#define GASRC_NEW_CON0_ASM_ON				BIT(0)


/* AFE_GASRC0_NEW_CON6 (0x0818)
 * AFE_GASRC1_NEW_CON6 (0x0858)
 * AFE_GASRC2_NEW_CON6 (0x0898)
 * AFE_GASRC3_NEW_CON6 (0x08d8)
 */
#define GASRC_NEW_CON6_FREQ_CALI_CYCLE_MASK	GENMASK(31, 16)
#define GASRC_NEW_CON6_FREQ_CALI_CYCLE(x)	(((x - 1) & 0xffff) << 16)
#define GASRC_NEW_CON6_AUTO_TUNE_FREQ3	BIT(12)
#define GASRC_NEW_CON6_COMP_FREQ_RES_EN	BIT(11)
#define GASRC_NEW_CON6_FREQ_CALI_BP_DGL	BIT(7)
#define GASRC_NEW_CON6_AUTO_TUNE_FREQ2	BIT(3)
#define GASRC_NEW_CON6_FREQ_CALI_AUTO_RESTART	BIT(2)
#define GASRC_NEW_CON6_CALI_USE_FREQ_OUT	BIT(1)
#define GASRC_NEW_CON6_CALI_EN				BIT(0)

/* AFE_GASRC0_NEW_CON7 (0x081c)
 * AFE_GASRC1_NEW_CON7 (0x085c)
 * AFE_GASRC2_NEW_CON7 (0x089c)
 * AFE_GASRC3_NEW_CON7 (0x08dc)
 */
#define GASRC_NEW_CON7_FREQ_CALC_DENOMINATOR_MASK	GENMASK(23, 0)
#define GASRC_NEW_CON7_FREQ_CALC_DENOMINATOR_49M	(0x3C00)
#define GASRC_NEW_CON7_FREQ_CALC_DENOMINATOR_45M	(0x3720)

/* AFE_GASRC0_NEW_CON13 (0x0834)
 * AFE_GASRC0_NEW_CON14 (0x0838)
 * AFE_GASRC1_NEW_CON13 (0x0874)
 * AFE_GASRC1_NEW_CON14 (0x0878)
 * AFE_GASRC2_NEW_CON13 (0x08b4)
 * AFE_GASRC2_NEW_CON14 (0x08b8)
 * AFE_GASRC3_NEW_CON13 (0x08f4)
 * AFE_GASRC3_NEW_CON14 (0x08f8)
 */
#define GASRC_NEW_CON_FREQ_CALI_AUTORST_TH_MASK	GENMASK(23, 0)

/* DMIC_TOP_CON  (0x1A00)
 * DMIC2_TOP_CON (0x1A58)
 * DMIC3_TOP_CON (0x1AB0)
 * DMIC4_TOP_CON (0x1B08)
 */
#define DMIC_TOP_CON_DMIC_SGEN_RAMPGEN_EN		BIT(30)
#define DMIC_TOP_CON_DMIC_ONE_HEART_MODE		BIT(29)
#define DMIC_TOP_CON_DMIC_RAMPGEN_RON			BIT(28)
#define DMIC_TOP_CON_DMIC_RAMPGEN_LON			BIT(27)
#define DMIC_TOP_CON_DMIC_TWO_WIRE_MODE			BIT(26)
#define DMIC_TOP_CON_DMIC_CK_PHASE_SEL_CH2(x)		((x) << 23)
#define DMIC_TOP_CON_DMIC_CK_PHASE_SEL_CH1(x)		((x) << 20)
#define DMIC_TOP_CON_DMIC_TIMING_ON			BIT(19)
#define DMIC_TOP_CON_DMIC_SGEN_RON			BIT(18)
#define DMIC_TOP_CON_DMIC_SGEN_LON			BIT(17)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_0DB		(7 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_6DB		(6 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_12DB		(5 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_18DB		(4 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_24DB		(3 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_30DB		(2 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_36DB		(1 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_AMP_DIV_42DB		(0 << 13)
#define DMIC_TOP_CON_DMIC_SGEN_RAMPGEN_FREQ_DIV(x)	((x) << 8)
#define DMIC_TOP_CON_DMIC_IIR_ON			BIT(7)
#define DMIC_TOP_CON_DMIC_IIR_MODE(x)			((x) << 4)
#define DMIC_TOP_CON_DMIC_VOICE_MODE_8K			(0 << 2)
#define DMIC_TOP_CON_DMIC_VOICE_MODE_16K		(1 << 2)
#define DMIC_TOP_CON_DMIC_VOICE_MODE_32K		(2 << 2)
#define DMIC_TOP_CON_DMIC_VOICE_MODE_44D1K		(3 << 2)
#define DMIC_TOP_CON_DMIC_VOICE_MODE_48K		(3 << 2)
#define DMIC_TOP_CON_DMIC_DMSEL_48K			(0 << 1)
#define DMIC_TOP_CON_DMIC_DMSEL_44D1K			(1 << 1)
#define DMIC_TOP_CON_DMIC_CIC_ON			BIT(0)
#define DMIC_TOP_CON_CONFIG_MASK			(0x27F000FE)

/* ETDM_COWORK_CON0 (0x22f0) */
#define ETDM_COWORK_CON0_TDM_IN1_SLV_SEL_MASK		GENMASK(27, 24)
#define ETDM_COWORK_CON0_TDM_IN1_SLV_SEL_IN1_SLV	(0x1 << 24)
#define ETDM_COWORK_CON0_TDM_IN1_SLV_SEL_OUT1_MAS	(0x8 << 24)
#define ETDM_COWORK_CON0_TDM_IN1_SLV_SEL_OUT2_MAS	(0xa << 24)

/* ETDM_COWORK_CON1 (0x22f4) */
#define ETDM_COWORK_CON1_TDM_IN1_DAT0_SEL_MASK		GENMASK(3, 0)
#define ETDM_COWORK_CON1_TDM_IN1_DAT1_3_SEL_MASK	GENMASK(7, 4)
#define ETDM_COWORK_CON1_TDM_IN2_DAT0_SEL_MASK		GENMASK(19, 16)
#define ETDM_COWORK_CON1_TDM_IN2_DAT1_3_SEL_MASK	GENMASK(23, 20)
#define ETDM_COWORK_CON1_TDM_IN2_SLV_SEL_MASK		GENMASK(11, 8)
#define ETDM_COWORK_CON1_TDM_IN1_DAT0_SEL_PAD		(0x0)
#define ETDM_COWORK_CON1_TDM_IN1_DAT0_SEL_OUT1		(0x8)
#define ETDM_COWORK_CON1_TDM_IN1_DAT0_SEL_OUT2		(0xa)
#define ETDM_COWORK_CON1_TDM_IN1_DAT1_3_SEL_PAD		(0x0 << 4)
#define ETDM_COWORK_CON1_TDM_IN1_DAT1_3_SEL_OUT1	(0x8 << 4)
#define ETDM_COWORK_CON1_TDM_IN1_DAT1_3_SEL_OUT2	(0xa << 4)
#define ETDM_COWORK_CON1_TDM_IN2_DAT0_SEL_PAD		(0x2 << 16)
#define ETDM_COWORK_CON1_TDM_IN2_DAT0_SEL_OUT1		(0x8 << 16)
#define ETDM_COWORK_CON1_TDM_IN2_DAT0_SEL_OUT2		(0xa << 16)
#define ETDM_COWORK_CON1_TDM_IN2_DAT1_3_SEL_PAD		(0x2 << 20)
#define ETDM_COWORK_CON1_TDM_IN2_DAT1_3_SEL_OUT1	(0x8 << 20)
#define ETDM_COWORK_CON1_TDM_IN2_DAT1_3_SEL_OUT2	(0xa << 20)
#define ETDM_COWORK_CON1_TDM_IN2_SLV_SEL_IN2_SLV	(0x3 << 8)
#define ETDM_COWORK_CON1_TDM_IN2_SLV_SEL_OUT1_MAS	(0x8 << 8)
#define ETDM_COWORK_CON1_TDM_IN2_SLV_SEL_OUT2_MAS	(0xa << 8)
#define ETDM_COWORK_CON1_TDM_IN2_BYPASS_INTERCONN	BIT(24)

/* ETDM_COWORK_CON3 (0x22fc) */
#define ETDM_COWORK_CON3_OUT1_USE_SINEGEN	BIT(28)

#define UL_REORDER_START_DATA(x)		(((x) & 0xf) << 8)
#define UL_REORDER_NO_BYPASS			BIT(6)
#define UL_REORDER_EN				BIT(4)
#define UL_REORDER_CHANNEL(x)			(((x) - 1))
#define UL_REORDER_CTRL_MASK			(0xfef)

#define ETDM_CON0_CH_NUM(x)			(((x) - 1) << 23)
#define ETDM_CON0_WORD_LEN(x)			(((x) - 1) << 16)
#define ETDM_CON0_BIT_LEN(x)			(((x) - 1) << 11)
#define ETDM_CON0_FORMAT(x)			((x) << 6)
#define ETDM_CON0_MASTER_LRCK_INV		BIT(30)
#define ETDM_CON0_MASTER_BCK_INV		BIT(29)
#define ETDM_CON0_SLAVE_LRCK_INV		BIT(28)
#define ETDM_CON0_SLAVE_BCK_INV			BIT(27)
#define ETDM_CON0_SLAVE_MODE			BIT(5)
#define ETDM_CON0_SYNC_MODE			BIT(1)

#define ETDM_CON1_MCLK_OUTPUT			BIT(16)
#define ETDM_CON1_LRCK_MANUAL_MODE		(0 << 29)
#define ETDM_CON1_LRCK_AUTO_MODE		(1 << 29)
#define ETDM_CON1_BCK_FROM_DIVIDER		BIT(30)

#define ETDM_CON4_ASYNC_RESET			BIT(11)

#define ETDM_IN_CON0_CTRL_MASK			(0x7f9ff9e2)
#define ETDM_IN_CON1_CTRL_MASK			(0x7ff10000)
#define ETDM_IN_CON2_CTRL_MASK			(0x840f801f)
#define ETDM_IN_CON3_CTRL_MASK			(0x3c000000)

#define ETDM_IN_CON1_LRCK_WIDTH(x)		(((x) - 1) << 20)
#define ETDM_IN_CON2_MULTI_IP_CH(x)		(((x) - 1) << 16)
#define ETDM_IN_CON2_MULTI_IP_2CH_MODE		BIT(31)
#define ETDM_IN_CON2_MULTI_IP_ONE_DATA		BIT(15)
#define ETDM_IN_CON2_UPDATE_POINT_AUTO_DIS	(0 << 26)
#define ETDM_IN_CON2_UPDATE_POINT_AUTO_EN	(1 << 26)
#define ETDM_IN_CON2_UPDATE_POINT(x)		((x) & 0x1f)
#define ETDM_IN_CON3_FS(x)			(((x) & 0x1f) << 26)

#define ETDM_OUT_CON0_CTRL_MASK			(0x7f9ff9e2)
#define ETDM_OUT_CON1_CTRL_MASK			(0x7ff10000)
#define ETDM_OUT_CON4_CTRL_MASK			(0x1f)

#define ETDM_OUT_CON1_LRCK_WIDTH(x)		(((x) - 1) << 20)
#define ETDM_OUT_CON4_FS(x)			(((x) & 0x1f) << 0)
#define ETDM_OUT_CON4_CONN_FS(x)		(((x) & 0x1f) << 24)

/* ETDM_OUT2_CON4 (0x23b0) */
#define ETDM_OUT_CON4_INTERCONN_EN_SEL_MASK	(0x1f000000)

/* GASRC_CFG0 (0x2400) */
#define GASRC_CFG0_GASRC0_SOFT_RST		BIT(0)
#define GASRC_CFG0_GASRC1_SOFT_RST		BIT(8)
#define GASRC_CFG0_GASRC2_SOFT_RST		BIT(16)
#define GASRC_CFG0_GASRC3_SOFT_RST		BIT(24)
#define GASRC_CFG0_GASRC0_LRCK_SEL_MASK	GENMASK(6, 4)
#define GASRC_CFG0_GASRC0_LRCK_SEL(x)	(((x) & 0x7) << 4)
#define GASRC_CFG0_GASRC1_LRCK_SEL_MASK	GENMASK(14, 12)
#define GASRC_CFG0_GASRC1_LRCK_SEL(x)	(((x) & 0x7) << 12)
#define GASRC_CFG0_GASRC2_LRCK_SEL_MASK	GENMASK(22, 20)
#define GASRC_CFG0_GASRC2_LRCK_SEL(x)	(((x) & 0x7) << 20)
#define GASRC_CFG0_GASRC3_LRCK_SEL_MASK	GENMASK(30, 28)
#define GASRC_CFG0_GASRC3_LRCK_SEL(x)	(((x) & 0x7) << 28)
#define GASRC_CFG0_GASRC0_USE_SEL_MASK	BIT(1)
#define GASRC_CFG0_GASRC0_USE_SEL(x)	((x) << 1)
#define GASRC_CFG0_GASRC1_USE_SEL_MASK	BIT(9)
#define GASRC_CFG0_GASRC1_USE_SEL(x)	((x) << 9)
#define GASRC_CFG0_GASRC2_USE_SEL_MASK	BIT(17)
#define GASRC_CFG0_GASRC2_USE_SEL(x)	((x) << 17)
#define GASRC_CFG0_GASRC3_USE_SEL_MASK	BIT(25)
#define GASRC_CFG0_GASRC3_USE_SEL(x)	((x) << 25)

/* GASRC_TIMING_CON0 (0x2408) */
#define GASRC_TIMING_CON0_GASRC0_IN_MODE(x)	(((x) & 0x1f) << 0)
#define GASRC_TIMING_CON0_GASRC1_IN_MODE(x)	(((x) & 0x1f) << 5)
#define GASRC_TIMING_CON0_GASRC2_IN_MODE(x)	(((x) & 0x1f) << 10)
#define GASRC_TIMING_CON0_GASRC3_IN_MODE(x)	(((x) & 0x1f) << 15)
#define GASRC_TIMING_CON0_GASRC0_IN_MODE_MASK	GENMASK(4, 0)
#define GASRC_TIMING_CON0_GASRC1_IN_MODE_MASK	GENMASK(9, 5)
#define GASRC_TIMING_CON0_GASRC2_IN_MODE_MASK	GENMASK(14, 10)
#define GASRC_TIMING_CON0_GASRC3_IN_MODE_MASK	GENMASK(19, 15)

/* GASRC_TIMING_CON1 (0x240c) */
#define GASRC_TIMING_CON1_GASRC0_OUT_MODE(x)	(((x) & 0x1f) << 0)
#define GASRC_TIMING_CON1_GASRC1_OUT_MODE(x)	(((x) & 0x1f) << 5)
#define GASRC_TIMING_CON1_GASRC2_OUT_MODE(x)	(((x) & 0x1f) << 10)
#define GASRC_TIMING_CON1_GASRC3_OUT_MODE(x)	(((x) & 0x1f) << 15)
#define GASRC_TIMING_CON1_GASRC0_OUT_MODE_MASK	GENMASK(4, 0)
#define GASRC_TIMING_CON1_GASRC1_OUT_MODE_MASK	GENMASK(9, 5)
#define GASRC_TIMING_CON1_GASRC2_OUT_MODE_MASK	GENMASK(14, 10)
#define GASRC_TIMING_CON1_GASRC3_OUT_MODE_MASK	GENMASK(19, 15)

#define BLOCK_DPIDLE_REG 0xb6c
#define BLOCK_DPIDLE_REG_BIT 31
#define BLOCK_DPIDLE_REG_MASK (1 << BLOCK_DPIDLE_REG_BIT)
#define BLOCK_DPIDLE_REG_BIT_ON  (1 << BLOCK_DPIDLE_REG_BIT)
#define BLOCK_DPIDLE_REG_BIT_OFF (0 << BLOCK_DPIDLE_REG_BIT)

#endif
