# CEPARCO Integrating Project: Simplified RISC-V Simulator

## Updates (13 November 2025)

[Short demo video](https://drive.google.com/file/d/1CNoDc2ll5lurYX4iQ_8idGqS7uOwHeM4/view?usp=sharing)

We have implemented error checking and parsing the subset of RISC-V instructions assigned to our group, and have implemented registers and memory. Clicking "run" will now also place the relevant opcodes for the instructions into memory, starting at address `0x0080`.
