{"seeAlsoSections":[{"generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage"],"title":"Entity and Architecture Definitions"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include"},"schemaVersion":{"major":0,"minor":3,"patch":0},"relationshipsSections":[{"kind":"relationships","type":"conformsTo","identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"title":"Conforms To"}],"sections":[],"abstract":[{"type":"text","text":"A type for representing VHDL include statements."}],"variants":[{"paths":["\/documentation\/vhdlparsing\/include"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Include","kind":"identifier"}]}]}],"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/==(_:_:)"],"title":"Operators"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/include(statement:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/library(value:)"],"title":"Enumeration Cases"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/init(rawValue:)"],"title":"Initializers"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/rawValue-swift.property"],"title":"Instance Properties"},{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/RawValue-swift.typealias"],"title":"Type Aliases"},{"generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/RawRepresentable-Implementations"],"title":"Default Implementations"}],"metadata":{"modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing7IncludeO","role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","roleHeading":"Enumeration","navigatorTitle":[{"kind":"identifier","text":"Include"}],"symbolKind":"enum"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/Include/rawValue-swift.property":{"abstract":[{"type":"text","text":"The VHDL code equivalent to this include."}],"role":"symbol","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/rawValue-swift.property","kind":"symbol","url":"\/documentation\/vhdlparsing\/include\/rawvalue-swift.property","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"}],"title":"rawValue"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/documentation/VHDLParsing/Include/RawValue-swift.typealias":{"abstract":[{"text":"The raw value is a string.","type":"text"}],"title":"Include.RawValue","navigatorTitle":[{"text":"RawValue","kind":"identifier"}],"fragments":[{"text":"typealias","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RawValue","kind":"identifier"}],"kind":"symbol","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/RawValue-swift.typealias","url":"\/documentation\/vhdlparsing\/include\/rawvalue-swift.typealias","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/Include/==(_:_:)":{"url":"\/documentation\/vhdlparsing\/include\/==(_:_:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"=="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":", "},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"type":"topic","title":"==(_:_:)","kind":"symbol","abstract":[{"type":"text","text":"Equality operation."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/==(_:_:)","role":"symbol"},"doc://VHDLParsing/Se":{"type":"unresolvable","title":"Swift.Decodable","identifier":"doc:\/\/VHDLParsing\/Se"},"doc://VHDLParsing/documentation/VHDLParsing/Include/RawRepresentable-Implementations":{"kind":"article","abstract":[],"role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/RawRepresentable-Implementations","type":"topic","title":"RawRepresentable Implementations","url":"\/documentation\/vhdlparsing\/include\/rawrepresentable-implementations"},"doc://VHDLParsing/SE":{"identifier":"doc:\/\/VHDLParsing\/SE","title":"Swift.Encodable","type":"unresolvable"},"doc://VHDLParsing/SY":{"identifier":"doc:\/\/VHDLParsing\/SY","title":"Swift.RawRepresentable","type":"unresolvable"},"doc://VHDLParsing/SQ":{"identifier":"doc:\/\/VHDLParsing\/SQ","title":"Swift.Equatable","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing/Include/library(value:)":{"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"library"},{"kind":"text","text":"("},{"kind":"externalParam","text":"value"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":")"}],"kind":"symbol","type":"topic","title":"Include.library(value:)","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/library(value:)","abstract":[{"type":"text","text":"Include a library."}],"url":"\/documentation\/vhdlparsing\/include\/library(value:)"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/Include/init(rawValue:)":{"title":"init(rawValue:)","url":"\/documentation\/vhdlparsing\/include\/init(rawvalue:)","abstract":[{"text":"Create an include from the VHDL representation.","type":"text"}],"kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/init(rawValue:)","role":"symbol","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody":{"kind":"symbol","abstract":[{"type":"text","text":"A package body implementation."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}],"type":"topic","title":"PackageBody","url":"\/documentation\/vhdlparsing\/packagebody"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/SH":{"identifier":"doc:\/\/VHDLParsing\/SH","title":"Swift.Hashable","type":"unresolvable"},"doc://VHDLParsing/documentation/VHDLParsing/Include/include(statement:)":{"abstract":[{"type":"text","text":"Use a module from a library."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/include(statement:)","url":"\/documentation\/vhdlparsing\/include\/include(statement:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"include","kind":"identifier"},{"text":"(","kind":"text"},{"text":"statement","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"UseStatement","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12UseStatementV"},{"text":")","kind":"text"}],"title":"Include.include(statement:)","type":"topic","kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"},"doc://VHDLParsing/documentation/VHDLParsing/Include/Equatable-Implementations":{"title":"Equatable Implementations","type":"topic","role":"collectionGroup","kind":"article","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include\/Equatable-Implementations","url":"\/documentation\/vhdlparsing\/include\/equatable-implementations","abstract":[]},"doc://VHDLParsing/s8SendableP":{"type":"unresolvable","title":"Swift.Sendable","identifier":"doc:\/\/VHDLParsing\/s8SendableP"}}}