{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600727716194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600727716201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 01:35:15 2020 " "Processing started: Tue Sep 22 01:35:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600727716201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727716201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_v2 -c frequency_meter_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_v2 -c frequency_meter_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727716202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600727717464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600727717467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/petry/onedrive/documents/github/frequency_meter/freq_m_module/freq_m_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/petry/onedrive/documents/github/frequency_meter/freq_m_module/freq_m_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_m_module " "Found entity 1: freq_m_module" {  } { { "../freq_m_module/freq_m_module.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/freq_m_module/freq_m_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/spi_slave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/SEG_HEX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_freq " "Found entity 1: Mux_freq" {  } { { "Mux_freq.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Mux_freq.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_4 " "Found entity 1: Counter_4" {  } { { "Counter_4.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_temp " "Found entity 1: PLL_temp" {  } { { "PLL_temp.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_temp/pll_temp_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_temp/pll_temp_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_temp_0002 " "Found entity 1: PLL_temp_0002" {  } { { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_temp_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_temp_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_temp_1 " "Found entity 1: PLL_temp_1" {  } { { "PLL_temp_1.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_temp_1/pll_temp_1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_temp_1/pll_temp_1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_temp_1_0002 " "Found entity 1: PLL_temp_1_0002" {  } { { "PLL_temp_1/PLL_temp_1_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_acur1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_acur1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_acur1 " "Found entity 1: PLL_acur1" {  } { { "PLL_acur1.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_acur1/pll_acur1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_acur1/pll_acur1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_acur1_0002 " "Found entity 1: PLL_acur1_0002" {  } { { "PLL_acur1/PLL_acur1_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_accur.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_accur.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_accur " "Found entity 1: PLL_accur" {  } { { "PLL_accur.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_accur/pll_accur_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_accur/pll_accur_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_accur_0002 " "Found entity 1: PLL_accur_0002" {  } { { "PLL_accur/PLL_accur_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_buf_in.v 2 2 " "Found 2 design units, including 2 entities, in source file lvds_buf_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_BUF_IN_iobuf_in_6pi " "Found entity 1: LVDS_BUF_IN_iobuf_in_6pi" {  } { { "LVDS_BUF_IN.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/LVDS_BUF_IN.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733630 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_BUF_IN " "Found entity 2: LVDS_BUF_IN" {  } { { "LVDS_BUF_IN.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/LVDS_BUF_IN.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_buf_out.v 2 2 " "Found 2 design units, including 2 entities, in source file lvds_buf_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_BUF_OUT_iobuf_out_ukt " "Found entity 1: LVDS_BUF_OUT_iobuf_out_ukt" {  } { { "LVDS_BUF_OUT.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/LVDS_BUF_OUT.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733680 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_BUF_OUT " "Found entity 2: LVDS_BUF_OUT" {  } { { "LVDS_BUF_OUT.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/LVDS_BUF_OUT.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_RX " "Found entity 1: LVDS_RX" {  } { { "LVDS_RX.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/LVDS_RX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oct.v 2 2 " "Found 2 design units, including 2 entities, in source file oct.v" { { "Info" "ISGN_ENTITY_NAME" "1 OCT_alt_oct_power_k4e " "Found entity 1: OCT_alt_oct_power_k4e" {  } { { "OCT.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/OCT.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733744 ""} { "Info" "ISGN_ENTITY_NAME" "2 OCT " "Found entity 2: OCT" {  } { { "OCT.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/OCT.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727733744 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "frequency_meter_v2.v(159) " "Verilog HDL Module Instantiation warning at frequency_meter_v2.v(159): ignored dangling comma in List of Port Connections" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1600727733909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "frequency_meter_v2.v(176) " "Verilog HDL Module Instantiation warning at frequency_meter_v2.v(176): ignored dangling comma in List of Port Connections" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1600727733909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "frequency_meter_v2.v(296) " "Verilog HDL Module Instantiation warning at frequency_meter_v2.v(296): ignored dangling comma in List of Port Connections" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 296 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1600727733910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frequency_meter_v2.v 1 1 " "Using design file frequency_meter_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_meter_v2 " "Found entity 1: frequency_meter_v2" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727733914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600727733914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_meter_v2 " "Elaborating entity \"frequency_meter_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600727733921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sclr_b frequency_meter_v2.v(51) " "Verilog HDL or VHDL warning at frequency_meter_v2.v(51): object \"sclr_b\" assigned a value but never read" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600727733923 "|frequency_meter_v2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i frequency_meter_v2.v(51) " "Verilog HDL or VHDL warning at frequency_meter_v2.v(51): object \"aclr_i\" assigned a value but never read" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600727733923 "|frequency_meter_v2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] frequency_meter_v2.v(26) " "Output port \"LEDR\[9..3\]\" at frequency_meter_v2.v(26) has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600727733930 "|frequency_meter_v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:u0 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:u0\"" {  } { { "frequency_meter_v2.v" "u0" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727733986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_temp PLL_temp:pll_0 " "Elaborating entity \"PLL_temp\" for hierarchy \"PLL_temp:pll_0\"" {  } { { "frequency_meter_v2.v" "pll_0" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_temp_0002 PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst " "Elaborating entity \"PLL_temp_0002\" for hierarchy \"PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\"" {  } { { "PLL_temp.v" "pll_temp_inst" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_temp/PLL_temp_0002.v" "altera_pll_i" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734125 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600727734209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 9 " "Parameter \"number_of_clocks\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 700.000000 MHz " "Parameter \"output_clock_frequency0\" = \"700.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 200.000000 MHz " "Parameter \"output_clock_frequency2\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 233.333333 MHz " "Parameter \"output_clock_frequency3\" = \"233.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 280.000000 MHz " "Parameter \"output_clock_frequency4\" = \"280.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 350.000000 MHz " "Parameter \"output_clock_frequency5\" = \"350.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 466.666666 MHz " "Parameter \"output_clock_frequency6\" = \"466.666666 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 25.000000 MHz " "Parameter \"output_clock_frequency7\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 5.000000 MHz " "Parameter \"output_clock_frequency8\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734274 ""}  } { { "PLL_temp/PLL_temp_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600727734274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_temp_1 PLL_temp_1:pll_1 " "Elaborating entity \"PLL_temp_1\" for hierarchy \"PLL_temp_1:pll_1\"" {  } { { "frequency_meter_v2.v" "pll_1" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_temp_1_0002 PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst " "Elaborating entity \"PLL_temp_1_0002\" for hierarchy \"PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\"" {  } { { "PLL_temp_1.v" "pll_temp_1_inst" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_temp_1/PLL_temp_1_0002.v" "altera_pll_i" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734326 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600727734402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_temp_1/PLL_temp_1_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 9 " "Parameter \"number_of_clocks\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 150.000000 MHz " "Parameter \"output_clock_frequency2\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 171.428571 MHz " "Parameter \"output_clock_frequency3\" = \"171.428571 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 133.333333 MHz " "Parameter \"output_clock_frequency4\" = \"133.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 109.090909 MHz " "Parameter \"output_clock_frequency5\" = \"109.090909 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 75.000000 MHz " "Parameter \"output_clock_frequency6\" = \"75.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 30.000000 MHz " "Parameter \"output_clock_frequency7\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 5.000000 MHz " "Parameter \"output_clock_frequency8\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734454 ""}  } { { "PLL_temp_1/PLL_temp_1_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600727734454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_acur1 PLL_acur1:pll_2 " "Elaborating entity \"PLL_acur1\" for hierarchy \"PLL_acur1:pll_2\"" {  } { { "frequency_meter_v2.v" "pll_2" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_acur1_0002 PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst " "Elaborating entity \"PLL_acur1_0002\" for hierarchy \"PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\"" {  } { { "PLL_acur1.v" "pll_acur1_inst" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_acur1/PLL_acur1_0002.v" "altera_pll_i" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734503 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600727734527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_acur1/PLL_acur1_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.396825 MHz " "Parameter \"output_clock_frequency0\" = \"100.396825 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734559 ""}  } { { "PLL_acur1/PLL_acur1_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600727734559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_accur PLL_accur:pll_3 " "Elaborating entity \"PLL_accur\" for hierarchy \"PLL_accur:pll_3\"" {  } { { "frequency_meter_v2.v" "pll_3" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_accur_0002 PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst " "Elaborating entity \"PLL_accur_0002\" for hierarchy \"PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\"" {  } { { "PLL_accur.v" "pll_accur_inst" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_accur/PLL_accur_0002.v" "altera_pll_i" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734612 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600727734633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_accur/PLL_accur_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.396825 MHz " "Parameter \"reference_clock_frequency\" = \"100.396825 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 99.998424 MHz " "Parameter \"output_clock_frequency0\" = \"99.998424 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734663 ""}  } { { "PLL_accur/PLL_accur_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600727734663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_m_module freq_m_module:freq_meter " "Elaborating entity \"freq_m_module\" for hierarchy \"freq_m_module:freq_meter\"" {  } { { "frequency_meter_v2.v" "freq_meter" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter freq_m_module:freq_meter\|Counter:b_c " "Elaborating entity \"Counter\" for hierarchy \"freq_m_module:freq_meter\|Counter:b_c\"" {  } { { "../freq_m_module/freq_m_module.v" "b_c" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/freq_m_module/freq_m_module.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter.v" "LPM_COUNTER_component" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727734828 ""}  } { { "Counter.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600727734828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uui " "Found entity 1: cntr_uui" {  } { { "db/cntr_uui.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_uui.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727734890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727734890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uui freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated " "Elaborating entity \"cntr_uui\" for hierarchy \"freq_m_module:freq_meter\|Counter:b_c\|lpm_counter:LPM_COUNTER_component\|cntr_uui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_4 Counter_4:count_n_freq " "Elaborating entity \"Counter_4\" for hierarchy \"Counter_4:count_n_freq\"" {  } { { "frequency_meter_v2.v" "count_n_freq" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter_4.v" "LPM_COUNTER_component" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727734982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\"" {  } { { "Counter_4.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727735014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 1 " "Parameter \"lpm_avalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727735015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727735015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727735015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727735015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600727735015 ""}  } { { "Counter_4.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600727735015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r5j " "Found entity 1: cntr_r5j" {  } { { "db/cntr_r5j.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_r5j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727735082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727735082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r5j Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated " "Elaborating entity \"cntr_r5j\" for hierarchy \"Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727735083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi\"" {  } { { "frequency_meter_v2.v" "spi" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727735106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_slave.v(74) " "Verilog HDL assignment warning at spi_slave.v(74): truncated value with size 32 to match size of target (4)" {  } { { "spi_slave.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/spi_slave.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600727735107 "|frequency_meter_v2|spi_slave:spi"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g584 " "Found entity 1: altsyncram_g584" {  } { { "db/altsyncram_g584.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/altsyncram_g584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727738484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727738484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727738815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727738815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727738965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727738965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d9i " "Found entity 1: cntr_d9i" {  } { { "db/cntr_d9i.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_d9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727739137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727739137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727739234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727739234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727739368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727739368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727739550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727739550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727739642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727739642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727739772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727739772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727739857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727739857 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727740684 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600727740872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.22.02:35:48 Progress: Loading sld6878e44d/alt_sld_fab_wrapper_hw.tcl " "2020.09.22.02:35:48 Progress: Loading sld6878e44d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727748047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727752813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727753056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727758084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727758246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727758415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727758599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727758607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727758608 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600727759393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6878e44d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6878e44d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6878e44d/alt_sld_fab.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/ip/sld6878e44d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727759708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727759708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727759822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727759822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727759840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727759840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727759937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727759937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727760054 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727760054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727760054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/ip/sld6878e44d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600727760158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727760158 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"PLL_accur:pll_3\|PLL_accur_0002:pll_accur_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL_accur/PLL_accur_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v" 85 0 0 } } { "PLL_accur.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur.v" 19 0 0 } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727762013 "|frequency_meter_v2|PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst|altera_pll:altera_pll_i|general[0].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"PLL_acur1:pll_2\|PLL_acur1_0002:pll_acur1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL_acur1/PLL_acur1_0002.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v" 85 0 0 } } { "PLL_acur1.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1.v" 20 0 0 } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727762013 "|frequency_meter_v2|PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1600727762013 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1600727762013 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1600727762938 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1600727763092 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1600727763092 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600727763214 "|frequency_meter_v2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600727763214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727763392 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 228 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 228 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1600727766123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "31 0 18 0 0 " "Adding 31 node(s), including 0 DDIO, 18 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600727766294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600727766294 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1600727766881 ""}  } { { "altera_pll.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1600727766881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DIN " "No output dependent on input pin \"SPI_DIN\"" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600727767131 "|frequency_meter_v2|SPI_DIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600727767131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2063 " "Implemented 2063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600727767150 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600727767150 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1600727767150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1831 " "Implemented 1831 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600727767150 ""} { "Info" "ICUT_CUT_TM_RAMS" "97 " "Implemented 97 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1600727767150 ""} { "Info" "ICUT_CUT_TM_PLLS" "18 " "Implemented 18 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1600727767150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600727767150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5136 " "Peak virtual memory: 5136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600727767302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 01:36:07 2020 " "Processing ended: Tue Sep 22 01:36:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600727767302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600727767302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600727767302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600727767302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1600727769177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600727769191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 01:36:08 2020 " "Processing started: Tue Sep 22 01:36:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600727769191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600727769191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frequency_meter_v2 -c frequency_meter_v2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frequency_meter_v2 -c frequency_meter_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600727769193 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600727769398 ""}
{ "Info" "0" "" "Project  = frequency_meter_v2" {  } {  } 0 0 "Project  = frequency_meter_v2" 0 0 "Fitter" 0 0 1600727769399 ""}
{ "Info" "0" "" "Revision = frequency_meter_v2" {  } {  } 0 0 "Revision = frequency_meter_v2" 0 0 "Fitter" 0 0 1600727769399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1600727769669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600727769693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_meter_v2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"frequency_meter_v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600727769853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600727769923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600727769923 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1600727770060 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1600727770094 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1600727770586 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600727771200 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600727771295 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 112 " "No exact pin location assignment(s) for 36 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1600727771684 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "2 " "2 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "lvds_out lvds_out(n) " "differential I/O pin \"lvds_out\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"lvds_out(n)\"." {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_out } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_out" } { 0 "lvds_out(n)" } } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 217 14046 14942 0 0 ""} { 0 { 0 ""} 0 413 14046 14942 0 0 ""}  }  } } { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_out(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1600727787798 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "lvds_in lvds_in(n) " "differential I/O pin \"lvds_in\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"lvds_in(n)\"." {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_in } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_in" } { 0 "lvds_in(n)" } } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 216 14046 14942 0 0 ""} { 0 { 0 ""} 0 412 14046 14942 0 0 ""}  }  } } { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_in(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1600727787798 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1600727787798 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1600727788239 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Info" "IFPP_BACKTRACK_COUNTS" "" "The following components had the most difficulty being legally placed:" { { "Info" "IFPP_NAME" "fractional PLL PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL (60%) " "fractional PLL PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL (60%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_NAME" "fractional PLL PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL (40%) " "fractional PLL PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL (40%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 14987 "The following components had the most difficulty being legally placed:" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "1 fractional PLL, which is within Altera PLL PLL_temp_1 " "The Fitter cannot place 1 fractional PLL, which is within Altera PLL PLL_temp_1." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "fractional PLL PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "The fractional PLL name(s): PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "4 " "No legal location could be found out of 4 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECCLK_IMPOSSIBLE_PATH" "PLL output counter global or regional clock driver PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 " "No paths exist from PLL output counter to global or regional clock driver PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0" { { "Error" "ECCLK_PLL_OUTPUT_COUNTER_CANNOT_ROUTE_TO_DESTINATION_TYPE" "PLL output counter clock driver " "PLL output counter cannot route to any clock driver" {  } {  } 0 11091 "%1!s! cannot route to any %2!s!" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_NAME" "4 locations affected " "4 locations affected" { { "Info" "IFPP_NAME" "PLLOUTPUTCOUNTER_X0_Y14_N1 " "PLLOUTPUTCOUNTER_X0_Y14_N1" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_NAME" "PLLOUTPUTCOUNTER_X0_Y15_N1 " "PLLOUTPUTCOUNTER_X0_Y15_N1" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_NAME" "PLLOUTPUTCOUNTER_X0_Y16_N1 " "PLLOUTPUTCOUNTER_X0_Y16_N1" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_NAME" "PLLOUTPUTCOUNTER_X0_Y17_N1 " "PLLOUTPUTCOUNTER_X0_Y17_N1" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "No paths exist from PLL output counter to global or regional clock driver PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0"} { { 11 { 0 "No paths exist from PLL output counter to global or regional clock driver PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0"} 289203 } { 11 { 0 "No paths exist from PLL output counter to global or regional clock driver PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0"} 289204 } { 11 { 0 "No paths exist from PLL output counter to global or regional clock driver PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0"} 289205 } { 11 { 0 "No paths exist from PLL output counter to global or regional clock driver PLL_temp_1:pll_1\|PLL_temp_1_0002:pll_temp_1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0"} 289206 }  }  }  }  } }  } 0 177015 "No paths exist from %1!s! to %2!s!" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EPCC_PCC_CANNOT_MERGE_ATOMS" "0 PLL output counter " "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." {  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} { { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289212 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289215 }  }  }  }  } }  } 0 11238 "The following %1!d! %2!s! locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EPCC_PCC_CANNOT_MERGE_ATOMS" "0 PLL output counter " "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." {  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} { { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289209 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289210 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289212 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289213 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289214 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289215 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289216 }  }  }  }  } }  } 0 11238 "The following %1!d! %2!s! locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EPCC_PCC_CANNOT_MERGE_ATOMS" "0 PLL output counter " "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." {  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} { { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289209 }  }  }  }  } }  } 0 11238 "The following %1!d! %2!s! locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EPCC_PCC_CANNOT_MERGE_ATOMS" "0 PLL output counter " "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." {  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} { { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289212 }  }  }  }  } }  } 0 11238 "The following %1!d! %2!s! locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EPCC_PCC_CANNOT_MERGE_ATOMS" "0 PLL output counter " "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." {  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} { { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289207 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289208 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289209 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289210 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289211 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289212 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289213 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289215 }  }  }  }  } }  } 0 11238 "The following %1!d! %2!s! locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EPCC_PCC_CANNOT_MERGE_ATOMS" "0 PLL output counter " "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." {  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} { { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289208 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289209 } { 11 { 0 "The following 0 PLL output counter locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 289210 }  }  }  }  } }  } 0 11238 "The following %1!d! %2!s! locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." 0 0 "Design Software" 0 -1 1600727788894 ""} { "Error" "EPCC_PCC_CANNOT_MERGE_ATOMS" "1 fractional PLL " "The following 1 fractional PLL locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." { { "Error" "EPCC_PCC_CANNOT_MERGE_AT_LOCATION" "FRACTIONALPLL_X0_Y1_N0 PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "Location FRACTIONALPLL_X0_Y1_N0 is already occupied by PLL_temp:pll_0\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL." { { "Info" "IFPP_VALID_PROPAGATED_REGION" "fractional PLL (0, 0) to (0, 39) " "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 12 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1600727788894 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within a pin, which drives this fractional PLL " "The constrained I/O pad is contained within a pin, which drives this fractional PLL" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 11239 "Location %1!s! is already occupied by %2!s!." 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The following 1 fractional PLL locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} { { 11 { 0 "The following 1 fractional PLL locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters."} 287919 }  }  }  }  } }  } 0 11238 "The following %1!d! %2!s! locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters." 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_VALID_PROPAGATED_REGION" "PLL output counter (0, 0) to (0, 35) " "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 12 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1600727788894 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter " "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} { { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289217 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289218 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289219 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289220 }  }  }  }  } }  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_VALID_PROPAGATED_REGION" "PLL output counter (0, 0) to (0, 35) " "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 12 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1600727788894 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter " "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} { { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289217 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289218 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289219 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289220 }  }  }  }  } }  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_VALID_PROPAGATED_REGION" "PLL output counter (0, 0) to (0, 35) " "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 12 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1600727788894 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter " "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} { { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289217 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289218 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289219 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289220 }  }  }  }  } }  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_VALID_PROPAGATED_REGION" "PLL output counter (0, 0) to (0, 35) " "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 12 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1600727788894 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter " "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} { { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289217 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289218 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289219 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289220 }  }  }  }  } }  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_VALID_PROPAGATED_REGION" "PLL output counter (0, 0) to (0, 35) " "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 12 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1600727788894 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter " "The constrained I/O pad is contained within a pin, which drives a fractional PLL, which drives this PLL output counter" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} { { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289217 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289218 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289219 } { 11 { 0 "The PLL output counter is constrained to the region (0, 0) to (0, 35) due to related logic"} 289220 }  }  }  }  } }  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1600727788894 ""} { "Info" "IFPP_VALID_PROPAGATED_REGION" "fractional PLL (0, 0) to (0, 39) " "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad CLOCK_50 location PIN_AF14 due to: User Location Constraints (PIN_AF14) " "The I/O pad CLOCK_50 is constrained to the location PIN_AF14 due to: User Location Constraints (PIN_AF14)" {  } { { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 12 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1600727788894 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within a pin, which drives this fractional PLL " "The constrained I/O pad is contained within a pin, which drives this fractional PLL" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1600727788894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 1 { 0 "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic"} { { 11 { 0 "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic"} 286366 } { 11 { 0 "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic"} 287922 } { 11 { 0 "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic"} 286367 } { 11 { 0 "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic"} 287923 } { 11 { 0 "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic"} 286368 } { 11 { 0 "The fractional PLL is constrained to the region (0, 0) to (0, 39) due to related logic"} 287924 }  }  }  }  } }  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1600727788894 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1600727788894 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600727788902 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600727788918 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1600727791155 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 176 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 177 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 178 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 179 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 181 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 182 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 183 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 184 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 185 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 186 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 187 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 188 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 189 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 190 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 191 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 192 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 193 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 195 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 196 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 197 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 198 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 199 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 200 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 201 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 202 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 203 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 204 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 205 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 206 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 207 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 208 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 209 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 210 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 211 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1600727791182 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1600727791182 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "36 " "Following 36 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 176 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 177 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 178 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 179 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 181 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 182 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 183 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 184 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 185 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 186 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 187 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 188 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 189 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 190 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 191 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 192 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 193 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 195 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 196 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 197 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 198 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 199 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 200 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 201 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 202 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 203 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 204 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 205 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 206 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 207 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 208 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 209 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 210 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "frequency_meter_v2.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/" { { 0 { 0 ""} 0 211 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1600727791187 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1600727791187 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1600727791193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 15 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 15 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5737 " "Peak virtual memory: 5737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600727792041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 22 01:36:32 2020 " "Processing ended: Tue Sep 22 01:36:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600727792041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600727792041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600727792041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600727792041 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 124 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 124 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600727792892 ""}
