Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Fri Aug  9 09:42:27 2024
| Host              : DESKTOP-RPBGQSN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ../reports/impl_timing.rpt
| Design            : firFixedAXI
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.550        0.000                      0                 1714        0.010        0.000                      0                 1714        3.374        0.000                       0                   788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.907}        7.813           127.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.550        0.000                      0                 1714        0.010        0.000                      0                 1714        3.374        0.000                       0                   788  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 DUT/EVEN_ORDER_DELAY.delayZ_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            DUT/arg__6/DSP_A_B_DATA_INST/A[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk rise@7.813ns - clk rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.415ns (14.332%)  route 2.481ns (85.668%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 9.971 - 7.813 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.767ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.696ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=912, routed)         1.602     2.874    DUT/clk_IBUF_BUFG
    SLICE_X69Y270        FDRE                                         r  DUT/EVEN_ORDER_DELAY.delayZ_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y270        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.953 r  DUT/EVEN_ORDER_DELAY.delayZ_reg[25][0]/Q
                         net (fo=20, routed)          1.241     4.194    DUT/EVEN_ORDER_DELAY.delayZ_reg_n_0_[25][0]
    SLICE_X77Y298        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.293 r  DUT/arg__6_i_21/O
                         net (fo=1, routed)           0.010     4.303    DUT/arg__6_i_21_n_0
    SLICE_X77Y298        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.418 f  DUT/arg__6_i_18/CO[7]
                         net (fo=1, routed)           0.026     4.444    DUT/arg__6_i_18_n_0
    SLICE_X77Y299        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.496 f  DUT/arg__6_i_17/CO[0]
                         net (fo=16, routed)          0.561     5.057    DUT/arg__6_i_17_n_7
    SLICE_X71Y294        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.070     5.127 r  DUT/arg__6_i_1/O
                         net (fo=15, routed)          0.643     5.770    DUT/arg__6/A[17]
    DSP48E2_X9Y118       DSP_A_B_DATA                                 r  DUT/arg__6/DSP_A_B_DATA_INST/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.813     7.813 r  
    E4                                                0.000     7.813 r  clk (IN)
                         net (fo=0)                   0.000     7.813    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     8.346 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.346    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.346 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     8.515    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     8.539 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=912, routed)         1.432     9.971    DUT/arg__6/CLK
    DSP48E2_X9Y118       DSP_A_B_DATA                                 r  DUT/arg__6/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.653    10.624    
                         clock uncertainty           -0.035    10.588    
    DSP48E2_X9Y118       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[17])
                                                     -0.269    10.319    DUT/arg__6/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  4.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Net Delay (Source):      1.405ns (routing 0.696ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.767ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=912, routed)         1.405     2.131    DUT/clk_IBUF_BUFG
    SLICE_X76Y275        FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y275        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.189 r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19][0]/Q
                         net (fo=1, routed)           0.068     2.257    DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19]_71[15]
    SLICE_X76Y276        FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=912, routed)         1.614     2.886    DUT/clk_IBUF_BUFG
    SLICE_X76Y276        FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][0]/C
                         clock pessimism             -0.701     2.185    
    SLICE_X76Y276        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.247    DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][0]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.907 }
Period(ns):         7.813
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         7.813       6.523      BUFGCE_HDIO_X2Y2  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         3.907       3.375      SLICE_X78Y290     DUT/EVEN_ORDER_DELAY.delayZ_reg[10][-1]_srl2___DUT_EVEN_ORDER_DELAY.delayZ_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         3.907       3.375      SLICE_X78Y290     DUT/EVEN_ORDER_DELAY.delayZ_reg[10][-1]_srl2___DUT_EVEN_ORDER_DELAY.delayZ_reg_r/CLK



