Design Assistant report for DE4Gen2x8If128
Tue Apr 10 11:26:48 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. Critical Violations
  6. High Violations
  7. Medium Violations
  8. Information only Violations
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Tue Apr 10 11:26:48 2018 ;
; Revision Name                     ; DE4Gen2x8If128                      ;
; Top-level Entity Name             ; DE4Gen2x8If128                      ;
; Family                            ; Stratix IV                          ;
; Total Critical Violations         ; 2                                   ;
; - Rule C101                       ; 2                                   ;
; Total High Violations             ; 10                                  ;
; - Rule R101                       ; 2                                   ;
; - Rule S104                       ; 6                                   ;
; - Rule D103                       ; 2                                   ;
; Total Medium Violations           ; 4                                   ;
; - Rule C103                       ; 2                                   ;
; - Rule C104                       ; 1                                   ;
; - Rule R102                       ; 1                                   ;
; Total Information only Violations ; 275                                 ;
; - Rule T101                       ; 225                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; Off          ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; Off          ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; Off          ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; Off          ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; Off          ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; Off          ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                ; Name                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirSet      ;
;  Gated clock destination node(s) list                                                    ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir         ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirSet ;
;  Gated clock destination node(s) list                                                    ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir    ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                     ; Name                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                  ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirClr         ;
;  Reset signal destination node(s) list                                                                                                                                                                        ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                  ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirClr    ;
;  Reset signal destination node(s) list                                                                                                                                                                        ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir       ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                         ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir            ;
;  Violated clock and other port source node(s) list                                                                                                                                                            ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[9]      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                         ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir       ;
;  Violated clock and other port source node(s) list                                                                                                                                                            ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2] ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[199]                                                                                                                                      ;
;  Violated clock and other port source node(s) list                                                                                                                                                            ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                        ;
;  Violated clock and other port source node(s) list                                                                                                                                                            ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                                         ;
;  Violated clock and other port source node(s) list                                                                                                                                                            ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                           ;
;  Violated clock and other port source node(s) list                                                                                                                                                            ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                                                                         ;                                                                                                                                                                                             ;
;  Source node(s) from clock "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                 ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                           ;
;  Synchronizer node(s) from clock "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_central_clk_div0_coreclkout" ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_digitalreset_reg0c[0]                          ;
;  Synchronizer node(s) from clock "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_central_clk_div0_coreclkout" ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_digitalreset_reg0c[1]                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2                                                                                         ;                                                                                                                                                                                             ;
;  Source node(s) from clock "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                 ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                      ;
;  Synchronizer node(s) from clock "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_central_clk_div0_coreclkout" ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_digitalreset_reg0c[0]                          ;
;  Synchronizer node(s) from clock "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_central_clk_div0_coreclkout" ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_digitalreset_reg0c[1]                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                   ; Name                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirSet      ;
;  Gated clock destination node(s) list                                                                       ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir         ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirSet ;
;  Gated clock destination node(s) list                                                                       ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir    ;
; Rule C104: Clock signal source should drive only clock input ports                                          ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                         ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                                                    ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                 ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                    ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                 ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                          ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                          ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                          ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                            ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                            ;
;  Clock ports destination node(s) list                                                                       ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[199]                                                                                                                                   ;
;  Non-clock ports destination node(s) list                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                     ;
;  Non-clock ports destination node(s) list                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                        ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                       ; PCIE_RESET_N                                                                                                                                                                             ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[9]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[8]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[7]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[6]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[5]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[4]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[3]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[2]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[1]                     ;
;  Reset signal destination node(s) list                                                                      ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|pcie_sw_sel_delay_blk0c[0]                     ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                                                                                                     ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                                                            ; 17341   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|_rValid~1                                                                                                                                                                                       ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                 ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg|rDataShift[6][0]                                                                                                                                                                                                              ; 445     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                                                                                                                                                                                                                                  ; 588     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|rRST                                                                                                                                                                                                             ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register|rData~1                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][45]                                                                                                                                                                                                                     ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][46]                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][47]                                                                                                                                                                                                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|_rValid~0                                                                             ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                              ; 363     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                         ; 146     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0                                                                                  ; 109     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                  ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                            ; 109     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                            ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|Decoder4~0                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rState[1]                                                                                                                                                                                            ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst                                                                                                                                                                                                                                    ; 838     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|RX_REQ                                                                                                                                                                                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF|Q                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF|Q                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|rState.01                                                                                                                                                                                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|LessThan0~34                                                                                                                                                                                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rRdValid                                                                                                                                                                ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~0                                                                                                                                                                                                                                  ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rMainState[0]                                                                                                                                                                                                     ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnLenValid                                                                                                                                                                                                      ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rTxnOffLastValid                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][119]                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|_rReadWords~0                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][3]                                                                                                                                                  ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][5]                                                                                                                                                  ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|comb~0                                                                                                                                                                                                                                  ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|Selector6~1                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[0]                                                                                                                                                                                                     ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rMainState[1]                                                                                                                                                                                                     ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor|_rEvent                                                                                                                                                                                                     ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~3                                                                                                                                                                                                  ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|rState~2                                                                                                                                                                                                  ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|tState.01                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|LessThan1~34                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rFull                                                                                                                                                               ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[6]                                                                                                                                                                                                       ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rIsWr                                                                                                                                                                                                                                        ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rAck                                                                                                                                                                                                 ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|Mux5~0                                                                                                                                                                                               ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rLenValid                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~1                                                                                                                                                                                                                                  ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgTxFifo|always1~0                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rPCIRstCtr[4]                                                                                                                                                                                                                                                                                                                                       ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[1]                                                                                                                                                                                                       ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rTxState[7]                                                                                                                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|Selector133~1                                                                                                                                                                                             ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rData[0]~1                                                                                                                                                                                                     ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[1]                                                                                                                                                                                             ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState.10                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState.11                                                                                                                                                                                                                                      ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[24]                                                                                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[14]                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[4]                                                                                                                                                                                                                                          ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[10]                                                                                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[0]                                                                                                                                                                                                                                          ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[2]                                                                                                                                                                                             ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[6]                                                                                                                                                                                                                                    ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftUp[6]                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[5]                                                                                                                                                                                                                                    ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUseCurrPos                                                                                                                                                                                                                                      ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPosValid                                                                                                                                                                                                                                        ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rUsePrevPos                                                                                                                                                                                                                                      ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rDataInEn[0]                                                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rPackedCount[1]                                                                                                                                                                                          ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rPackedCount[0]                                                                                                                                                                                          ; 165     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|Equal0~0                                                                                                                                                                                                 ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rPackedCount[2]                                                                                                                                                                                          ; 230     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|_rPackedData[223]~282                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|_rPackedData[31]~0                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty                                                                                                                                                                 ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|rCache[0]~0                                                                                                                                                                                                    ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|Selector33~0                                                                                                                                                                                              ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|_rPackedData[160]~243                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|sg_list_reader_128:sgListReader|rLen[31]~0                                                                                                                                                                                              ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|Equal0~0                                                                                                                                                                                                 ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataInEn[2]                                                                                                                                                                                             ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataInEn[0]                                                                                                                                                                                             ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rDataInEn[1]                                                                                                                                                                                             ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rPackedCount[1]                                                                                                                                                                                          ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rPackedCount[0]                                                                                                                                                                                          ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rPackedCount[2]                                                                                                                                                                                          ; 176     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|_rPackedData[223]~139                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rLargeBuf                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rCopyBufWords                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|_rPackedData[191]~172                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|TXR_TLP_READY                                                                                                                                                                                         ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|_rValid~1                                                                                      ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|_rValid~0                                                                                                ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|_rValid~0                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                                                   ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|WR_DATA_READY                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|_rValid~0                                                                                                                                                                                                                                                ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rDoneLen~1                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[0]                                                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rCopyBufWords                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rRxState[1]                                                                                                                                                                                                       ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rLenValid                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddrLoValid                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|comb~5                                                                                                                                                                                                                                  ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sync_fifo:sgRxFifo|comb~0                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rPackedCount[2]                                                                                                                                                                                          ; 190     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rPackedCount[1]                                                                                                                                                                                          ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataInEn[1]                                                                                                                                                                                             ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rPackedCount[0]                                                                                                                                                                                          ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataInEn[0]                                                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rDataInEn[2]                                                                                                                                                                                             ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_reader_128:sgListReader|rLen[31]~0                                                                                                                                                                                              ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|Equal0~0                                                                                                                                                                                                 ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|_rPackedData[223]~178                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|_rPackedData[191]~64                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|rLargeBuf                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|rDoneLen~2                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|Mux63~0                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][11]                                                                                    ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|WR_DATA_READY                                                                                    ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][14]                                                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|_rValid~0                                                        ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|rMainState                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer|_rReqLen[9]~0DUPLICATE                                                                                                                                                                                            ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|Mux17~0                                                                                                                                                                                              ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAddrLoValid                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|Mux17~1                                                                                                                                                                                              ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[223]~195                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[160]~194                                                                                                                                                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|rFifoRdEnHist[1]                                                                                                                                                                                              ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|ShiftRight0~193                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|ShiftRight0~160                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[32]~0                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[3].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[3].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][11]                                                                                    ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][14]                                                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer|_rData[31]~1                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[1]                                                                                                                                                                                                                                                                         ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[0]                                                                                                                                                                                                                                                                         ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq|rAddrHiValid                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgTxReq|rAddrHiValid                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|Equal0~6                                                                                                                                                                ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[2].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[2].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][13]                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][13]                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][10]                                                                                    ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst|rData[1][10]                                                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|state.CH_ADV                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                                                                          ; 329     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|state.TEST_INPUT                                                                                                                                                                                                 ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|rx_done                                                                                                                                                                                                          ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|alt_cal:calibration|Selector154~0                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ALTGXPCIeGen2x8:altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|ALTGXPCIeGen2x8_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated|aeb_int~0                                                                                                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                 ; 4408    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; 525     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 2706    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~clkctrl                                                                                                                                                                                                                       ; 3717    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                             ; 1042    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]~DUPLICATE                                                                                                                                                                                               ; 215     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]~DUPLICATE                                                                                                                                                                                               ; 515     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                         ; 521     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]~DUPLICATE                                                                                                                                                                                               ; 519     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                        ; 521     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                        ; 248     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                        ; 521     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                         ; 521     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                         ; 521     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                         ; 521     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                         ; 521     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]~DUPLICATE                                                                                                                                                                                               ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0                                                                                                                                               ; 894     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                               ; 895     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                      ; 903     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[3]                                                   ; 896     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[12]                                                                           ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[0]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[1]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[2]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[3]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[4]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[5]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[6]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[7]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[8]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[9]                                                                            ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[10]                                                                           ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[11]                                                                           ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                         ; 306     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE                                                                                                                                                                                               ; 508     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                         ; 483     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]~DUPLICATE                                                                                                                                                                                              ; 273     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a56                                                                                                                                                                                                       ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a57                                                                                                                                                                                                       ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a58                                                                                                                                                                                                       ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a59                                                                                                                                                                                                       ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a60                                                                                                                                                                                                       ; 166     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                                                            ; 17341   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                 ; 4408    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~clkctrl                                                                                                                                                                                                                       ; 3717    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 2706    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                             ; 1042    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                      ; 903     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[3]                                                   ; 896     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                               ; 895     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0                                                                                                                                               ; 894     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst                                                                                                                                                                                                                                    ; 838     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                                                                                                                                                                                                                                  ; 588     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; 525     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                        ; 521     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                         ; 521     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                         ; 521     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                         ; 521     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                         ; 521     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                        ; 521     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                         ; 521     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[9]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[12]                                                                           ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[0]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[10]                                                                           ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[1]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[2]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[3]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[4]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[5]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[6]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[11]                                                                           ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[7]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[8]                                                                            ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]~DUPLICATE                                                                                                                                                                                               ; 519     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]~DUPLICATE                                                                                                                                                                                               ; 515     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE                                                                                                                                                                                               ; 508     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                         ; 483     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg|rDataShift[6][0]                                                                                                                                                                                                              ; 445     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                              ; 363     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                                                                          ; 329     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                         ; 306     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]~DUPLICATE                                                                                                                                                                                              ; 273     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                        ; 248     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:mainFifoPacker|rPackedCount[2]                                                                                                                                                                                          ; 230     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]~DUPLICATE                                                                                                                                                                                               ; 215     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a56                                                                                                                                                                                                       ; 203     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a57                                                                                                                                                                                                       ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a58                                                                                                                                                                                                       ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgRxFifoPacker|rPackedCount[2]                                                                                                                                                                                          ; 190     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|fifo_packer_128:sgTxFifoPacker|rPackedCount[2]                                                                                                                                                                                          ; 176     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; chnl_tester:test_channels[0].chnl_tester_i|altshift_taps:rValid_rtl_0|shift_taps_c3v:auto_generated|altsyncram_60a1:altsyncram4|ram_block5a60                                                                                                                                                                                                       ; 166     ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 10 11:26:31 2018
Info: Command: quartus_drc DE4Gen2x8If128 -c DE4Gen2x8If128
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_channel[*]] 
        Info (332166): set_false_path -from [get_cells -compatibility_mode *|alt_cal_busy] 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_edge_detect_ff0_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff0|q]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|clk]
        Info (332166): create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 [get_pins -compatibility_mode *|*pd*_det|alt_edge_det_ff1|q]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff0q_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1_clk}]
        Info (332166): set_clock_groups -asynchronous -group [get_clocks {alt_cal_edge_detect_ff1q_clk}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../constr/DE4Gen2x8If128.sdc'
Warning (332174): Ignored filter at DE4Gen2x8If128.sdc(56): *|altpll_component|auto_generated|wire_pll1_clk[2] could not be matched with a net File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
Critical Warning (332049): Ignored create_generated_clock at DE4Gen2x8If128.sdc(56): Argument <targets> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
    Info (332050): create_generated_clock -name clk250 -multiply_by 5 -source [get_ports {OSC_50_BANK2}] [get_nets {*|altpll_component|auto_generated|wire_pll1_clk[2]}] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 56
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|refclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|coreclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info (332110): create_generated_clock -source {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -divide_by 2 -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4|deserclock[0]}
    Info (332110): create_clock -period 0.400 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5|deserclock[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|rateswitchbaseclock}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll0|clk[0]} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_clk_div0|refclkout} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout} {pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|central_clk_div1|refclkout}
    Info (332110): create_generated_clock -source {PCIE_REFCLK~input|o} -duty_cycle 50.00 -name {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout} {PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[7] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[7] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[6] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[6] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[5] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[5] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[4] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[4] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[3] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[3] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[2] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[2] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|atx_pll_cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[0] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[0] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info (332110): set_min_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[1] }] 0.000
    Info (332110): set_max_delay -from [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|tx_rxdetectvalidout[1] }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE4Gen2x8If128.sdc(63): refclk*clkout could not be matched with a clock File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
Warning (332054): Assignment set_clock_groups is accepted but has some problems at DE4Gen2x8If128.sdc(63): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc Line: 63
Info (332104): Reading SDC File: '../ip/PCIeGen2x8If128.sdc'
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
Warning (332049): Ignored create_clock at PCIeGen2x8If128.sdc(3): Argument <targets> is not an object ID File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk} File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 3
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
Warning (332049): Ignored create_clock at PCIeGen2x8If128.sdc(4): Argument <targets> is not an object ID File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes} File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 4
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
Warning (332049): Ignored set_false_path at PCIeGen2x8If128.sdc(6): Argument <to> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ] File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 6
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(17): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(17): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 17
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(18): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 18
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 18
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(19): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*] could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(19): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 19
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(20): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 20
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 20
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(22): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(22): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(23): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 23
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 1 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 23
Warning (332174): Ignored filter at PCIeGen2x8If128.sdc(24): *|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*] could not be matched with a keeper File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(24): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 3 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 24
Warning (332049): Ignored set_multicycle_path at PCIeGen2x8If128.sdc(25): Argument <from> is an empty collection File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 25
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 2 File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc Line: 25
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Warning (332060): Node: riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd0_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: datae  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd180_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd270_det|pd_xor~0  from: dataf  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: datac  to: combout
    Info (332098): Cell: altgx_inst|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component|calibration|pd90_det|pd_xor~0  from: dataf  to: combout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit0|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit0_dprioout
    Info (332098): From: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|cent_unit1|dpclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_serdes:serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|wire_cent_unit1_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 2 node(s) related to this rule.
    Critical Warning (308012): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirSet" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 159
    Critical Warning (308012): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirSet" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 159
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule.
    Critical Warning (308012): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirClr" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 160
    Critical Warning (308012): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirClr" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 160
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 6 node(s) related to this rule.
    Critical Warning (308012): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 158
    Critical Warning (308012): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 158
    Critical Warning (308012): Node  "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[199]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
    Critical Warning (308012): Node  "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
    Critical Warning (308012): Node  "sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
    Critical Warning (308012): Node  "sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 407
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 2 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|sd_state[0]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v Line: 358
    Critical Warning (308012): Node  "PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v Line: 74
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 2 node(s) related to this rule.
    Warning (308010): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|wDirSet" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 159
    Warning (308010): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|async_cmp:asyncCompare|wDirSet" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v Line: 159
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule.
    Warning (308010): Node  "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 261
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "PCIE_RESET_N" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v Line: 65
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 225 node(s) with highest fan-out.
    Info (308011): Node  "PCIeGen2x8If128:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v Line: 63
    Info (308011): Node  "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 261
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst|_rValid~1" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 237
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg|rDataShift[6][0]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v Line: 74
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v Line: 74
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|rRST" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 156
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register|rData~1" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v Line: 54
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][45]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 261
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][46]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 261
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst|rData[1][47]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 261
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|_rValid~0" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 237
    Info (308011): Node  "~QUARTUS_CREATED_GND~I"
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|WR_DATA_READY~0" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|_rValid~0" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 237
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|WR_DATA_READY" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v Line: 225
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst|Decoder4~0" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_multiplexer_128.v Line: 251
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_requester_mux:requesterMux|rState[1]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_requester_mux.v Line: 117
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v Line: 186
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader|RX_REQ" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_reader.v Line: 86
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF|Q" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v Line: 49
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF|Q" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/ff.v Line: 49
    Info (308011): Node  "chnl_tester:test_channels[0].chnl_tester_i|rState.01" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v Line: 85
    Info (308011): Node  "chnl_tester:test_channels[0].chnl_tester_i|LessThan0~34" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/chnl_tester.v Line: 123
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "PCIeGen2x8If128:pcie_inst|PCIeGen2x8If128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 261
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~clkctrl" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1001
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 617
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[3]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_qgi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0" File: /opt/intelFPGA/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1805
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0" File: /opt/intelFPGA/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1805
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rRst" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v Line: 186
    Info (308011): Node  "riffa_wrapper_de4:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v Line: 74
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 835
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]" File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[9]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[12]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[0]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[10]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[1]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[2]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[3]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[4]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[5]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[6]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated|counter_reg_bit[11]" File: /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf Line: 33
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 275 information messages and 16 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 1505 megabytes
    Info: Processing ended: Tue Apr 10 11:26:49 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


