// Copyright 2018 The Go Authors. All rights reserved.
// Use of this source code is governed by a BSD-style
// license that can be found in the LICENSE file.

package riscv64

import (
	"fmt"

	"cmd/internal/obj"
)

var (
	// Instructions is a map of instruction names to instruction IDs.
	Instructions = make(map[string]obj.As)

	// Registers is a map of register names to integer IDs.
	Registers = make(map[string]int16)

	// RegNames is a map for register IDs to names. We use the ABI name.
	RegNames = map[int16]string{
		0: "NONE",

		// General registers with ABI names.
		REG_ZERO: "ZERO",
		REG_RA:   "RA",
		REG_SP:   "SP",
		REG_GP:   "GP",
		// REG_TP is REG_G
		REG_T0: "T0",
		REG_T1: "T1",
		REG_T2: "T2",
		REG_S0: "S0",
		REG_S1: "S1",
		REG_A0: "A0",
		REG_A1: "A1",
		REG_A2: "A2",
		REG_A3: "A3",
		REG_A4: "A4",
		REG_A5: "A5",
		REG_A6: "A6",
		REG_A7: "A7",
		REG_S2: "S2",
		REG_S3: "S3",
		// REG_S4 is REG_CTXT.
		REG_S5:  "S5",
		REG_S6:  "S6",
		REG_S7:  "S7",
		REG_S8:  "S8",
		REG_S9:  "S9",
		REG_S10: "S10",
		REG_S11: "S11",
		REG_T3:  "T3",
		REG_T4:  "T4",
		REG_T5:  "T5",
		// REG_T6 is REG_TMP.

		// Go runtime register names.
		REG_G:    "g",
		REG_CTXT: "CTXT",
		REG_TMP:  "TMP",

		// ABI names for floating point registers.
		REG_FT0:  "FT0",
		REG_FT1:  "FT1",
		REG_FT2:  "FT2",
		REG_FT3:  "FT3",
		REG_FT4:  "FT4",
		REG_FT5:  "FT5",
		REG_FT6:  "FT6",
		REG_FT7:  "FT7",
		REG_FS0:  "FS0",
		REG_FS1:  "FS1",
		REG_FA0:  "FA0",
		REG_FA1:  "FA1",
		REG_FA2:  "FA2",
		REG_FA3:  "FA3",
		REG_FA4:  "FA4",
		REG_FA5:  "FA5",
		REG_FA6:  "FA6",
		REG_FA7:  "FA7",
		REG_FS2:  "FS2",
		REG_FS3:  "FS3",
		REG_FS4:  "FS4",
		REG_FS5:  "FS5",
		REG_FS6:  "FS6",
		REG_FS7:  "FS7",
		REG_FS8:  "FS8",
		REG_FS9:  "FS9",
		REG_FS10: "FS10",
		REG_FS11: "FS11",
		REG_FT8:  "FT8",
		REG_FT9:  "FT9",
		REG_FT10: "FT10",
		REG_FT11: "FT11",
	}
)

// initRegisters initializes the Registers map. arch.archRiscv will also add
// some psuedoregisters.
func initRegisters() {
	// Standard register names.
	for i := REG_X0; i <= REG_X31; i++ {
		name := fmt.Sprintf("X%d", i-REG_X0)
		Registers[name] = int16(i)
	}
	for i := REG_F0; i <= REG_F31; i++ {
		name := fmt.Sprintf("F%d", i-REG_F0)
		Registers[name] = int16(i)
	}

	// General registers with ABI names.
	Registers["ZERO"] = REG_ZERO
	Registers["RA"] = REG_RA
	Registers["SP"] = REG_SP
	Registers["GP"] = REG_GP
	Registers["TP"] = REG_TP
	Registers["T0"] = REG_T0
	Registers["T1"] = REG_T1
	Registers["T2"] = REG_T2
	Registers["S0"] = REG_S0
	Registers["S1"] = REG_S1
	Registers["A0"] = REG_A0
	Registers["A1"] = REG_A1
	Registers["A2"] = REG_A2
	Registers["A3"] = REG_A3
	Registers["A4"] = REG_A4
	Registers["A5"] = REG_A5
	Registers["A6"] = REG_A6
	Registers["A7"] = REG_A7
	Registers["S2"] = REG_S2
	Registers["S3"] = REG_S3
	Registers["S4"] = REG_S4
	Registers["S5"] = REG_S5
	Registers["S6"] = REG_S6
	Registers["S7"] = REG_S7
	Registers["S8"] = REG_S8
	Registers["S9"] = REG_S9
	Registers["S10"] = REG_S10
	Registers["S11"] = REG_S11
	Registers["T3"] = REG_T3
	Registers["T4"] = REG_T4
	Registers["T5"] = REG_T5
	Registers["T6"] = REG_T6

	// Golang runtime register names.
	Registers["g"] = REG_G
	Registers["CTXT"] = REG_CTXT
	Registers["TMP"] = REG_TMP

	// ABI names for floating point registers.
	Registers["FT0"] = REG_FT0
	Registers["FT1"] = REG_FT1
	Registers["FT2"] = REG_FT2
	Registers["FT3"] = REG_FT3
	Registers["FT4"] = REG_FT4
	Registers["FT5"] = REG_FT5
	Registers["FT6"] = REG_FT6
	Registers["FT7"] = REG_FT7
	Registers["FS0"] = REG_FS0
	Registers["FS1"] = REG_FS1
	Registers["FA0"] = REG_FA0
	Registers["FA1"] = REG_FA1
	Registers["FA2"] = REG_FA2
	Registers["FA3"] = REG_FA3
	Registers["FA4"] = REG_FA4
	Registers["FA5"] = REG_FA5
	Registers["FA6"] = REG_FA6
	Registers["FA7"] = REG_FA7
	Registers["FS2"] = REG_FS2
	Registers["FS3"] = REG_FS3
	Registers["FS4"] = REG_FS4
	Registers["FS5"] = REG_FS5
	Registers["FS6"] = REG_FS6
	Registers["FS7"] = REG_FS7
	Registers["FS8"] = REG_FS8
	Registers["FS9"] = REG_FS9
	Registers["FS10"] = REG_FS10
	Registers["FS11"] = REG_FS11
	Registers["FT8"] = REG_FT8
	Registers["FT9"] = REG_FT9
	Registers["FT10"] = REG_FT10
	Registers["FT11"] = REG_FT11
}

// checkRegNames asserts that RegNames includes all registers.
func checkRegNames() {
	for i := REG_X0; i <= REG_X31; i++ {
		if _, ok := RegNames[int16(i)]; !ok {
			panic(fmt.Sprintf("REG_X%d missing from RegNames", i))
		}
	}
	for i := REG_F0; i <= REG_F31; i++ {
		if _, ok := RegNames[int16(i)]; !ok {
			panic(fmt.Sprintf("REG_F%d missing from RegNames", i))
		}
	}
}

func initInstructions() {
	for i, s := range obj.Anames {
		Instructions[s] = obj.As(i)
	}
	for i, s := range Anames {
		if obj.As(i) >= obj.A_ARCHSPECIFIC {
			Instructions[s] = obj.As(i) + obj.ABaseRISCV64
		}
	}
}

func init() {
	// initRegnames uses Registers during initialization,
	// and must be called after initRegisters.
	initRegisters()
	checkRegNames()
	initInstructions()
	obj.RegisterRegister(obj.RBaseRISCV64, REG_END, PrettyPrintReg)
	obj.RegisterOpcode(obj.ABaseRISCV64, Anames)
}

func PrettyPrintReg(r int) string {
	name, ok := RegNames[int16(r)]
	if !ok {
		name = fmt.Sprintf("R???%d", r) // Similar format to As.
	}

	return name
}
