<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7vx485t-ffg1761-2</Part>
        <TopModelName>stencil3d</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.259</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>55286</Best-caseLatency>
            <Average-caseLatency>55286</Average-caseLatency>
            <Worst-caseLatency>55286</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.553 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.553 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.553 ms</Worst-caseRealTimeLatency>
            <Interval-min>55287</Interval-min>
            <Interval-max>55287</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <height_bound_col>
                <TripCount>32</TripCount>
                <Latency>1152</Latency>
                <AbsoluteTimeLatency>11520</AbsoluteTimeLatency>
                <IterationLatency>36</IterationLatency>
                <InstanceList/>
            </height_bound_col>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>11</DSP>
            <FF>1270</FF>
            <LUT>12138</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2060</BRAM_18K>
            <DSP>2800</DSP>
            <FF>607200</FF>
            <LUT>303600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>stencil3d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_0_address0</name>
            <Object>orig_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_0_ce0</name>
            <Object>orig_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_0_q0</name>
            <Object>orig_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_0_address1</name>
            <Object>orig_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_0_ce1</name>
            <Object>orig_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_0_q1</name>
            <Object>orig_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_1_address0</name>
            <Object>orig_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_1_ce0</name>
            <Object>orig_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_1_q0</name>
            <Object>orig_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_1_address1</name>
            <Object>orig_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_1_ce1</name>
            <Object>orig_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_1_q1</name>
            <Object>orig_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_address0</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_ce0</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_we0</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_d0</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_q0</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_address1</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_ce1</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_we1</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_d1</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_0_q1</name>
            <Object>sol_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_address0</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_ce0</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_we0</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_d0</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_q0</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_address1</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_ce1</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_we1</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_d1</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_1_q1</name>
            <Object>sol_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>stencil3d</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_height_bound_row_fu_89</InstName>
                    <ModuleName>stencil3d_Pipeline_height_bound_row</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>89</ID>
                    <BindInstances>add_ln16_fu_168_p2 add_ln17_fu_178_p2 add_ln18_fu_197_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_col_bound_height_col_bound_row_fu_103</InstName>
                    <ModuleName>stencil3d_Pipeline_col_bound_height_col_bound_row</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>103</ID>
                    <BindInstances>add_ln21_fu_206_p2 add_ln21_1_fu_232_p2 add_ln24_fu_322_p2 add_ln24_1_fu_328_p2 add_ln24_2_fu_334_p2 add_ln22_fu_543_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_row_bound_height_row_bound_col_fu_115</InstName>
                    <ModuleName>stencil3d_Pipeline_row_bound_height_row_bound_col</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>115</ID>
                    <BindInstances>add_ln27_fu_198_p2 add_ln27_1_fu_224_p2 add_ln28_fu_381_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_stencil3d_Pipeline_loop_height_loop_col_loop_row_fu_127</InstName>
                    <ModuleName>stencil3d_Pipeline_loop_height_loop_col_loop_row</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>127</ID>
                    <BindInstances>add_ln36_fu_345_p2 indvars_iv_next3339_fu_392_p2 indvars_iv_next19_dup_fu_406_p2 empty_20_fu_470_p2 empty_21_fu_480_p2 empty_22_fu_585_p2 tmp5_fu_591_p2 add_32ns_32ns_32_1_1_U23 add_32ns_32ns_32_1_1_U26 add_32ns_32ns_32_1_1_U27 add_ln44_fu_825_p2 add_32ns_32ns_32_1_1_U31 add_ln45_fu_844_p2 add_32ns_32ns_32_1_1_U32 mul_32s_32s_32_1_1_U33 mul_32s_32s_32_1_1_U34 add_ln48_fu_1032_p2 add_ln37_fu_962_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln15_fu_157_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>stencil3d_Pipeline_height_bound_row</Name>
            <Loops>
                <height_bound_row/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.553</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <height_bound_row>
                        <Name>height_bound_row</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </height_bound_row>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>235</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>969</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_168_p2" SOURCE="stencil.c:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_178_p2" SOURCE="stencil.c:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_197_p2" SOURCE="stencil.c:18" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d_Pipeline_col_bound_height_col_bound_row</Name>
            <Loops>
                <col_bound_height_col_bound_row/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <col_bound_height_col_bound_row>
                        <Name>col_bound_height_col_bound_row</Name>
                        <TripCount>480</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>19.200 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </col_bound_height_col_bound_row>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>240</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3283</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_206_p2" SOURCE="stencil.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_232_p2" SOURCE="stencil.c:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_322_p2" SOURCE="stencil.c:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_328_p2" SOURCE="stencil.c:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_334_p2" SOURCE="stencil.c:24" URAM="0" VARIABLE="add_ln24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_bound_height_col_bound_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_543_p2" SOURCE="stencil.c:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d_Pipeline_row_bound_height_row_bound_col</Name>
            <Loops>
                <row_bound_height_row_bound_col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1802</Best-caseLatency>
                    <Average-caseLatency>1802</Average-caseLatency>
                    <Worst-caseLatency>1802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <row_bound_height_row_bound_col>
                        <Name>row_bound_height_row_bound_col</Name>
                        <TripCount>900</TripCount>
                        <Latency>1800</Latency>
                        <AbsoluteTimeLatency>18.000 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </row_bound_height_row_bound_col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3160</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_height_row_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_198_p2" SOURCE="stencil.c:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_height_row_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_224_p2" SOURCE="stencil.c:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_bound_height_row_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_381_p2" SOURCE="stencil.c:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d_Pipeline_loop_height_loop_col_loop_row</Name>
            <Loops>
                <loop_height_loop_col_loop_row/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.259</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50404</Best-caseLatency>
                    <Average-caseLatency>50404</Average-caseLatency>
                    <Worst-caseLatency>50404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.504 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.504 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.504 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height_loop_col_loop_row>
                        <Name>loop_height_loop_col_loop_row</Name>
                        <TripCount>12600</TripCount>
                        <Latency>50402</Latency>
                        <AbsoluteTimeLatency>0.504 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_height_loop_col_loop_row>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>11</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>578</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4283</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_345_p2" SOURCE="stencil.c:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next3339_fu_392_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next3339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next19_dup_fu_406_p2" SOURCE="/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7" URAM="0" VARIABLE="indvars_iv_next19_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_470_p2" SOURCE="stencil.c:37" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="empty_21_fu_480_p2" SOURCE="stencil.c:37" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_585_p2" SOURCE="stencil.c:36" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_591_p2" SOURCE="stencil.c:37" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U23" SOURCE="stencil.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U26" SOURCE="stencil.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U27" SOURCE="stencil.c:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_825_p2" SOURCE="stencil.c:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U31" SOURCE="stencil.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_844_p2" SOURCE="stencil.c:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U32" SOURCE="stencil.c:44" URAM="0" VARIABLE="sum1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U33" SOURCE="stencil.c:46" URAM="0" VARIABLE="mul0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U34" SOURCE="stencil.c:47" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1032_p2" SOURCE="stencil.c:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height_loop_col_loop_row" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_962_p2" SOURCE="stencil.c:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil3d</Name>
            <Loops>
                <height_bound_col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.259</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55286</Best-caseLatency>
                    <Average-caseLatency>55286</Average-caseLatency>
                    <Worst-caseLatency>55286</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.553 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.553 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.553 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55287</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <height_bound_col>
                        <Name>height_bound_col</Name>
                        <TripCount>32</TripCount>
                        <Latency>1152</Latency>
                        <AbsoluteTimeLatency>11.520 us</AbsoluteTimeLatency>
                        <IterationLatency>36</IterationLatency>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_stencil3d_Pipeline_height_bound_row_fu_89</Instance>
                        </InstanceList>
                    </height_bound_col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>11</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1270</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12138</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_bound_col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_157_p2" SOURCE="stencil.c:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="C" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q1" name="C_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="orig" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="orig_0_address0" name="orig_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_0_ce0" name="orig_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_0_q0" name="orig_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="orig_0_address1" name="orig_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_0_ce1" name="orig_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_0_q1" name="orig_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="orig_1_address0" name="orig_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_1_ce0" name="orig_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_1_q0" name="orig_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="orig_1_address1" name="orig_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_1_ce1" name="orig_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_1_q1" name="orig_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sol" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sol_0_address0" name="sol_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_0_ce0" name="sol_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_0_we0" name="sol_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_0_d0" name="sol_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sol_0_q0" name="sol_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="sol_0_address1" name="sol_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_0_ce1" name="sol_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_0_we1" name="sol_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_0_d1" name="sol_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="sol_0_q1" name="sol_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="sol_1_address0" name="sol_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_1_ce0" name="sol_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_1_we0" name="sol_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_1_d0" name="sol_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sol_1_q0" name="sol_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="sol_1_address1" name="sol_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_1_ce1" name="sol_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_1_we1" name="sol_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_1_d1" name="sol_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="sol_1_q1" name="sol_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="orig_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="orig_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="orig_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="orig_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="orig_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="orig_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="orig_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="orig_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="sol_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="sol_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="sol_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="sol_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sol_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="C_address0">1, , </column>
                    <column name="C_address1">1, , </column>
                    <column name="C_q0">32, , </column>
                    <column name="C_q1">32, , </column>
                    <column name="orig_0_address0">12, , </column>
                    <column name="orig_0_address1">12, , </column>
                    <column name="orig_0_q0">64, , </column>
                    <column name="orig_0_q1">64, , </column>
                    <column name="orig_1_address0">12, , </column>
                    <column name="orig_1_address1">12, , </column>
                    <column name="orig_1_q0">64, , </column>
                    <column name="orig_1_q1">64, , </column>
                    <column name="sol_0_address0">12, , </column>
                    <column name="sol_0_address1">12, , </column>
                    <column name="sol_0_d0">64, , </column>
                    <column name="sol_0_d1">64, , </column>
                    <column name="sol_0_q0">64, , </column>
                    <column name="sol_0_q1">64, , </column>
                    <column name="sol_1_address0">12, , </column>
                    <column name="sol_1_address1">12, , </column>
                    <column name="sol_1_d0">64, , </column>
                    <column name="sol_1_d1">64, , </column>
                    <column name="sol_1_q0">64, , </column>
                    <column name="sol_1_q1">64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="C">in, int*</column>
                    <column name="orig">in, int*</column>
                    <column name="sol">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="C">C_address0, port, offset, </column>
                    <column name="C">C_ce0, port, , </column>
                    <column name="C">C_q0, port, , </column>
                    <column name="C">C_address1, port, offset, </column>
                    <column name="C">C_ce1, port, , </column>
                    <column name="C">C_q1, port, , </column>
                    <column name="orig">orig_0_address0, port, offset, </column>
                    <column name="orig">orig_0_ce0, port, , </column>
                    <column name="orig">orig_0_q0, port, , </column>
                    <column name="orig">orig_0_address1, port, offset, </column>
                    <column name="orig">orig_0_ce1, port, , </column>
                    <column name="orig">orig_0_q1, port, , </column>
                    <column name="orig">orig_1_address0, port, offset, </column>
                    <column name="orig">orig_1_ce0, port, , </column>
                    <column name="orig">orig_1_q0, port, , </column>
                    <column name="orig">orig_1_address1, port, offset, </column>
                    <column name="orig">orig_1_ce1, port, , </column>
                    <column name="orig">orig_1_q1, port, , </column>
                    <column name="sol">sol_0_address0, port, offset, </column>
                    <column name="sol">sol_0_ce0, port, , </column>
                    <column name="sol">sol_0_we0, port, , </column>
                    <column name="sol">sol_0_d0, port, , </column>
                    <column name="sol">sol_0_q0, port, , </column>
                    <column name="sol">sol_0_address1, port, offset, </column>
                    <column name="sol">sol_0_ce1, port, , </column>
                    <column name="sol">sol_0_we1, port, , </column>
                    <column name="sol">sol_0_d1, port, , </column>
                    <column name="sol">sol_0_q1, port, , </column>
                    <column name="sol">sol_1_address0, port, offset, </column>
                    <column name="sol">sol_1_ce0, port, , </column>
                    <column name="sol">sol_1_we0, port, , </column>
                    <column name="sol">sol_1_d0, port, , </column>
                    <column name="sol">sol_1_q0, port, , </column>
                    <column name="sol">sol_1_address1, port, offset, </column>
                    <column name="sol">sol_1_ce1, port, , </column>
                    <column name="sol">sol_1_we1, port, , </column>
                    <column name="sol">sol_1_d1, port, , </column>
                    <column name="sol">sol_1_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="dir_test.tcl:10" status="valid" parentFunction="stencil3d" variable="orig" isDirective="1" options="variable=orig block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:12" status="valid" parentFunction="stencil3d" variable="sol" isDirective="1" options="variable=sol block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:11" status="valid" parentFunction="stencil3d" variable="orig" isDirective="1" options="variable=orig block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:13" status="valid" parentFunction="stencil3d" variable="sol" isDirective="1" options="variable=sol block factor=2 dim=1"/>
        <Pragma type="bind_op" location="dir_test.tcl:19" status="valid" parentFunction="stencil3d" variable="i" isDirective="1" options="variable=i op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:22" status="valid" parentFunction="stencil3d" variable="j" isDirective="1" options="variable=j op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:25" status="valid" parentFunction="stencil3d" variable="k" isDirective="1" options="variable=k op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:15" status="valid" parentFunction="stencil3d" variable="mul0" isDirective="1" options="variable=mul0 op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:16" status="valid" parentFunction="stencil3d" variable="mul1" isDirective="1" options="variable=mul1 op=mul impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:14" status="valid" parentFunction="stencil3d" variable="sum1" isDirective="1" options="variable=sum1 op=add impl=dsp latency=-1"/>
        <Pragma type="loop_flatten" location="dir_test.tcl:8" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="dir_test.tcl:9" status="valid" parentFunction="stencil3d" variable="" isDirective="1" options="style=stp"/>
    </PragmaReport>
</profile>

