// Seed: 3723938452
module module_0;
  reg  id_2;
  wire id_3;
  assign id_1 = (1);
  always @(posedge 1, posedge 1) if (id_1) id_2 <= 1;
  uwire id_4, id_5;
  final $display();
  assign id_5 = id_1 == 1;
  assign id_3 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    inout tri0 id_2,
    output wire id_3,
    output logic id_4,
    input tri id_5,
    input tri1 id_6,
    input tri id_7,
    output tri1 id_8,
    input tri0 id_9,
    input logic id_10,
    input logic id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output tri0 id_15
);
  initial begin
    id_4 <= id_10;
  end
  module_0();
  assign id_4 = id_11;
endmodule
