Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 02:09:32 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : fire7_expand1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 genblk1[103].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[103][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3412, unset)         0.508     0.508    genblk1[103].mac_i/clk
                         DSP48E1                                      r  genblk1[103].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 f  genblk1[103].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     1.266    genblk1[103].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     1.309 r  genblk1[103].mac_i/ofm[103][1]_i_8/O
                         net (fo=1, unplaced)         0.000     1.309    genblk1[103].mac_i/ofm[103][1]_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.555 r  genblk1[103].mac_i/ofm_reg[103][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.555    genblk1[103].mac_i/ofm_reg[103][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.605 r  genblk1[103].mac_i/ofm_reg[103][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.605    genblk1[103].mac_i/ofm_reg[103][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.655 r  genblk1[103].mac_i/ofm_reg[103][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.655    genblk1[103].mac_i/ofm_reg[103][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  genblk1[103].mac_i/ofm_reg[103][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.705    genblk1[103].mac_i/ofm_reg[103][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.755 r  genblk1[103].mac_i/ofm_reg[103][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    genblk1[103].mac_i/ofm_reg[103][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.805 r  genblk1[103].mac_i/ofm_reg[103][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.805    genblk1[103].mac_i/ofm_reg[103][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.855 r  genblk1[103].mac_i/ofm_reg[103][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.855    genblk1[103].mac_i/ofm_reg[103][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.009 r  genblk1[103].mac_i/ofm_reg[103][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     2.273    ofmw2[103][31]
                         LUT2 (Prop_lut2_I1_O)        0.120     2.393 r  ofm[103][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.787    ofm[103][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[103][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3412, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_reg[103][0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_reg[103][0]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.787    
  -------------------------------------------------------------------
                         slack                                  2.389    




