INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/sim_1/new/counter_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_bench'
