 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  9 06:03:52 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_Register_File/regfile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][7]/CK (DFFRHQX8M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][7]/Q (DFFRHQX8M)        0.39       0.39 r
  U0_Register_File/REG1[7] (Register_File)                0.00       0.39 r
  U0_ALU/B[7] (ALU)                                       0.00       0.39 r
  U0_ALU/div_29/b[7] (ALU_DW_div_uns_1)                   0.00       0.39 r
  U0_ALU/div_29/U5/Y (INVX10M)                            0.07       0.47 f
  U0_ALU/div_29/U6/Y (NAND2BX8M)                          0.07       0.53 r
  U0_ALU/div_29/U46/Y (INVX4M)                            0.04       0.58 f
  U0_ALU/div_29/U38/Y (NAND2X4M)                          0.13       0.70 r
  U0_ALU/div_29/U81/Y (NOR2X12M)                          0.05       0.75 f
  U0_ALU/div_29/U51/Y (NAND2X2M)                          0.10       0.85 r
  U0_ALU/div_29/U14/Y (CLKINVX6M)                         0.07       0.92 f
  U0_ALU/div_29/U15/Y (MXI2X4M)                           0.13       1.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.24       1.29 f
  U0_ALU/div_29/U29/Y (NAND2X4M)                          0.09       1.38 r
  U0_ALU/div_29/U28/Y (MXI2X6M)                           0.12       1.50 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.38       1.88 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)
                                                          0.18       2.06 r
  U0_ALU/div_29/U48/Y (INVX2M)                            0.05       2.11 f
  U0_ALU/div_29/U44/Y (NOR2X2M)                           0.12       2.23 r
  U0_ALU/div_29/U34/Y (MXI2X2M)                           0.16       2.39 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.40       2.79 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX1M)
                                                          0.19       2.98 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.16 r
  U0_ALU/div_29/U32/Y (CLKINVX4M)                         0.07       3.23 f
  U0_ALU/div_29/U100/Y (NOR2X4M)                          0.13       3.37 r
  U0_ALU/div_29/U26/Y (CLKMX2X6M)                         0.28       3.64 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.00 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.22 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.44 f
  U0_ALU/div_29/U102/Y (CLKINVX4M)                        0.05       4.49 r
  U0_ALU/div_29/U80/Y (NOR2X3M)                           0.04       4.53 f
  U0_ALU/div_29/U79/Y (MXI2X4M)                           0.11       4.64 r
  U0_ALU/div_29/U22/Y (INVX4M)                            0.07       4.71 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       5.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.28 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.21       5.48 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.71 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.22       5.93 f
  U0_ALU/div_29/U47/Y (CLKINVX2M)                         0.06       5.99 r
  U0_ALU/div_29/U27/Y (OR2X4M)                            0.13       6.13 r
  U0_ALU/div_29/U63/Y (MXI2X4M)                           0.07       6.20 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.36       6.56 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.78 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       7.00 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.22 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.44 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.24       7.68 f
  U0_ALU/div_29/U12/Y (NOR2BX8M)                          0.13       7.81 f
  U0_ALU/div_29/U11/Y (MXI2X6M)                           0.12       7.93 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.23       8.16 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       8.38 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.60 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.21       8.81 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX2M)
                                                          0.24       9.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.23       9.28 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.21       9.49 f
  U0_ALU/div_29/quotient[0] (ALU_DW_div_uns_1)            0.00       9.49 f
  U0_ALU/U8/Y (NOR2X3M)                                   0.09       9.58 r
  U0_ALU/U165/Y (AOI211X2M)                               0.08       9.66 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       9.66 f
  data arrival time                                                  9.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.14       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_Register_File/regfile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][7]/CK (DFFRHQX8M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][7]/Q (DFFRHQX8M)        0.39       0.39 r
  U0_Register_File/REG1[7] (Register_File)                0.00       0.39 r
  U0_ALU/B[7] (ALU)                                       0.00       0.39 r
  U0_ALU/div_29/b[7] (ALU_DW_div_uns_1)                   0.00       0.39 r
  U0_ALU/div_29/U5/Y (INVX10M)                            0.07       0.47 f
  U0_ALU/div_29/U6/Y (NAND2BX8M)                          0.07       0.53 r
  U0_ALU/div_29/U46/Y (INVX4M)                            0.04       0.58 f
  U0_ALU/div_29/U38/Y (NAND2X4M)                          0.13       0.70 r
  U0_ALU/div_29/U81/Y (NOR2X12M)                          0.05       0.75 f
  U0_ALU/div_29/U51/Y (NAND2X2M)                          0.10       0.85 r
  U0_ALU/div_29/U14/Y (CLKINVX6M)                         0.07       0.92 f
  U0_ALU/div_29/U15/Y (MXI2X4M)                           0.13       1.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.24       1.29 f
  U0_ALU/div_29/U29/Y (NAND2X4M)                          0.09       1.38 r
  U0_ALU/div_29/U28/Y (MXI2X6M)                           0.12       1.50 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.38       1.88 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)
                                                          0.18       2.06 r
  U0_ALU/div_29/U48/Y (INVX2M)                            0.05       2.11 f
  U0_ALU/div_29/U44/Y (NOR2X2M)                           0.12       2.23 r
  U0_ALU/div_29/U34/Y (MXI2X2M)                           0.16       2.39 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.40       2.79 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX1M)
                                                          0.19       2.98 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.16 r
  U0_ALU/div_29/U32/Y (CLKINVX4M)                         0.07       3.23 f
  U0_ALU/div_29/U100/Y (NOR2X4M)                          0.13       3.37 r
  U0_ALU/div_29/U26/Y (CLKMX2X6M)                         0.28       3.64 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.00 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.22 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.44 f
  U0_ALU/div_29/U102/Y (CLKINVX4M)                        0.05       4.49 r
  U0_ALU/div_29/U80/Y (NOR2X3M)                           0.04       4.53 f
  U0_ALU/div_29/U79/Y (MXI2X4M)                           0.11       4.64 r
  U0_ALU/div_29/U22/Y (INVX4M)                            0.07       4.71 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       5.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.28 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.21       5.48 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.71 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.22       5.93 f
  U0_ALU/div_29/U47/Y (CLKINVX2M)                         0.06       5.99 r
  U0_ALU/div_29/U27/Y (OR2X4M)                            0.13       6.13 r
  U0_ALU/div_29/U63/Y (MXI2X4M)                           0.07       6.20 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.36       6.56 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.78 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       7.00 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.22 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.44 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.24       7.68 f
  U0_ALU/div_29/U58/Y (NAND2BX4M)                         0.09       7.77 r
  U0_ALU/div_29/U54/Y (INVX4M)                            0.06       7.83 f
  U0_ALU/div_29/quotient[1] (ALU_DW_div_uns_1)            0.00       7.83 f
  U0_ALU/U114/Y (OAI2BB1XLM)                              0.22       8.05 f
  U0_ALU/U63/Y (AOI21X2M)                                 0.14       8.19 r
  U0_ALU/U60/Y (AOI31X2M)                                 0.11       8.29 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       8.29 f
  data arrival time                                                  8.29

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -8.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_Register_File/regfile_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[1][3]/Q (DFFRQX2M)         0.55       0.55 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.55 r
  U0_ALU/B[3] (ALU)                                       0.00       0.55 r
  U0_ALU/mult_28/B[3] (ALU_DW02_mult_0)                   0.00       0.55 r
  U0_ALU/mult_28/U44/Y (INVXLM)                           0.27       0.82 f
  U0_ALU/mult_28/U114/Y (NOR2X1M)                         0.21       1.03 r
  U0_ALU/mult_28/U4/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_28/S2_2_2/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_28/S2_3_2/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_28/S2_4_2/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_28/S2_5_2/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_28/S2_6_2/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_28/S4_2/S (ADDFX2M)                         0.58       4.51 f
  U0_ALU/mult_28/U19/Y (CLKXOR2X2M)                       0.31       4.82 r
  U0_ALU/mult_28/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.82 r
  U0_ALU/mult_28/FS_1/U3/Y (NAND2X2M)                     0.07       4.89 f
  U0_ALU/mult_28/FS_1/U23/Y (OA21X1M)                     0.37       5.26 f
  U0_ALU/mult_28/FS_1/U20/Y (AOI2BB1X1M)                  0.26       5.52 f
  U0_ALU/mult_28/FS_1/U18/Y (OA21X1M)                     0.40       5.92 f
  U0_ALU/mult_28/FS_1/U13/Y (OAI21BX1M)                   0.25       6.17 r
  U0_ALU/mult_28/FS_1/U11/Y (OAI21X1M)                    0.13       6.30 f
  U0_ALU/mult_28/FS_1/U2/Y (AOI21BX2M)                    0.17       6.47 f
  U0_ALU/mult_28/FS_1/U4/Y (XNOR2X2M)                     0.12       6.59 r
  U0_ALU/mult_28/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.59 r
  U0_ALU/mult_28/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.59 r
  U0_ALU/U34/Y (OAI2BB1X2M)                               0.15       6.74 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.74 r
  data arrival time                                                  6.74

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.74
  --------------------------------------------------------------------------
  slack (MET)                                                        2.76


  Startpoint: U0_Register_File/regfile_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[1][3]/Q (DFFRQX2M)         0.55       0.55 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.55 r
  U0_ALU/B[3] (ALU)                                       0.00       0.55 r
  U0_ALU/mult_28/B[3] (ALU_DW02_mult_0)                   0.00       0.55 r
  U0_ALU/mult_28/U44/Y (INVXLM)                           0.27       0.82 f
  U0_ALU/mult_28/U114/Y (NOR2X1M)                         0.21       1.03 r
  U0_ALU/mult_28/U4/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_28/S2_2_2/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_28/S2_3_2/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_28/S2_4_2/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_28/S2_5_2/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_28/S2_6_2/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_28/S4_2/S (ADDFX2M)                         0.58       4.51 f
  U0_ALU/mult_28/U19/Y (CLKXOR2X2M)                       0.31       4.82 r
  U0_ALU/mult_28/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.82 r
  U0_ALU/mult_28/FS_1/U3/Y (NAND2X2M)                     0.07       4.89 f
  U0_ALU/mult_28/FS_1/U23/Y (OA21X1M)                     0.37       5.26 f
  U0_ALU/mult_28/FS_1/U20/Y (AOI2BB1X1M)                  0.26       5.52 f
  U0_ALU/mult_28/FS_1/U18/Y (OA21X1M)                     0.40       5.92 f
  U0_ALU/mult_28/FS_1/U13/Y (OAI21BX1M)                   0.25       6.17 r
  U0_ALU/mult_28/FS_1/U12/Y (XOR3XLM)                     0.16       6.33 r
  U0_ALU/mult_28/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.33 r
  U0_ALU/mult_28/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.33 r
  U0_ALU/U35/Y (OAI2BB1X2M)                               0.13       6.46 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.46 r
  data arrival time                                                  6.46

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: U0_Register_File/regfile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][7]/CK (DFFRHQX8M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][7]/Q (DFFRHQX8M)        0.39       0.39 r
  U0_Register_File/REG1[7] (Register_File)                0.00       0.39 r
  U0_ALU/B[7] (ALU)                                       0.00       0.39 r
  U0_ALU/div_29/b[7] (ALU_DW_div_uns_1)                   0.00       0.39 r
  U0_ALU/div_29/U5/Y (INVX10M)                            0.07       0.47 f
  U0_ALU/div_29/U6/Y (NAND2BX8M)                          0.07       0.53 r
  U0_ALU/div_29/U46/Y (INVX4M)                            0.04       0.58 f
  U0_ALU/div_29/U38/Y (NAND2X4M)                          0.13       0.70 r
  U0_ALU/div_29/U81/Y (NOR2X12M)                          0.05       0.75 f
  U0_ALU/div_29/U51/Y (NAND2X2M)                          0.10       0.85 r
  U0_ALU/div_29/U14/Y (CLKINVX6M)                         0.07       0.92 f
  U0_ALU/div_29/U15/Y (MXI2X4M)                           0.13       1.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.24       1.29 f
  U0_ALU/div_29/U29/Y (NAND2X4M)                          0.09       1.38 r
  U0_ALU/div_29/U28/Y (MXI2X6M)                           0.12       1.50 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.38       1.88 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)
                                                          0.18       2.06 r
  U0_ALU/div_29/U48/Y (INVX2M)                            0.05       2.11 f
  U0_ALU/div_29/U44/Y (NOR2X2M)                           0.12       2.23 r
  U0_ALU/div_29/U34/Y (MXI2X2M)                           0.16       2.39 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.40       2.79 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX1M)
                                                          0.19       2.98 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.16 r
  U0_ALU/div_29/U32/Y (CLKINVX4M)                         0.07       3.23 f
  U0_ALU/div_29/U100/Y (NOR2X4M)                          0.13       3.37 r
  U0_ALU/div_29/U26/Y (CLKMX2X6M)                         0.28       3.64 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.00 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.22 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.44 f
  U0_ALU/div_29/U102/Y (CLKINVX4M)                        0.05       4.49 r
  U0_ALU/div_29/U80/Y (NOR2X3M)                           0.04       4.53 f
  U0_ALU/div_29/U79/Y (MXI2X4M)                           0.11       4.64 r
  U0_ALU/div_29/U22/Y (INVX4M)                            0.07       4.71 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       5.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.28 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.21       5.48 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.23       5.71 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.22       5.93 f
  U0_ALU/div_29/U47/Y (CLKINVX2M)                         0.06       5.99 r
  U0_ALU/div_29/U83/Y (NAND2BX2M)                         0.13       6.12 r
  U0_ALU/div_29/U21/Y (INVX4M)                            0.07       6.20 f
  U0_ALU/div_29/quotient[2] (ALU_DW_div_uns_1)            0.00       6.20 f
  U0_ALU/U67/Y (AOI22XLM)                                 0.26       6.46 r
  U0_ALU/U64/Y (AOI31X2M)                                 0.12       6.58 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       6.58 f
  data arrival time                                                  6.58

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: U0_Register_File/regfile_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[1][3]/Q (DFFRQX2M)         0.55       0.55 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.55 r
  U0_ALU/B[3] (ALU)                                       0.00       0.55 r
  U0_ALU/mult_28/B[3] (ALU_DW02_mult_0)                   0.00       0.55 r
  U0_ALU/mult_28/U44/Y (INVXLM)                           0.27       0.82 f
  U0_ALU/mult_28/U114/Y (NOR2X1M)                         0.21       1.03 r
  U0_ALU/mult_28/U4/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_28/S2_2_2/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_28/S2_3_2/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_28/S2_4_2/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_28/S2_5_2/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_28/S2_6_2/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_28/S4_2/S (ADDFX2M)                         0.58       4.51 f
  U0_ALU/mult_28/U19/Y (CLKXOR2X2M)                       0.31       4.82 r
  U0_ALU/mult_28/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.82 r
  U0_ALU/mult_28/FS_1/U3/Y (NAND2X2M)                     0.07       4.89 f
  U0_ALU/mult_28/FS_1/U23/Y (OA21X1M)                     0.37       5.26 f
  U0_ALU/mult_28/FS_1/U20/Y (AOI2BB1X1M)                  0.26       5.52 f
  U0_ALU/mult_28/FS_1/U18/Y (OA21X1M)                     0.40       5.92 f
  U0_ALU/mult_28/FS_1/U14/Y (XNOR2X1M)                    0.10       6.03 r
  U0_ALU/mult_28/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       6.03 r
  U0_ALU/mult_28/PRODUCT[13] (ALU_DW02_mult_0)            0.00       6.03 r
  U0_ALU/U36/Y (OAI2BB1X2M)                               0.15       6.18 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.18 r
  data arrival time                                                  6.18

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.18
  --------------------------------------------------------------------------
  slack (MET)                                                        3.32


  Startpoint: U0_Register_File/regfile_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[1][3]/Q (DFFRQX2M)         0.55       0.55 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.55 r
  U0_ALU/B[3] (ALU)                                       0.00       0.55 r
  U0_ALU/mult_28/B[3] (ALU_DW02_mult_0)                   0.00       0.55 r
  U0_ALU/mult_28/U44/Y (INVXLM)                           0.27       0.82 f
  U0_ALU/mult_28/U114/Y (NOR2X1M)                         0.21       1.03 r
  U0_ALU/mult_28/U4/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_28/S2_2_2/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_28/S2_3_2/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_28/S2_4_2/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_28/S2_5_2/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_28/S2_6_2/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_28/S4_2/S (ADDFX2M)                         0.58       4.51 f
  U0_ALU/mult_28/U19/Y (CLKXOR2X2M)                       0.31       4.82 r
  U0_ALU/mult_28/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.82 r
  U0_ALU/mult_28/FS_1/U3/Y (NAND2X2M)                     0.07       4.89 f
  U0_ALU/mult_28/FS_1/U23/Y (OA21X1M)                     0.37       5.26 f
  U0_ALU/mult_28/FS_1/U20/Y (AOI2BB1X1M)                  0.26       5.52 f
  U0_ALU/mult_28/FS_1/U19/Y (CLKXOR2X2M)                  0.26       5.79 r
  U0_ALU/mult_28/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.79 r
  U0_ALU/mult_28/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.79 r
  U0_ALU/U38/Y (OAI2BB1X2M)                               0.12       5.91 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.91 r
  data arrival time                                                  5.91

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                        3.59


  Startpoint: U0_Register_File/regfile_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[1][3]/Q (DFFRQX2M)         0.55       0.55 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.55 r
  U0_ALU/B[3] (ALU)                                       0.00       0.55 r
  U0_ALU/mult_28/B[3] (ALU_DW02_mult_0)                   0.00       0.55 r
  U0_ALU/mult_28/U44/Y (INVXLM)                           0.27       0.82 f
  U0_ALU/mult_28/U114/Y (NOR2X1M)                         0.21       1.03 r
  U0_ALU/mult_28/U4/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_28/S2_2_2/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_28/S2_3_2/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_28/S2_4_2/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_28/S2_5_2/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_28/S2_6_2/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_28/S4_2/S (ADDFX2M)                         0.58       4.51 f
  U0_ALU/mult_28/U19/Y (CLKXOR2X2M)                       0.31       4.82 r
  U0_ALU/mult_28/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.82 r
  U0_ALU/mult_28/FS_1/U3/Y (NAND2X2M)                     0.07       4.89 f
  U0_ALU/mult_28/FS_1/U23/Y (OA21X1M)                     0.37       5.26 f
  U0_ALU/mult_28/FS_1/U7/Y (XNOR2X1M)                     0.10       5.37 r
  U0_ALU/mult_28/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.37 r
  U0_ALU/mult_28/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.37 r
  U0_ALU/U37/Y (OAI2BB1X2M)                               0.15       5.51 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.51 r
  data arrival time                                                  5.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.98


  Startpoint: U0_Register_File/regfile_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[1][3]/Q (DFFRQX2M)         0.55       0.55 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.55 r
  U0_ALU/B[3] (ALU)                                       0.00       0.55 r
  U0_ALU/mult_28/B[3] (ALU_DW02_mult_0)                   0.00       0.55 r
  U0_ALU/mult_28/U44/Y (INVXLM)                           0.27       0.82 f
  U0_ALU/mult_28/U106/Y (NOR2X1M)                         0.21       1.03 r
  U0_ALU/mult_28/U3/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_28/S2_2_3/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_28/S2_3_3/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_28/S2_4_3/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_28/S2_5_3/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_28/S2_6_3/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_28/S4_3/S (ADDFX2M)                         0.58       4.51 f
  U0_ALU/mult_28/U11/Y (CLKXOR2X2M)                       0.30       4.81 r
  U0_ALU/mult_28/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.81 r
  U0_ALU/mult_28/FS_1/U25/Y (NOR2X1M)                     0.06       4.87 f
  U0_ALU/mult_28/FS_1/U10/Y (NAND2BX1M)                   0.20       5.08 f
  U0_ALU/mult_28/FS_1/U9/Y (CLKXOR2X2M)                   0.19       5.26 r
  U0_ALU/mult_28/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.26 r
  U0_ALU/mult_28/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.26 r
  U0_ALU/U40/Y (OAI2BB1X2M)                               0.12       5.39 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.39 r
  data arrival time                                                  5.39

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                        4.11


  Startpoint: U0_Register_File/regfile_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[1][3]/Q (DFFRQX2M)         0.55       0.55 r
  U0_Register_File/REG1[3] (Register_File)                0.00       0.55 r
  U0_ALU/B[3] (ALU)                                       0.00       0.55 r
  U0_ALU/mult_28/B[3] (ALU_DW02_mult_0)                   0.00       0.55 r
  U0_ALU/mult_28/U44/Y (INVXLM)                           0.27       0.82 f
  U0_ALU/mult_28/U114/Y (NOR2X1M)                         0.21       1.03 r
  U0_ALU/mult_28/U4/Y (AND2X2M)                           0.16       1.19 r
  U0_ALU/mult_28/S2_2_2/CO (ADDFX2M)                      0.54       1.73 r
  U0_ALU/mult_28/S2_3_2/CO (ADDFX2M)                      0.55       2.28 r
  U0_ALU/mult_28/S2_4_2/CO (ADDFX2M)                      0.55       2.83 r
  U0_ALU/mult_28/S2_5_2/CO (ADDFX2M)                      0.55       3.38 r
  U0_ALU/mult_28/S2_6_2/CO (ADDFX2M)                      0.55       3.93 r
  U0_ALU/mult_28/S4_2/S (ADDFX2M)                         0.58       4.51 f
  U0_ALU/mult_28/U19/Y (CLKXOR2X2M)                       0.31       4.82 r
  U0_ALU/mult_28/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.82 r
  U0_ALU/mult_28/FS_1/U5/Y (XNOR2X2M)                     0.10       4.92 r
  U0_ALU/mult_28/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.92 r
  U0_ALU/mult_28/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.92 r
  U0_ALU/U39/Y (OAI2BB1X2M)                               0.15       5.07 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.07 r
  data arrival time                                                  5.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.07
  --------------------------------------------------------------------------
  slack (MET)                                                        4.43


  Startpoint: U0_Register_File/regfile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[0][1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[0][1]/Q (DFFRQX2M)         0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U120/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_28/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_28/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_28/U108/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_28/U7/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_28/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_28/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_28/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_28/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_28/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_28/S4_1/S (ADDFX2M)                         0.59       4.45 f
  U0_ALU/mult_28/U28/Y (INVX2M)                           0.08       4.53 r
  U0_ALU/mult_28/U42/Y (XNOR2X2M)                         0.16       4.68 r
  U0_ALU/mult_28/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.68 r
  U0_ALU/mult_28/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.68 r
  U0_ALU/mult_28/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.68 r
  U0_ALU/U80/Y (AOI2BB2XLM)                               0.14       4.83 f
  U0_ALU/U78/Y (AOI21X2M)                                 0.15       4.98 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       4.98 r
  data arrival time                                                  4.98

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                        4.51


  Startpoint: U0_Register_File/regfile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][7]/CK (DFFRHQX8M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][7]/Q (DFFRHQX8M)        0.39       0.39 r
  U0_Register_File/REG1[7] (Register_File)                0.00       0.39 r
  U0_ALU/B[7] (ALU)                                       0.00       0.39 r
  U0_ALU/div_29/b[7] (ALU_DW_div_uns_1)                   0.00       0.39 r
  U0_ALU/div_29/U5/Y (INVX10M)                            0.07       0.47 f
  U0_ALU/div_29/U6/Y (NAND2BX8M)                          0.07       0.53 r
  U0_ALU/div_29/U46/Y (INVX4M)                            0.04       0.58 f
  U0_ALU/div_29/U38/Y (NAND2X4M)                          0.13       0.70 r
  U0_ALU/div_29/U81/Y (NOR2X12M)                          0.05       0.75 f
  U0_ALU/div_29/U51/Y (NAND2X2M)                          0.10       0.85 r
  U0_ALU/div_29/U14/Y (CLKINVX6M)                         0.07       0.92 f
  U0_ALU/div_29/U15/Y (MXI2X4M)                           0.13       1.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.24       1.29 f
  U0_ALU/div_29/U29/Y (NAND2X4M)                          0.09       1.38 r
  U0_ALU/div_29/U28/Y (MXI2X6M)                           0.12       1.50 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.38       1.88 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)
                                                          0.18       2.06 r
  U0_ALU/div_29/U48/Y (INVX2M)                            0.05       2.11 f
  U0_ALU/div_29/U44/Y (NOR2X2M)                           0.12       2.23 r
  U0_ALU/div_29/U34/Y (MXI2X2M)                           0.16       2.39 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.40       2.79 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX1M)
                                                          0.19       2.98 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.16 r
  U0_ALU/div_29/U32/Y (CLKINVX4M)                         0.07       3.23 f
  U0_ALU/div_29/U100/Y (NOR2X4M)                          0.13       3.37 r
  U0_ALU/div_29/U26/Y (CLKMX2X6M)                         0.28       3.64 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.00 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.22 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.44 f
  U0_ALU/div_29/U53/Y (AND2X2M)                           0.20       4.64 f
  U0_ALU/div_29/quotient[3] (ALU_DW_div_uns_1)            0.00       4.64 f
  U0_ALU/U71/Y (AOI22XLM)                                 0.28       4.92 r
  U0_ALU/U68/Y (AOI31X2M)                                 0.12       5.04 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       5.04 f
  data arrival time                                                  5.04

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: U0_Register_File/regfile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[0][1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[0][1]/Q (DFFRQX2M)         0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U120/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_28/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_28/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_28/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_28/U9/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_28/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_28/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_28/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_28/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_28/S1_6_0/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_28/S4_0/S (ADDFX2M)                         0.55       4.43 f
  U0_ALU/mult_28/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.43 f
  U0_ALU/mult_28/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.43 f
  U0_ALU/mult_28/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.43 f
  U0_ALU/U77/Y (AOI221XLM)                                0.44       4.87 r
  U0_ALU/U150/Y (AOI31X2M)                                0.14       5.01 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.01 f
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                        4.62


  Startpoint: U0_Register_File/regfile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[0][1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[0][1]/Q (DFFRQX2M)         0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U120/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_28/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_28/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_28/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_28/U9/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_28/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_28/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_28/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_28/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_28/S1_6_0/S (ADDFX2M)                       0.57       3.90 f
  U0_ALU/mult_28/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.90 f
  U0_ALU/mult_28/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       3.90 f
  U0_ALU/mult_28/PRODUCT[6] (ALU_DW02_mult_0)             0.00       3.90 f
  U0_ALU/U88/Y (AOI211X2M)                                0.24       4.14 r
  U0_ALU/U86/Y (AOI31X2M)                                 0.12       4.26 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.26 f
  data arrival time                                                  4.26

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (MET)                                                        5.37


  Startpoint: U0_Register_File/regfile_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[1][7]/CK (DFFRHQX8M)       0.00       0.00 r
  U0_Register_File/regfile_reg[1][7]/Q (DFFRHQX8M)        0.39       0.39 r
  U0_Register_File/REG1[7] (Register_File)                0.00       0.39 r
  U0_ALU/B[7] (ALU)                                       0.00       0.39 r
  U0_ALU/div_29/b[7] (ALU_DW_div_uns_1)                   0.00       0.39 r
  U0_ALU/div_29/U5/Y (INVX10M)                            0.07       0.47 f
  U0_ALU/div_29/U6/Y (NAND2BX8M)                          0.07       0.53 r
  U0_ALU/div_29/U46/Y (INVX4M)                            0.04       0.58 f
  U0_ALU/div_29/U38/Y (NAND2X4M)                          0.13       0.70 r
  U0_ALU/div_29/U81/Y (NOR2X12M)                          0.05       0.75 f
  U0_ALU/div_29/U51/Y (NAND2X2M)                          0.10       0.85 r
  U0_ALU/div_29/U14/Y (CLKINVX6M)                         0.07       0.92 f
  U0_ALU/div_29/U15/Y (MXI2X4M)                           0.13       1.05 f
  U0_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.24       1.29 f
  U0_ALU/div_29/U29/Y (NAND2X4M)                          0.09       1.38 r
  U0_ALU/div_29/U28/Y (MXI2X6M)                           0.12       1.50 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.38       1.88 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)
                                                          0.18       2.06 r
  U0_ALU/div_29/U48/Y (INVX2M)                            0.05       2.11 f
  U0_ALU/div_29/U44/Y (NOR2X2M)                           0.12       2.23 r
  U0_ALU/div_29/U34/Y (MXI2X2M)                           0.16       2.39 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.40       2.79 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX1M)
                                                          0.19       2.98 r
  U0_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.18       3.16 r
  U0_ALU/div_29/U32/Y (CLKINVX4M)                         0.07       3.23 f
  U0_ALU/div_29/U100/Y (NOR2X4M)                          0.13       3.37 r
  U0_ALU/div_29/quotient[4] (ALU_DW_div_uns_1)            0.00       3.37 r
  U0_ALU/U162/Y (AOI22XLM)                                0.17       3.54 f
  U0_ALU/U72/Y (AOI31X2M)                                 0.15       3.69 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       3.69 r
  data arrival time                                                  3.69

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        5.80


  Startpoint: U0_Register_File/regfile_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_Register_File/regfile_reg[0][1]/CK (DFFRQX2M)        0.00       0.00 r
  U0_Register_File/regfile_reg[0][1]/Q (DFFRQX2M)         0.39       0.39 r
  U0_Register_File/REG0[1] (Register_File)                0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U120/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_28/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_28/U37/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_28/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_28/U9/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_28/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_28/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_28/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_28/S1_5_0/S (ADDFX2M)                       0.57       3.35 f
  U0_ALU/mult_28/FS_1/A[3] (ALU_DW01_add_1)               0.00       3.35 f
  U0_ALU/mult_28/FS_1/SUM[3] (ALU_DW01_add_1)             0.00       3.35 f
  U0_ALU/mult_28/PRODUCT[5] (ALU_DW02_mult_0)             0.00       3.35 f
  U0_ALU/U91/Y (AOI211X2M)                                0.24       3.59 r
  U0_ALU/U89/Y (AOI31X2M)                                 0.12       3.71 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       3.71 f
  data arrival time                                                  3.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: U0_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ALU/valid_data_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)           0.56       0.56 f
  U0_SYS_CTRL/U41/Y (NOR2X2M)                             0.27       0.83 r
  U0_SYS_CTRL/U32/Y (NAND3X2M)                            0.17       1.00 f
  U0_SYS_CTRL/U5/Y (OAI22X1M)                             0.33       1.33 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       1.33 r
  U0_ALU/Enable (ALU)                                     0.00       1.33 r
  U0_ALU/valid_data_reg/D (DFFRQX2M)                      0.00       1.33 r
  data arrival time                                                  1.33

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/valid_data_reg/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.36       9.44
  data required time                                                 9.44
  --------------------------------------------------------------------------
  data required time                                                 9.44
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        8.12


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U125/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U124/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U123/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U122/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U121/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U120/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U119/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U30/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U118/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U77/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U76/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U75/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U74/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U73/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U72/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U71/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U32/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U70/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U93/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U92/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U91/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U90/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U89/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U88/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U87/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U34/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U86/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U109/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U108/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U107/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U106/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U105/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U104/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U103/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U136/Y (AND2X2M)           0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U36/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U102/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U85/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U84/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U83/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U82/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U81/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U80/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U79/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U33/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U78/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U133/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U132/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U131/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U130/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U129/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U128/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U127/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U31/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U126/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U101/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U100/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U99/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U98/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U97/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U96/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U95/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U35/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U94/Y (OAI2BB2X1M)         0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U117/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U116/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U115/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U114/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U113/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U112/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U111/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U135/Y (NOR2BX2M)          0.17       2.35 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U38/Y (AND2X2M)            0.20       2.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U18/Y (NAND2X2M)           0.20       2.75 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U110/Y (OAI2BB2X1M)        0.18       2.93 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/D (DFFRQX2M)
                                                          0.00       2.93 r
  data arrival time                                                  2.93

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U153/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U152/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U151/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U150/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U149/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U148/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U147/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U134/Y (AND2X2M)           0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U43/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U146/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U161/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U160/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U159/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U158/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U157/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U156/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U155/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U41/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U154/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U169/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U168/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U167/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U166/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U165/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U164/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U163/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U42/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U162/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U177/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U176/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U175/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U174/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U173/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U172/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U171/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U40/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U170/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U19/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U181/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U19/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U180/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U19/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U179/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK1)
  Endpoint: U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK1)
  Path Group: REF_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK1 (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  U0_ASYNC_FIFO/fifo_wr/U16/Y (INVX2M)                    0.08       0.60 r
  U0_ASYNC_FIFO/fifo_wr/U22/Y (CLKXOR2X2M)                0.31       0.90 f
  U0_ASYNC_FIFO/fifo_wr/U9/Y (XNOR2X2M)                   0.13       1.03 f
  U0_ASYNC_FIFO/fifo_wr/U6/Y (AND4X2M)                    0.29       1.32 f
  U0_ASYNC_FIFO/fifo_wr/o_w_full (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.32 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.32 f
  U0_SYS_CTRL/CTRL_FULL_IN (SYS_CTRL)                     0.00       1.32 f
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.08       1.40 r
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.09       1.49 f
  U0_SYS_CTRL/U18/Y (NOR2X2M)                             0.30       1.79 r
  U0_SYS_CTRL/U25/Y (OR3X2M)                              0.23       2.02 r
  U0_SYS_CTRL/TX_D_VLD (SYS_CTRL)                         0.00       2.02 r
  U0_ASYNC_FIFO/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_w_inc (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.02 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U37/Y (NOR2BX2M)           0.15       2.18 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U137/Y (AND2X2M)           0.15       2.33 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U44/Y (AND2X2M)            0.18       2.51 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U19/Y (NAND2X2M)           0.20       2.71 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U178/Y (OAI2BB2X1M)        0.18       2.89 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/D (DFFRQX2M)
                                                          0.00       2.89 r
  data arrival time                                                  2.89

  clock REF_CLK1 (rise edge)                             10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        6.61


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.06      54.32 r
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.32 r
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.32 r
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.39 f
  RX_TOP/FSM_RX1/U4/Y (OAI2BB1X2M)                        0.18      54.57 f
  RX_TOP/FSM_RX1/data_samp_en_FSM (FSM_RX)                0.00      54.57 f
  RX_TOP/data_sampling_RX1/data_samp_en (data_sampling_RX)
                                                          0.00      54.57 f
  RX_TOP/data_sampling_RX1/U31/Y (AND2X1M)                0.22      54.79 f
  RX_TOP/data_sampling_RX1/U30/Y (AOI2B1X1M)              0.20      54.99 r
  RX_TOP/data_sampling_RX1/U28/Y (AOI21X1M)               0.10      55.09 f
  RX_TOP/data_sampling_RX1/U27/Y (CLKINVX1M)              0.13      55.21 r
  RX_TOP/data_sampling_RX1/U26/Y (NAND3X1M)               0.12      55.33 f
  RX_TOP/data_sampling_RX1/U24/Y (MXI2X1M)                0.12      55.45 r
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/D (DFFRQX2M)
                                                          0.00      55.45 r
  data arrival time                                                 55.45

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.45
  --------------------------------------------------------------------------
  slack (MET)                                                      215.30


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.06      54.32 r
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.32 r
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.32 r
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.39 f
  RX_TOP/FSM_RX1/U4/Y (OAI2BB1X2M)                        0.18      54.57 f
  RX_TOP/FSM_RX1/data_samp_en_FSM (FSM_RX)                0.00      54.57 f
  RX_TOP/data_sampling_RX1/data_samp_en (data_sampling_RX)
                                                          0.00      54.57 f
  RX_TOP/data_sampling_RX1/U31/Y (AND2X1M)                0.22      54.79 f
  RX_TOP/data_sampling_RX1/U30/Y (AOI2B1X1M)              0.20      54.99 r
  RX_TOP/data_sampling_RX1/U28/Y (AOI21X1M)               0.10      55.09 f
  RX_TOP/data_sampling_RX1/U27/Y (CLKINVX1M)              0.13      55.21 r
  RX_TOP/data_sampling_RX1/U23/Y (CLKNAND2X2M)            0.09      55.31 f
  RX_TOP/data_sampling_RX1/U22/Y (MXI2X1M)                0.11      55.41 r
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/D (DFFRQX2M)
                                                          0.00      55.41 r
  data arrival time                                                 55.41

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.41
  --------------------------------------------------------------------------
  slack (MET)                                                      215.34


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U4/Y (AND2X2M)              0.25      54.98 r
  RX_TOP/edge_bit_counter_RX1/U5/Y (NOR2BX2M)             0.08      55.06 f
  RX_TOP/edge_bit_counter_RX1/U18/Y (AO22X1M)             0.40      55.46 f
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/D (DFFRQX2M)
                                                          0.00      55.46 f
  data arrival time                                                 55.46

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.46
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U4/Y (AND2X2M)              0.25      54.98 r
  RX_TOP/edge_bit_counter_RX1/U5/Y (NOR2BX2M)             0.08      55.06 f
  RX_TOP/edge_bit_counter_RX1/U16/Y (AO22X1M)             0.40      55.46 f
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/D (DFFRQX2M)
                                                          0.00      55.46 f
  data arrival time                                                 55.46

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.46
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U4/Y (AND2X2M)              0.25      54.98 r
  RX_TOP/edge_bit_counter_RX1/U5/Y (NOR2BX2M)             0.08      55.06 f
  RX_TOP/edge_bit_counter_RX1/U13/Y (AO22X1M)             0.40      55.46 f
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/D (DFFRQX2M)
                                                          0.00      55.46 f
  data arrival time                                                 55.46

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.46
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U4/Y (AND2X2M)              0.25      54.98 r
  RX_TOP/edge_bit_counter_RX1/U5/Y (NOR2BX2M)             0.08      55.06 f
  RX_TOP/edge_bit_counter_RX1/U12/Y (AO22X1M)             0.40      55.46 f
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/D (DFFRQX2M)
                                                          0.00      55.46 f
  data arrival time                                                 55.46

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.46
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U4/Y (AND2X2M)              0.25      54.98 r
  RX_TOP/edge_bit_counter_RX1/U5/Y (NOR2BX2M)             0.08      55.06 f
  RX_TOP/edge_bit_counter_RX1/U15/Y (AO22X1M)             0.40      55.46 f
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/D (DFFRQX2M)
                                                          0.00      55.46 f
  data arrival time                                                 55.46

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.46
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U4/Y (AND2X2M)              0.25      54.98 r
  RX_TOP/edge_bit_counter_RX1/U5/Y (NOR2BX2M)             0.08      55.06 f
  RX_TOP/edge_bit_counter_RX1/U14/Y (AO22X1M)             0.40      55.46 f
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/D (DFFRQX2M)
                                                          0.00      55.46 f
  data arrival time                                                 55.46

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -55.46
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/data_sampling_RX1/sample_bit_samp_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.06      54.32 r
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.32 r
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.32 r
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.39 f
  RX_TOP/FSM_RX1/U4/Y (OAI2BB1X2M)                        0.18      54.57 f
  RX_TOP/FSM_RX1/data_samp_en_FSM (FSM_RX)                0.00      54.57 f
  RX_TOP/data_sampling_RX1/data_samp_en (data_sampling_RX)
                                                          0.00      54.57 f
  RX_TOP/data_sampling_RX1/U31/Y (AND2X1M)                0.22      54.79 f
  RX_TOP/data_sampling_RX1/U30/Y (AOI2B1X1M)              0.20      54.99 r
  RX_TOP/data_sampling_RX1/U29/Y (CLKMX2X2M)              0.23      55.22 f
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/D (DFFSQX2M)
                                                          0.00      55.22 f
  data arrival time                                                 55.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -55.22
  --------------------------------------------------------------------------
  slack (MET)                                                      215.59


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U3/Y (NAND2X2M)             0.19      54.93 f
  RX_TOP/edge_bit_counter_RX1/U9/Y (NOR2BX2M)             0.12      55.05 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/D (DFFRQX2M)
                                                          0.00      55.05 r
  data arrival time                                                 55.05

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.71


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U3/Y (NAND2X2M)             0.19      54.93 f
  RX_TOP/edge_bit_counter_RX1/U8/Y (NOR2BX2M)             0.12      55.05 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/D (DFFRQX2M)
                                                          0.00      55.05 r
  data arrival time                                                 55.05

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.71


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U3/Y (NAND2X2M)             0.19      54.93 f
  RX_TOP/edge_bit_counter_RX1/U7/Y (NOR2BX2M)             0.12      55.05 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/D (DFFRQX2M)
                                                          0.00      55.05 r
  data arrival time                                                 55.05

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.71


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U3/Y (NAND2X2M)             0.19      54.93 f
  RX_TOP/edge_bit_counter_RX1/U6/Y (NOR2BX2M)             0.12      55.05 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/D (DFFRQX2M)
                                                          0.00      55.05 r
  data arrival time                                                 55.05

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.71


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U3/Y (NAND2X2M)             0.19      54.93 f
  RX_TOP/edge_bit_counter_RX1/U10/Y (NOR2X2M)             0.12      55.05 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/D (DFFRQX2M)
                                                          0.00      55.05 r
  data arrival time                                                 55.05

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.71


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U5/Y (NAND2X2M)                          0.08      54.37 r
  RX_TOP/FSM_RX1/U15/Y (NOR2X2M)                          0.05      54.42 f
  RX_TOP/FSM_RX1/U14/Y (OAI22X1M)                         0.31      54.74 r
  RX_TOP/FSM_RX1/enable_FSM (FSM_RX)                      0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/enable_edge (edge_bit_counter_RX)
                                                          0.00      54.74 r
  RX_TOP/edge_bit_counter_RX1/U11/Y (AND3X2M)             0.22      54.95 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/D (DFFRQX2M)
                                                          0.00      54.95 r
  data arrival time                                                 54.95

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.95
  --------------------------------------------------------------------------
  slack (MET)                                                      215.82


  Startpoint: RX_TOP/parity_check_RX1/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: parity_error
            (output port clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/parity_check_RX1/par_err_reg/CK (DFFRQX2M)       0.00       0.00 r
  RX_TOP/parity_check_RX1/par_err_reg/Q (DFFRQX2M)        0.90       0.90 r
  RX_TOP/parity_check_RX1/par_err (parity_check_RX)       0.00       0.90 r
  RX_TOP/parity_error_RX (RX_TOP)                         0.00       0.90 r
  parity_error (out)                                      0.00       0.90 r
  data arrival time                                                  0.90

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                      215.92


  Startpoint: RX_TOP/stop_check_RX1/Stop_Error_reg
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: framing_error
            (output port clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/stop_check_RX1/Stop_Error_reg/CK (DFFRQX2M)      0.00       0.00 r
  RX_TOP/stop_check_RX1/Stop_Error_reg/Q (DFFRQX2M)       0.89       0.89 r
  RX_TOP/stop_check_RX1/Stop_Error (stop_check_RX)        0.00       0.89 r
  RX_TOP/stop_error_RX (RX_TOP)                           0.00       0.89 r
  framing_error (out)                                     0.00       0.89 r
  data arrival time                                                  0.89

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      215.93


  Startpoint: UART_RX_IN (input port clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.05      54.30 f
  RX_TOP/RX_IN_RX (RX_TOP)                                0.00      54.30 f
  RX_TOP/FSM_RX1/RX_IN (FSM_RX)                           0.00      54.30 f
  RX_TOP/FSM_RX1/U13/Y (OAI22X1M)                         0.14      54.43 r
  RX_TOP/FSM_RX1/U12/Y (AOI32X1M)                         0.20      54.63 f
  RX_TOP/FSM_RX1/U11/Y (OAI2B1X2M)                        0.09      54.72 r
  RX_TOP/FSM_RX1/cs_reg[0]/D (DFFRQX2M)                   0.00      54.72 r
  data arrival time                                                 54.72

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/FSM_RX1/cs_reg[0]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.72
  --------------------------------------------------------------------------
  slack (MET)                                                      216.03


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U2/Y (INVX2M)                   0.12       2.11 f
  RX_TOP/deserializer_RX1/U11/Y (OAI2BB2X1M)              0.15       2.26 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/D (DFFRQX2M)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/parity_check_RX1/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U22/Y (NOR2X2M)                          0.18       1.84 r
  RX_TOP/FSM_RX1/U8/Y (NOR2BX2M)                          0.20       2.05 r
  RX_TOP/FSM_RX1/par_chk_en_FSM (FSM_RX)                  0.00       2.05 r
  RX_TOP/parity_check_RX1/par_chk_en (parity_check_RX)
                                                          0.00       2.05 r
  RX_TOP/parity_check_RX1/U4/Y (INVX2M)                   0.06       2.11 f
  RX_TOP/parity_check_RX1/U2/Y (OAI2BB2X1M)               0.14       2.24 r
  RX_TOP/parity_check_RX1/par_err_reg/D (DFFRQX2M)        0.00       2.24 r
  data arrival time                                                  2.24

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/parity_check_RX1/par_err_reg/CK (DFFRQX2M)       0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U2/Y (INVX2M)                   0.12       2.11 f
  RX_TOP/deserializer_RX1/U7/Y (OAI22X1M)                 0.11       2.22 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/D (DFFRQX2M)
                                                          0.00       2.22 r
  data arrival time                                                  2.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U2/Y (INVX2M)                   0.12       2.11 f
  RX_TOP/deserializer_RX1/U3/Y (OAI22X1M)                 0.11       2.22 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/D (DFFRQX2M)
                                                          0.00       2.22 r
  data arrival time                                                  2.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U2/Y (INVX2M)                   0.12       2.11 f
  RX_TOP/deserializer_RX1/U6/Y (OAI22X1M)                 0.11       2.22 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/D (DFFRQX2M)
                                                          0.00       2.22 r
  data arrival time                                                  2.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U2/Y (INVX2M)                   0.12       2.11 f
  RX_TOP/deserializer_RX1/U5/Y (OAI22X1M)                 0.11       2.22 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/D (DFFRQX2M)
                                                          0.00       2.22 r
  data arrival time                                                  2.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U2/Y (INVX2M)                   0.12       2.11 f
  RX_TOP/deserializer_RX1/U8/Y (OAI22X1M)                 0.11       2.22 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/D (DFFRQX2M)
                                                          0.00       2.22 r
  data arrival time                                                  2.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U2/Y (INVX2M)                   0.12       2.11 f
  RX_TOP/deserializer_RX1/U4/Y (OAI22X1M)                 0.11       2.22 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/D (DFFRQX2M)
                                                          0.00       2.22 r
  data arrival time                                                  2.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U22/Y (NOR2X2M)                          0.18       1.84 r
  RX_TOP/FSM_RX1/U8/Y (NOR2BX2M)                          0.20       2.05 r
  RX_TOP/FSM_RX1/U20/Y (AOI2B1X1M)                        0.06       2.11 f
  RX_TOP/FSM_RX1/U19/Y (OAI31XLM)                         0.08       2.19 r
  RX_TOP/FSM_RX1/cs_reg[2]/D (DFFRQX2M)                   0.00       2.19 r
  data arrival time                                                  2.19

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/FSM_RX1/cs_reg[2]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/data_valid_FSM_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U16/Y (AOI21XLM)                         0.29       1.80 f
  RX_TOP/FSM_RX1/U24/Y (NOR4X1M)                          0.26       2.07 r
  RX_TOP/FSM_RX1/U23/Y (AO21XLM)                          0.15       2.22 r
  RX_TOP/FSM_RX1/data_valid_FSM_reg/D (DFFRQX2M)          0.00       2.22 r
  data arrival time                                                  2.22

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (DFFRQX2M)         0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U22/Y (NOR2X2M)                          0.18       1.84 r
  RX_TOP/FSM_RX1/U30/Y (NAND3X2M)                         0.14       1.98 f
  RX_TOP/FSM_RX1/U25/Y (OAI211X2M)                        0.19       2.17 r
  RX_TOP/FSM_RX1/cs_reg[1]/D (DFFRQX2M)                   0.00       2.17 r
  data arrival time                                                  2.17

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/FSM_RX1/cs_reg[1]/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.58


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/deserializer_RX1/P_DATA_des_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U10/Y (NOR2X2M)                          0.11       1.77 r
  RX_TOP/FSM_RX1/deser_en_FSM (FSM_RX)                    0.00       1.77 r
  RX_TOP/deserializer_RX1/deser_en (deserializer_RX)      0.00       1.77 r
  RX_TOP/deserializer_RX1/U9/Y (BUFX2M)                   0.21       1.98 r
  RX_TOP/deserializer_RX1/U10/Y (OAI2BB2X1M)              0.17       2.16 r
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/D (DFFRQX2M)
                                                          0.00       2.16 r
  data arrival time                                                  2.16

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/strt_check_RX1/strt_glitch_chk_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U22/Y (NOR2X2M)                          0.18       1.84 r
  RX_TOP/FSM_RX1/U30/Y (NAND3X2M)                         0.14       1.98 f
  RX_TOP/FSM_RX1/U31/Y (INVX2M)                           0.07       2.04 r
  RX_TOP/FSM_RX1/strt_chk_en_FSM (FSM_RX)                 0.00       2.04 r
  RX_TOP/strt_check_RX1/strt_chk_en (strt_check_RX)       0.00       2.04 r
  RX_TOP/strt_check_RX1/U3/Y (AND2X2M)                    0.11       2.16 r
  RX_TOP/strt_check_RX1/strt_glitch_chk_reg/D (DFFRQX2M)
                                                          0.00       2.16 r
  data arrival time                                                  2.16

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/strt_check_RX1/strt_glitch_chk_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.61


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/FSM_RX1/par_err_reg_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U22/Y (NOR2X2M)                          0.18       1.84 r
  RX_TOP/FSM_RX1/U29/Y (AOI21X2M)                         0.10       1.95 f
  RX_TOP/FSM_RX1/U28/Y (OAI2BB2X1M)                       0.16       2.11 r
  RX_TOP/FSM_RX1/par_err_reg_reg/D (DFFRQX2M)             0.00       2.11 r
  data arrival time                                                  2.11

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/FSM_RX1/par_err_reg_reg/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Endpoint: RX_TOP/stop_check_RX1/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by RX_CLOCK)
  Path Group: RX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  RX_TOP/edge_bit_counter_RX1/edge_cnt_edge[0] (edge_bit_counter_RX)
                                                          0.00       0.52 f
  RX_TOP/FSM_RX1/edge_cnt_FSM[0] (FSM_RX)                 0.00       0.52 f
  RX_TOP/FSM_RX1/U51/Y (NOR2BX1M)                         0.20       0.72 f
  RX_TOP/FSM_RX1/U52/Y (OAI2B2X1M)                        0.20       0.93 r
  RX_TOP/FSM_RX1/U53/Y (NAND4BX1M)                        0.19       1.12 f
  RX_TOP/FSM_RX1/U57/Y (NOR4X1M)                          0.39       1.51 r
  RX_TOP/FSM_RX1/U6/Y (INVX2M)                            0.15       1.66 f
  RX_TOP/FSM_RX1/U7/Y (NOR3X2M)                           0.22       1.88 r
  RX_TOP/FSM_RX1/stp_chk_en_FSM (FSM_RX)                  0.00       1.88 r
  RX_TOP/stop_check_RX1/stp_chk_en (stop_check_RX)        0.00       1.88 r
  RX_TOP/stop_check_RX1/U3/Y (NOR2BX2M)                   0.16       2.04 r
  RX_TOP/stop_check_RX1/Stop_Error_reg/D (DFFRQX2M)       0.00       2.04 r
  data arrival time                                                  2.04

  clock RX_CLOCK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_TOP/stop_check_RX1/Stop_Error_reg/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: TOP_TX/mux/TX_OUT_mux_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: UART_TX_O (output port clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/mux/TX_OUT_mux_reg/CK (DFFRQX2M)                 0.00       0.00 r
  TOP_TX/mux/TX_OUT_mux_reg/Q (DFFRQX2M)                  0.87       0.87 r
  TOP_TX/mux/TX_OUT_mux (MUX4x1)                          0.00       0.87 r
  TOP_TX/TX_OUT (TOP_TX_DATA_LENGTH8)                     0.00       0.87 r
  UART_TX_O (out)                                         0.00       0.87 r
  data arrival time                                                  0.87

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                               -1736.11    6944.24
  data required time                                              6944.24
  --------------------------------------------------------------------------
  data required time                                              6944.24
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                     6943.37


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U21/Y (AO22X1M)                              0.33       3.09 f
  TOP_TX/SER/data_reg[7]/D (DFFSQX2M)                     0.00       3.09 f
  data arrival time                                                  3.09

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[7]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.26    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.01


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U19/Y (OAI2BB1X2M)                           0.19       2.95 f
  TOP_TX/SER/data_reg[6]/D (DFFSQX2M)                     0.00       2.95 f
  data arrival time                                                  2.95

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[6]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.15


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U17/Y (OAI2BB1X2M)                           0.19       2.95 f
  TOP_TX/SER/data_reg[5]/D (DFFSQX2M)                     0.00       2.95 f
  data arrival time                                                  2.95

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[5]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.15


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U15/Y (OAI2BB1X2M)                           0.19       2.95 f
  TOP_TX/SER/data_reg[4]/D (DFFSQX2M)                     0.00       2.95 f
  data arrival time                                                  2.95

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[4]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.15


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U13/Y (OAI2BB1X2M)                           0.19       2.95 f
  TOP_TX/SER/data_reg[3]/D (DFFSQX2M)                     0.00       2.95 f
  data arrival time                                                  2.95

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[3]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.15


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U11/Y (OAI2BB1X2M)                           0.19       2.95 f
  TOP_TX/SER/data_reg[2]/D (DFFSQX2M)                     0.00       2.95 f
  data arrival time                                                  2.95

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[2]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.15


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U9/Y (OAI2BB1X2M)                            0.17       2.93 f
  TOP_TX/SER/data_reg[1]/D (DFFSQX2M)                     0.00       2.93 f
  data arrival time                                                  2.93

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[1]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.17


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/SER/Data_Valid (SERIALIZER_DATA_LENGTH8)         0.00       2.09 f
  TOP_TX/SER/U6/Y (NOR2BX2M)                              0.22       2.31 f
  TOP_TX/SER/U3/Y (NOR2X2M)                               0.31       2.61 r
  TOP_TX/SER/U4/Y (NOR2X2M)                               0.15       2.76 f
  TOP_TX/SER/U7/Y (OAI2BB1X2M)                            0.17       2.93 f
  TOP_TX/SER/data_reg[0]/D (DFFSQX2M)                     0.00       2.93 f
  data arrival time                                                  2.93

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/data_reg[0]/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.25    8680.10
  data required time                                              8680.10
  --------------------------------------------------------------------------
  data required time                                              8680.10
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.17


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/Q (DFFRQX2M)
                                                          0.70       0.70 r
  U0_ASYNC_FIFO/fifo_rd/o_rd_addr[0] (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_rd_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U21/Y (INVX2M)             0.11       0.80 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U7/Y (BUFX2M)              0.15       0.96 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U5/Y (INVX2M)              0.77       1.73 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U191/Y (MX4X1M)            0.49       2.22 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U189/Y (MX4X1M)            0.37       2.60 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/o_rd_data[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.60 f
  U0_ASYNC_FIFO/rd_data[0] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.60 f
  TOP_TX/P_DATA[0] (TOP_TX_DATA_LENGTH8)                  0.00       2.60 f
  TOP_TX/PAR/P_DATA[0] (parity_calc_DATA_LENGTH8)         0.00       2.60 f
  TOP_TX/PAR/U3/Y (AO2B2X2M)                              0.32       2.91 f
  TOP_TX/PAR/par_data_reg[0]/D (DFFRQX2M)                 0.00       2.91 f
  data arrival time                                                  2.91

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[0]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.28


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/Q (DFFRQX2M)
                                                          0.70       0.70 r
  U0_ASYNC_FIFO/fifo_rd/o_rd_addr[0] (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_rd_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U21/Y (INVX2M)             0.11       0.80 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U7/Y (BUFX2M)              0.15       0.96 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U5/Y (INVX2M)              0.77       1.73 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U195/Y (MX4X1M)            0.49       2.22 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U193/Y (MX4X1M)            0.37       2.60 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/o_rd_data[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.60 f
  U0_ASYNC_FIFO/rd_data[2] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.60 f
  TOP_TX/P_DATA[2] (TOP_TX_DATA_LENGTH8)                  0.00       2.60 f
  TOP_TX/PAR/P_DATA[2] (parity_calc_DATA_LENGTH8)         0.00       2.60 f
  TOP_TX/PAR/U5/Y (AO2B2X2M)                              0.32       2.91 f
  TOP_TX/PAR/par_data_reg[2]/D (DFFRQX2M)                 0.00       2.91 f
  data arrival time                                                  2.91

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[2]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.28


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/Q (DFFRQX2M)
                                                          0.70       0.70 r
  U0_ASYNC_FIFO/fifo_rd/o_rd_addr[0] (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_rd_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U21/Y (INVX2M)             0.11       0.80 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U7/Y (BUFX2M)              0.15       0.96 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U5/Y (INVX2M)              0.77       1.73 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U199/Y (MX4X1M)            0.49       2.22 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U197/Y (MX4X1M)            0.37       2.60 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/o_rd_data[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.60 f
  U0_ASYNC_FIFO/rd_data[3] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.60 f
  TOP_TX/P_DATA[3] (TOP_TX_DATA_LENGTH8)                  0.00       2.60 f
  TOP_TX/PAR/P_DATA[3] (parity_calc_DATA_LENGTH8)         0.00       2.60 f
  TOP_TX/PAR/U6/Y (AO2B2X2M)                              0.32       2.91 f
  TOP_TX/PAR/par_data_reg[3]/D (DFFRQX2M)                 0.00       2.91 f
  data arrival time                                                  2.91

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[3]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.28


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/Q (DFFRQX2M)
                                                          0.70       0.70 r
  U0_ASYNC_FIFO/fifo_rd/o_rd_addr[0] (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_rd_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U21/Y (INVX2M)             0.11       0.80 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U7/Y (BUFX2M)              0.15       0.96 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U5/Y (INVX2M)              0.77       1.73 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U203/Y (MX4X1M)            0.49       2.22 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U201/Y (MX4X1M)            0.37       2.60 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/o_rd_data[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.60 f
  U0_ASYNC_FIFO/rd_data[4] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.60 f
  TOP_TX/P_DATA[4] (TOP_TX_DATA_LENGTH8)                  0.00       2.60 f
  TOP_TX/PAR/P_DATA[4] (parity_calc_DATA_LENGTH8)         0.00       2.60 f
  TOP_TX/PAR/U7/Y (AO2B2X2M)                              0.32       2.91 f
  TOP_TX/PAR/par_data_reg[4]/D (DFFRQX2M)                 0.00       2.91 f
  data arrival time                                                  2.91

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[4]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.28


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/mux/TX_OUT_mux_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/FSM1/DATA_VALID_FSM (FSM_TX)                     0.00       2.09 f
  TOP_TX/FSM1/U4/Y (INVX2M)                               0.08       2.17 r
  TOP_TX/FSM1/U6/Y (AOI22X1M)                             0.11       2.28 f
  TOP_TX/FSM1/U5/Y (NAND3X2M)                             0.15       2.43 r
  TOP_TX/FSM1/MUX_SEL_FSM[0] (FSM_TX)                     0.00       2.43 r
  TOP_TX/mux/mux_sel_mux[0] (MUX4x1)                      0.00       2.43 r
  TOP_TX/mux/U5/Y (AOI22X1M)                              0.12       2.55 f
  TOP_TX/mux/U4/Y (OAI2B2X1M)                             0.19       2.74 r
  TOP_TX/mux/TX_OUT_mux_reg/D (DFFRQX2M)                  0.00       2.74 r
  data arrival time                                                  2.74

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/mux/TX_OUT_mux_reg/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.33    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.28


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/Q (DFFRQX2M)
                                                          0.70       0.70 r
  U0_ASYNC_FIFO/fifo_rd/o_rd_addr[0] (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_rd_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U21/Y (INVX2M)             0.11       0.80 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U7/Y (BUFX2M)              0.15       0.96 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U5/Y (INVX2M)              0.77       1.73 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U216/Y (MX4X1M)            0.49       2.22 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U213/Y (MX4X1M)            0.36       2.58 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/o_rd_data[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.58 f
  U0_ASYNC_FIFO/rd_data[1] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.58 f
  TOP_TX/P_DATA[1] (TOP_TX_DATA_LENGTH8)                  0.00       2.58 f
  TOP_TX/PAR/P_DATA[1] (parity_calc_DATA_LENGTH8)         0.00       2.58 f
  TOP_TX/PAR/U4/Y (AO2B2X2M)                              0.32       2.90 f
  TOP_TX/PAR/par_data_reg[1]/D (DFFRQX2M)                 0.00       2.90 f
  data arrival time                                                  2.90

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[1]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.90
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.29


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/Q (DFFRQX2M)
                                                          0.70       0.70 r
  U0_ASYNC_FIFO/fifo_rd/o_rd_addr[0] (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_rd_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U21/Y (INVX2M)             0.11       0.80 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U6/Y (INVX2M)              0.74       1.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U219/Y (MX4X1M)            0.49       2.03 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U217/Y (MX4X1M)            0.37       2.41 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/o_rd_data[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.41 f
  U0_ASYNC_FIFO/rd_data[5] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.41 f
  TOP_TX/P_DATA[5] (TOP_TX_DATA_LENGTH8)                  0.00       2.41 f
  TOP_TX/PAR/P_DATA[5] (parity_calc_DATA_LENGTH8)         0.00       2.41 f
  TOP_TX/PAR/U8/Y (AO2B2X2M)                              0.32       2.72 f
  TOP_TX/PAR/par_data_reg[5]/D (DFFRQX2M)                 0.00       2.72 f
  data arrival time                                                  2.72

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[5]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.47


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/Q (DFFRQX2M)
                                                          0.70       0.70 r
  U0_ASYNC_FIFO/fifo_rd/o_rd_addr[0] (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/i_rd_addr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.70 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U21/Y (INVX2M)             0.11       0.80 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U6/Y (INVX2M)              0.74       1.55 r
  U0_ASYNC_FIFO/fifo_mem_cntrl/U223/Y (MX4X1M)            0.49       2.03 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/U221/Y (MX4X1M)            0.37       2.41 f
  U0_ASYNC_FIFO/fifo_mem_cntrl/o_rd_data[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       2.41 f
  U0_ASYNC_FIFO/rd_data[6] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       2.41 f
  TOP_TX/P_DATA[6] (TOP_TX_DATA_LENGTH8)                  0.00       2.41 f
  TOP_TX/PAR/P_DATA[6] (parity_calc_DATA_LENGTH8)         0.00       2.41 f
  TOP_TX/PAR/U9/Y (AO2B2X2M)                              0.32       2.72 f
  TOP_TX/PAR/par_data_reg[6]/D (DFFRQX2M)                 0.00       2.72 f
  data arrival time                                                  2.72

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[6]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.47


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/PAR/Data_Valid (parity_calc_DATA_LENGTH8)        0.00       2.09 f
  TOP_TX/PAR/U2/Y (NOR2BX2M)                              0.23       2.31 f
  TOP_TX/PAR/U10/Y (AO2B2X2M)                             0.27       2.58 r
  TOP_TX/PAR/par_data_reg[7]/D (DFFRQX2M)                 0.00       2.58 r
  data arrival time                                                  2.58

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_data_reg[7]/CK (DFFRQX2M)                0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.47


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.16       2.14 f
  U0_ASYNC_FIFO/fifo_rd/U8/Y (AO2B2X2M)                   0.27       2.41 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.64


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.16       2.14 f
  U0_ASYNC_FIFO/fifo_rd/U3/Y (AO2B2X2M)                   0.27       2.41 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.64


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.16       2.14 f
  U0_ASYNC_FIFO/fifo_rd/U10/Y (AO2B2X2M)                  0.27       2.41 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.64


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.16       2.14 f
  U0_ASYNC_FIFO/fifo_rd/U9/Y (AO2B2X2M)                   0.27       2.41 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.65


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/U7/Y (NOR2BX2M)                   0.16       2.14 f
  U0_ASYNC_FIFO/fifo_rd/U11/Y (AO2B2X2M)                  0.27       2.41 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.65


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/BUSY_FSM_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/FSM1/DATA_VALID_FSM (FSM_TX)                     0.00       2.09 f
  TOP_TX/FSM1/U7/Y (AO21XLM)                              0.31       2.39 f
  TOP_TX/FSM1/BUSY_FSM_reg/D (DFFRQX2M)                   0.00       2.39 f
  data arrival time                                                  2.39

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/FSM1/BUSY_FSM_reg/CK (DFFRQX2M)                  0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.80


  Startpoint: U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/cs_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/Q (DFFRQX2M)
                                                          0.80       0.80 r
  U0_ASYNC_FIFO/fifo_rd/U5/Y (CLKXOR2X2M)                 0.33       1.13 f
  U0_ASYNC_FIFO/fifo_rd/U21/Y (NOR2BX1M)                  0.19       1.33 f
  U0_ASYNC_FIFO/fifo_rd/U22/Y (OAI2B2X1M)                 0.21       1.54 r
  U0_ASYNC_FIFO/fifo_rd/U23/Y (CLKNAND2X2M)               0.12       1.66 f
  U0_ASYNC_FIFO/fifo_rd/U26/Y (NOR4X1M)                   0.31       1.97 r
  U0_ASYNC_FIFO/fifo_rd/o_r_empty (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.97 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2)
                                                          0.00       1.97 r
  U5/Y (INVX2M)                                           0.11       2.09 f
  TOP_TX/DATA_VALID (TOP_TX_DATA_LENGTH8)                 0.00       2.09 f
  TOP_TX/FSM1/DATA_VALID_FSM (FSM_TX)                     0.00       2.09 f
  TOP_TX/FSM1/U4/Y (INVX2M)                               0.08       2.17 r
  TOP_TX/FSM1/U11/Y (OAI31X1M)                            0.07       2.24 f
  TOP_TX/FSM1/cs_reg[0]/D (DFFRQX2M)                      0.00       2.24 f
  data arrival time                                                  2.24

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/FSM1/cs_reg[0]/CK (DFFRQX2M)                     0.00    8680.36 r
  library setup time                                     -0.16    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.96


  Startpoint: TOP_TX/FSM1/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/FSM1/cs_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  TOP_TX/FSM1/cs_reg[1]/Q (DFFRQX2M)                      0.49       0.49 f
  TOP_TX/FSM1/U3/Y (OAI32X1M)                             0.57       1.06 r
  TOP_TX/FSM1/SER_EN_FSM (FSM_TX)                         0.00       1.06 r
  TOP_TX/SER/ser_en (SERIALIZER_DATA_LENGTH8)             0.00       1.06 r
  TOP_TX/SER/U5/Y (INVX2M)                                0.18       1.24 f
  TOP_TX/SER/U26/Y (NOR2X2M)                              0.14       1.38 r
  TOP_TX/SER/U23/Y (AOI2B1X1M)                            0.08       1.46 f
  TOP_TX/SER/U31/Y (OA21X2M)                              0.20       1.66 f
  TOP_TX/SER/U30/Y (OAI32X1M)                             0.11       1.77 r
  TOP_TX/SER/counter_reg[3]/D (DFFRQX2M)                  0.00       1.77 r
  data arrival time                                                  1.77

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/counter_reg[3]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: TOP_TX/FSM1/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/FSM1/cs_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  TOP_TX/FSM1/cs_reg[1]/Q (DFFRQX2M)                      0.49       0.49 f
  TOP_TX/FSM1/U3/Y (OAI32X1M)                             0.57       1.06 r
  TOP_TX/FSM1/SER_EN_FSM (FSM_TX)                         0.00       1.06 r
  TOP_TX/SER/ser_en (SERIALIZER_DATA_LENGTH8)             0.00       1.06 r
  TOP_TX/SER/U5/Y (INVX2M)                                0.18       1.24 f
  TOP_TX/SER/U26/Y (NOR2X2M)                              0.14       1.38 r
  TOP_TX/SER/U23/Y (AOI2B1X1M)                            0.08       1.46 f
  TOP_TX/SER/U25/Y (OAI22X1M)                             0.15       1.60 r
  TOP_TX/SER/counter_reg[2]/D (DFFRQX2M)                  0.00       1.60 r
  data arrival time                                                  1.60

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/counter_reg[2]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.33    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.42


  Startpoint: TOP_TX/PAR/par_data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/PAR/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/PAR/par_data_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  TOP_TX/PAR/par_data_reg[5]/Q (DFFRQX2M)                 0.46       0.46 f
  TOP_TX/PAR/U15/Y (XOR3XLM)                              0.49       0.95 f
  TOP_TX/PAR/U13/Y (XOR3XLM)                              0.51       1.46 f
  TOP_TX/PAR/U11/Y (OAI2BB2X1M)                           0.14       1.60 r
  TOP_TX/PAR/par_bit_reg/D (DFFRQX2M)                     0.00       1.60 r
  data arrival time                                                  1.60

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/PAR/par_bit_reg/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.44


  Startpoint: TOP_TX/FSM1/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/FSM1/cs_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  TOP_TX/FSM1/cs_reg[1]/Q (DFFRQX2M)                      0.49       0.49 f
  TOP_TX/FSM1/U3/Y (OAI32X1M)                             0.57       1.06 r
  TOP_TX/FSM1/SER_EN_FSM (FSM_TX)                         0.00       1.06 r
  TOP_TX/SER/ser_en (SERIALIZER_DATA_LENGTH8)             0.00       1.06 r
  TOP_TX/SER/U5/Y (INVX2M)                                0.18       1.24 f
  TOP_TX/SER/U26/Y (NOR2X2M)                              0.14       1.38 r
  TOP_TX/SER/counter_reg[0]/D (DFFRQX2M)                  0.00       1.38 r
  data arrival time                                                  1.38

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/counter_reg[0]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.66


  Startpoint: TOP_TX/FSM1/cs_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/SER/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/FSM1/cs_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  TOP_TX/FSM1/cs_reg[1]/Q (DFFRQX2M)                      0.49       0.49 f
  TOP_TX/FSM1/U3/Y (OAI32X1M)                             0.57       1.06 r
  TOP_TX/FSM1/SER_EN_FSM (FSM_TX)                         0.00       1.06 r
  TOP_TX/SER/ser_en (SERIALIZER_DATA_LENGTH8)             0.00       1.06 r
  TOP_TX/SER/U5/Y (INVX2M)                                0.18       1.24 f
  TOP_TX/SER/U27/Y (NOR2X2M)                              0.12       1.36 r
  TOP_TX/SER/counter_reg[1]/D (DFFRQX2M)                  0.00       1.36 r
  data arrival time                                                  1.36

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/SER/counter_reg[1]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.31    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.69


  Startpoint: TOP_TX/SER/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/cs_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/SER/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TOP_TX/SER/counter_reg[0]/Q (DFFRQX2M)                  0.50       0.50 f
  TOP_TX/SER/U22/Y (NOR4X1M)                              0.38       0.88 r
  TOP_TX/SER/ser_done (SERIALIZER_DATA_LENGTH8)           0.00       0.88 r
  TOP_TX/FSM1/SER_DONE_FSM (FSM_TX)                       0.00       0.88 r
  TOP_TX/FSM1/U16/Y (INVX2M)                              0.07       0.96 f
  TOP_TX/FSM1/U15/Y (OAI32X1M)                            0.23       1.19 r
  TOP_TX/FSM1/cs_reg[2]/D (DFFRQX2M)                      0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  TOP_TX/FSM1/cs_reg[2]/CK (DFFRQX2M)                     0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.82


  Startpoint: TOP_TX/FSM1/cs_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: TOP_TX/FSM1/cs_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLOCK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TOP_TX/FSM1/cs_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  TOP_TX/FSM1/cs_reg[0]/Q (DFFRQX2M)       0.48       0.48 f
  TOP_TX/FSM1/U14/Y (INVX2M)               0.10       0.58 r
  TOP_TX/FSM1/U18/Y (NAND2X2M)             0.10       0.68 f
  TOP_TX/FSM1/U17/Y (AOI21X2M)             0.15       0.83 r
  TOP_TX/FSM1/cs_reg[1]/D (DFFRQX2M)       0.00       0.83 r
  data arrival time                                   0.83

  clock TX_CLOCK (rise edge)            8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.20    8680.36
  TOP_TX/FSM1/cs_reg[1]/CK (DFFRQX2M)      0.00    8680.36 r
  library setup time                      -0.31    8680.04
  data required time                               8680.04
  -----------------------------------------------------------
  data required time                               8680.04
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                      8679.21


  Startpoint: TOP_TX/FSM1/BUSY_FSM_reg
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_PULSE_GEN/LVL_SIG_reg_reg
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TOP_TX/FSM1/BUSY_FSM_reg/CK (DFFRQX2M)                  0.00       0.00 r
  TOP_TX/FSM1/BUSY_FSM_reg/Q (DFFRQX2M)                   0.49       0.49 f
  TOP_TX/FSM1/BUSY_FSM (FSM_TX)                           0.00       0.49 f
  TOP_TX/BUSY (TOP_TX_DATA_LENGTH8)                       0.00       0.49 f
  U6/Y (INVX2M)                                           0.07       0.56 r
  U0_PULSE_GEN/LVL_SIG (PULSE_GEN)                        0.00       0.56 r
  U0_PULSE_GEN/LVL_SIG_reg_reg/D (DFFRQX2M)               0.00       0.56 r
  data arrival time                                                  0.56

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_PULSE_GEN/LVL_SIG_reg_reg/CK (DFFRQX2M)              0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.50


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/Q (DFFRQX2M)     0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/D (DFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/Q (DFFRQX2M)     0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/D (DFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/Q (DFFRQX2M)     0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/D (DFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/Q (DFFRQX2M)     0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/D (DFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Endpoint: U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLOCK)
  Path Group: TX_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLOCK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/Q (DFFRQX2M)     0.35       0.35 r
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/D (DFFRQX2M)     0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLOCK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.36 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.71


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/o_div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U23/Y (OAI32X1M)                       0.29       2.95 r
  U1_clock_divider/o_div_clk_reg_reg/D (DFFRQX2M)         0.00       2.95 r
  data arrival time                                                  2.95

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/o_div_clk_reg_reg/CK (DFFRQX2M)        0.00     271.07 r
  library setup time                                     -0.34     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                      267.78


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/o_div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U22/Y (OAI32X1M)                       0.29       2.88 r
  U0_clock_divider/o_div_clk_reg_reg/D (DFFRX1M)          0.00       2.88 r
  data arrival time                                                  2.88

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/o_div_clk_reg_reg/CK (DFFRX1M)         0.00     271.07 r
  library setup time                                     -0.28     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                      267.90


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U30/Y (AND2X2M)                        0.17       2.83 f
  U1_clock_divider/counter_reg[0]/D (DFFRQX2M)            0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/counter_reg[0]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U29/Y (AND2X2M)                        0.17       2.83 f
  U1_clock_divider/counter_reg[6]/D (DFFRQX2M)            0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/counter_reg[6]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U10/Y (AND2X2M)                        0.17       2.83 f
  U1_clock_divider/counter_reg[5]/D (DFFRQX2M)            0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/counter_reg[5]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U8/Y (AND2X2M)                         0.17       2.83 f
  U1_clock_divider/counter_reg[3]/D (DFFRQX2M)            0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/counter_reg[3]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U9/Y (AND2X2M)                         0.17       2.83 f
  U1_clock_divider/counter_reg[4]/D (DFFRQX2M)            0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/counter_reg[4]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U7/Y (AND2X2M)                         0.17       2.83 f
  U1_clock_divider/counter_reg[2]/D (DFFRQX2M)            0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/counter_reg[2]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U5/Y (OAI2B11X2M)                      0.09       2.53 r
  U1_clock_divider/U3/Y (INVX2M)                          0.12       2.66 f
  U1_clock_divider/U6/Y (AND2X2M)                         0.17       2.83 f
  U1_clock_divider/counter_reg[1]/D (DFFRQX2M)            0.00       2.83 f
  data arrival time                                                  2.83

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U1_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U1_clock_divider/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_clock_divider/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U1_clock_divider/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  U1_clock_divider/U28/Y (INVX2M)                         0.06       0.46 f
  U1_clock_divider/U51/Y (AOI2BB1X1M)                     0.25       0.71 f
  U1_clock_divider/U52/Y (AOI222X1M)                      0.32       1.03 r
  U1_clock_divider/U53/Y (AOI221XLM)                      0.12       1.15 f
  U1_clock_divider/U54/Y (AOI221XLM)                      0.29       1.43 r
  U1_clock_divider/U55/Y (AOI221XLM)                      0.12       1.55 f
  U1_clock_divider/U56/Y (AOI221XLM)                      0.31       1.86 r
  U1_clock_divider/U57/Y (AOI2BB1X1M)                     0.11       1.97 f
  U1_clock_divider/U58/Y (NOR2X1M)                        0.15       2.12 r
  U1_clock_divider/U27/Y (AOI22X1M)                       0.13       2.25 f
  U1_clock_divider/U26/Y (NAND2BX2M)                      0.19       2.44 f
  U1_clock_divider/U12/Y (XNOR2X2M)                       0.13       2.57 f
  U1_clock_divider/U11/Y (NOR2X2M)                        0.09       2.66 r
  U1_clock_divider/flag_reg/D (DFFRQX2M)                  0.00       2.66 r
  data arrival time                                                  2.66

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_clock_divider/flag_reg/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.12


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U25/Y (AND2X2M)                        0.17       2.76 f
  U0_clock_divider/counter_reg[6]/D (DFFRX1M)             0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/counter_reg[6]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U9/Y (AND2X2M)                         0.17       2.76 f
  U0_clock_divider/counter_reg[5]/D (DFFRX1M)             0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/counter_reg[5]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U8/Y (AND2X2M)                         0.17       2.76 f
  U0_clock_divider/counter_reg[4]/D (DFFRX1M)             0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/counter_reg[4]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U7/Y (AND2X2M)                         0.17       2.76 f
  U0_clock_divider/counter_reg[3]/D (DFFRX1M)             0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/counter_reg[3]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U6/Y (AND2X2M)                         0.17       2.76 f
  U0_clock_divider/counter_reg[2]/D (DFFRX1M)             0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/counter_reg[2]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U5/Y (AND2X2M)                         0.17       2.76 f
  U0_clock_divider/counter_reg[1]/D (DFFRX1M)             0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/counter_reg[1]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U19/Y (OAI2B11X2M)                     0.09       2.47 r
  U0_clock_divider/U4/Y (INVX2M)                          0.12       2.59 f
  U0_clock_divider/U26/Y (AND2X2M)                        0.17       2.76 f
  U0_clock_divider/counter_reg[0]/D (DFFRX1M)             0.00       2.76 f
  data arrival time                                                  2.76

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00     271.07 r
  library setup time                                     -0.15     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: U0_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK1)
  Endpoint: U0_clock_divider/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_clock_divider/counter_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  U0_clock_divider/counter_reg[0]/Q (DFFRX1M)             0.57       0.57 r
  U0_clock_divider/U43/Y (AOI2BB1X1M)                     0.08       0.65 f
  U0_clock_divider/U44/Y (AOI222X1M)                      0.32       0.97 r
  U0_clock_divider/U45/Y (AOI221XLM)                      0.12       1.08 f
  U0_clock_divider/U46/Y (AOI221XLM)                      0.29       1.37 r
  U0_clock_divider/U47/Y (AOI221XLM)                      0.12       1.49 f
  U0_clock_divider/U48/Y (AOI221XLM)                      0.31       1.80 r
  U0_clock_divider/U49/Y (AOI2BB1X1M)                     0.11       1.90 f
  U0_clock_divider/U50/Y (NOR2X1M)                        0.15       2.06 r
  U0_clock_divider/U24/Y (AOI22X1M)                       0.13       2.18 f
  U0_clock_divider/U23/Y (NAND2BX2M)                      0.19       2.38 f
  U0_clock_divider/U11/Y (XNOR2X2M)                       0.13       2.51 f
  U0_clock_divider/U10/Y (NOR2X2M)                        0.09       2.59 r
  U0_clock_divider/flag_reg/D (DFFRX1M)                   0.00       2.59 r
  data arrival time                                                  2.59

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_clock_divider/flag_reg/CK (DFFRX1M)                  0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: U1_RST_SYN/rst_shift_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK1)
  Endpoint: U1_RST_SYN/rst_shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK1)
  Path Group: UART_CLK1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK1 (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYN/rst_shift_reg_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  U1_RST_SYN/rst_shift_reg_reg[0]/Q (DFFRQX2M)            0.36       0.36 r
  U1_RST_SYN/rst_shift_reg_reg[1]/D (DFFRQX2M)            0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK1 (rise edge)                           271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RST_SYN/rst_shift_reg_reg[1]/CK (DFFRQX2M)           0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.42


1
