Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ddddf6731f84d0e9cb705a225304207 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_test_behav xil_defaultlib.FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_fsm
Compiling module xil_defaultlib.FSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_test_behav
