[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PartSelect4/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<228> s<227> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<16> s<3> l<2:1> el<2:7>
n<tlul_fifo_sync> u<3> t<StringConst> p<16> s<13> l<2:8> el<2:22>
n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<2:35> el<2:38>
n<> u<5> t<Signing_Unsigned> p<6> l<2:39> el<2:47>
n<> u<6> t<Data_type> p<7> c<4> l<2:35> el<2:47>
n<> u<7> t<Data_type_or_implicit> p<11> c<6> s<10> l<2:35> el<2:47>
n<ReqDepth> u<8> t<StringConst> p<9> l<2:48> el<2:56>
n<> u<9> t<Param_assignment> p<10> c<8> l<2:48> el<2:56>
n<> u<10> t<List_of_param_assignments> p<11> c<9> l<2:48> el<2:56>
n<> u<11> t<Parameter_declaration> p<12> c<7> l<2:25> el<2:56>
n<> u<12> t<Parameter_port_declaration> p<13> c<11> l<2:25> el<2:56>
n<> u<13> t<Parameter_port_list> p<16> c<12> s<15> l<2:23> el<2:57>
n<> u<14> t<Port> p<15> l<2:59> el<2:59>
n<> u<15> t<List_of_ports> p<16> c<14> l<2:58> el<2:60>
n<> u<16> t<Module_nonansi_header> p<18> c<2> s<17> l<2:1> el<2:61>
n<> u<17> t<Endmodule> p<18> l<3:1> el<3:10>
n<> u<18> t<Module_declaration> p<19> c<16> l<2:1> el<3:10>
n<> u<19> t<Description> p<227> c<18> s<133> l<2:1> el<3:10>
n<module> u<20> t<Module_keyword> p<64> s<21> l<5:1> el<5:7>
n<tlul_socket_1n> u<21> t<StringConst> p<64> s<61> l<5:8> el<5:22>
n<> u<22> t<IntegerAtomType_Int> p<24> s<23> l<5:35> el<5:38>
n<> u<23> t<Signing_Unsigned> p<24> l<5:39> el<5:47>
n<> u<24> t<Data_type> p<25> c<22> l<5:35> el<5:47>
n<> u<25> t<Data_type_or_implicit> p<29> c<24> s<28> l<5:35> el<5:47>
n<N> u<26> t<StringConst> p<27> l<5:48> el<5:49>
n<> u<27> t<Param_assignment> p<28> c<26> l<5:48> el<5:49>
n<> u<28> t<List_of_param_assignments> p<29> c<27> l<5:48> el<5:49>
n<> u<29> t<Parameter_declaration> p<30> c<25> l<5:25> el<5:49>
n<> u<30> t<Parameter_port_declaration> p<61> c<29> s<60> l<5:25> el<5:49>
n<> u<31> t<IntVec_TypeBit> p<54> s<53> l<5:61> el<5:64>
n<N> u<32> t<StringConst> p<33> l<5:66> el<5:67>
n<> u<33> t<Primary_literal> p<34> c<32> l<5:66> el<5:67>
n<> u<34> t<Constant_primary> p<35> c<33> l<5:66> el<5:67>
n<> u<35> t<Constant_expression> p<41> c<34> s<40> l<5:66> el<5:67>
n<4> u<36> t<IntConst> p<37> l<5:68> el<5:69>
n<> u<37> t<Primary_literal> p<38> c<36> l<5:68> el<5:69>
n<> u<38> t<Constant_primary> p<39> c<37> l<5:68> el<5:69>
n<> u<39> t<Constant_expression> p<41> c<38> l<5:68> el<5:69>
n<> u<40> t<BinOp_Mult> p<41> s<39> l<5:67> el<5:68>
n<> u<41> t<Constant_expression> p<47> c<35> s<46> l<5:66> el<5:69>
n<1> u<42> t<IntConst> p<43> l<5:70> el<5:71>
n<> u<43> t<Primary_literal> p<44> c<42> l<5:70> el<5:71>
n<> u<44> t<Constant_primary> p<45> c<43> l<5:70> el<5:71>
n<> u<45> t<Constant_expression> p<47> c<44> l<5:70> el<5:71>
n<> u<46> t<BinOp_Minus> p<47> s<45> l<5:69> el<5:70>
n<> u<47> t<Constant_expression> p<52> c<41> s<51> l<5:66> el<5:71>
n<0> u<48> t<IntConst> p<49> l<5:72> el<5:73>
n<> u<49> t<Primary_literal> p<50> c<48> l<5:72> el<5:73>
n<> u<50> t<Constant_primary> p<51> c<49> l<5:72> el<5:73>
n<> u<51> t<Constant_expression> p<52> c<50> l<5:72> el<5:73>
n<> u<52> t<Constant_range> p<53> c<47> l<5:66> el<5:73>
n<> u<53> t<Packed_dimension> p<54> c<52> l<5:65> el<5:74>
n<> u<54> t<Data_type> p<55> c<31> l<5:61> el<5:74>
n<> u<55> t<Data_type_or_implicit> p<59> c<54> s<58> l<5:61> el<5:74>
n<DReqDepth> u<56> t<StringConst> p<57> l<5:75> el<5:84>
n<> u<57> t<Param_assignment> p<58> c<56> l<5:75> el<5:84>
n<> u<58> t<List_of_param_assignments> p<59> c<57> l<5:75> el<5:84>
n<> u<59> t<Parameter_declaration> p<60> c<55> l<5:51> el<5:84>
n<> u<60> t<Parameter_port_declaration> p<61> c<59> l<5:51> el<5:84>
n<> u<61> t<Parameter_port_list> p<64> c<30> s<63> l<5:23> el<5:85>
n<> u<62> t<Port> p<63> l<5:87> el<5:87>
n<> u<63> t<List_of_ports> p<64> c<62> l<5:86> el<5:88>
n<> u<64> t<Module_nonansi_header> p<132> c<20> s<130> l<5:1> el<5:89>
n<i> u<65> t<StringConst> p<70> s<69> l<6:15> el<6:16>
n<0> u<66> t<IntConst> p<67> l<6:19> el<6:20>
n<> u<67> t<Primary_literal> p<68> c<66> l<6:19> el<6:20>
n<> u<68> t<Constant_primary> p<69> c<67> l<6:19> el<6:20>
n<> u<69> t<Constant_expression> p<70> c<68> l<6:19> el<6:20>
n<> u<70> t<Genvar_initialization> p<126> c<65> s<80> l<6:8> el<6:20>
n<i> u<71> t<StringConst> p<72> l<6:23> el<6:24>
n<> u<72> t<Primary_literal> p<73> c<71> l<6:23> el<6:24>
n<> u<73> t<Constant_primary> p<74> c<72> l<6:23> el<6:24>
n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<6:23> el<6:24>
n<N> u<75> t<StringConst> p<76> l<6:27> el<6:28>
n<> u<76> t<Primary_literal> p<77> c<75> l<6:27> el<6:28>
n<> u<77> t<Constant_primary> p<78> c<76> l<6:27> el<6:28>
n<> u<78> t<Constant_expression> p<80> c<77> l<6:27> el<6:28>
n<> u<79> t<BinOp_Less> p<80> s<78> l<6:25> el<6:26>
n<> u<80> t<Constant_expression> p<126> c<74> s<83> l<6:23> el<6:28>
n<i> u<81> t<StringConst> p<83> s<82> l<6:31> el<6:32>
n<> u<82> t<IncDec_PlusPlus> p<83> l<6:32> el<6:34>
n<> u<83> t<Genvar_iteration> p<126> c<81> s<125> l<6:31> el<6:34>
n<gen_dfifo> u<84> t<StringConst> p<125> s<123> l<6:44> el<6:53>
n<tlul_fifo_sync> u<85> t<StringConst> p<120> s<114> l<7:5> el<7:19>
n<ReqDepth> u<86> t<StringConst> p<112> s<111> l<7:23> el<7:31>
n<DReqDepth> u<87> t<StringConst> p<107> s<106> l<7:32> el<7:41>
n<> u<88> t<Bit_select> p<106> s<105> l<7:41> el<7:41>
n<i> u<89> t<StringConst> p<90> l<7:42> el<7:43>
n<> u<90> t<Primary_literal> p<91> c<89> l<7:42> el<7:43>
n<> u<91> t<Primary> p<92> c<90> l<7:42> el<7:43>
n<> u<92> t<Expression> p<98> c<91> s<97> l<7:42> el<7:43>
n<4> u<93> t<IntConst> p<94> l<7:44> el<7:45>
n<> u<94> t<Primary_literal> p<95> c<93> l<7:44> el<7:45>
n<> u<95> t<Primary> p<96> c<94> l<7:44> el<7:45>
n<> u<96> t<Expression> p<98> c<95> l<7:44> el<7:45>
n<> u<97> t<BinOp_Mult> p<98> s<96> l<7:43> el<7:44>
n<> u<98> t<Expression> p<104> c<92> s<99> l<7:42> el<7:45>
n<> u<99> t<IncPartSelectOp> p<104> s<103> l<7:45> el<7:47>
n<4> u<100> t<IntConst> p<101> l<7:47> el<7:48>
n<> u<101> t<Primary_literal> p<102> c<100> l<7:47> el<7:48>
n<> u<102> t<Constant_primary> p<103> c<101> l<7:47> el<7:48>
n<> u<103> t<Constant_expression> p<104> c<102> l<7:47> el<7:48>
n<> u<104> t<Indexed_range> p<105> c<98> l<7:42> el<7:48>
n<> u<105> t<Part_select_range> p<106> c<104> l<7:42> el<7:48>
n<> u<106> t<Select> p<107> c<88> l<7:41> el<7:49>
n<> u<107> t<Complex_func_call> p<108> c<87> l<7:32> el<7:49>
n<> u<108> t<Primary> p<109> c<107> l<7:32> el<7:49>
n<> u<109> t<Expression> p<110> c<108> l<7:32> el<7:49>
n<> u<110> t<Mintypmax_expression> p<111> c<109> l<7:32> el<7:49>
n<> u<111> t<Param_expression> p<112> c<110> l<7:32> el<7:49>
n<> u<112> t<Named_parameter_assignment> p<113> c<86> l<7:22> el<7:50>
n<> u<113> t<List_of_parameter_assignments> p<114> c<112> l<7:22> el<7:50>
n<> u<114> t<Parameter_value_assignment> p<120> c<113> s<119> l<7:20> el<7:51>
n<fifo_d> u<115> t<StringConst> p<116> l<7:52> el<7:58>
n<> u<116> t<Name_of_instance> p<119> c<115> s<118> l<7:52> el<7:58>
n<> u<117> t<Ordered_port_connection> p<118> l<7:59> el<7:59>
n<> u<118> t<List_of_port_connections> p<119> c<117> l<7:59> el<7:59>
n<> u<119> t<Hierarchical_instance> p<120> c<116> l<7:52> el<7:60>
n<> u<120> t<Module_instantiation> p<121> c<85> l<7:5> el<7:61>
n<> u<121> t<Module_or_generate_item> p<122> c<120> l<7:5> el<7:61>
n<> u<122> t<Generate_item> p<123> c<121> l<7:5> el<7:61>
n<> u<123> t<Generate_block> p<125> c<122> s<124> l<7:5> el<7:61>
n<> u<124> t<End> p<125> l<8:3> el<8:6>
n<> u<125> t<Generate_block> p<126> c<84> l<6:36> el<8:6>
n<> u<126> t<Loop_generate_construct> p<127> c<70> l<6:3> el<8:6>
n<> u<127> t<Module_common_item> p<128> c<126> l<6:3> el<8:6>
n<> u<128> t<Module_or_generate_item> p<129> c<127> l<6:3> el<8:6>
n<> u<129> t<Non_port_module_item> p<130> c<128> l<6:3> el<8:6>
n<> u<130> t<Module_item> p<132> c<129> s<131> l<6:3> el<8:6>
n<> u<131> t<Endmodule> p<132> l<9:1> el<9:10>
n<> u<132> t<Module_declaration> p<133> c<64> l<5:1> el<9:10>
n<> u<133> t<Description> p<227> c<132> s<166> l<5:1> el<9:10>
n<module> u<134> t<Module_keyword> p<136> s<135> l<11:1> el<11:7>
n<xbar_main> u<135> t<StringConst> p<136> l<11:8> el<11:17>
n<> u<136> t<Module_ansi_header> p<165> c<134> s<163> l<11:1> el<11:18>
n<tlul_socket_1n> u<137> t<StringConst> p<161> s<155> l<12:3> el<12:17>
n<DReqDepth> u<138> t<StringConst> p<145> s<144> l<12:21> el<12:30>
n<68'h200000000000000> u<139> t<IntConst> p<140> l<12:32> el<12:51>
n<> u<140> t<Primary_literal> p<141> c<139> l<12:32> el<12:51>
n<> u<141> t<Primary> p<142> c<140> l<12:32> el<12:51>
n<> u<142> t<Expression> p<143> c<141> l<12:32> el<12:51>
n<> u<143> t<Mintypmax_expression> p<144> c<142> l<12:32> el<12:51>
n<> u<144> t<Param_expression> p<145> c<143> l<12:32> el<12:51>
n<> u<145> t<Named_parameter_assignment> p<154> c<138> s<153> l<12:20> el<12:52>
n<N> u<146> t<StringConst> p<153> s<152> l<12:55> el<12:56>
n<8> u<147> t<IntConst> p<148> l<12:57> el<12:58>
n<> u<148> t<Primary_literal> p<149> c<147> l<12:57> el<12:58>
n<> u<149> t<Primary> p<150> c<148> l<12:57> el<12:58>
n<> u<150> t<Expression> p<151> c<149> l<12:57> el<12:58>
n<> u<151> t<Mintypmax_expression> p<152> c<150> l<12:57> el<12:58>
n<> u<152> t<Param_expression> p<153> c<151> l<12:57> el<12:58>
n<> u<153> t<Named_parameter_assignment> p<154> c<146> l<12:54> el<12:59>
n<> u<154> t<List_of_parameter_assignments> p<155> c<145> l<12:20> el<12:59>
n<> u<155> t<Parameter_value_assignment> p<161> c<154> s<160> l<12:18> el<12:60>
n<u_s1n_25> u<156> t<StringConst> p<157> l<12:61> el<12:69>
n<> u<157> t<Name_of_instance> p<160> c<156> s<159> l<12:61> el<12:69>
n<> u<158> t<Ordered_port_connection> p<159> l<12:70> el<12:70>
n<> u<159> t<List_of_port_connections> p<160> c<158> l<12:70> el<12:70>
n<> u<160> t<Hierarchical_instance> p<161> c<157> l<12:61> el<12:71>
n<> u<161> t<Module_instantiation> p<162> c<137> l<12:3> el<12:72>
n<> u<162> t<Module_or_generate_item> p<163> c<161> l<12:3> el<12:72>
n<> u<163> t<Non_port_module_item> p<165> c<162> s<164> l<12:3> el<12:72>
n<> u<164> t<Endmodule> p<165> l<13:1> el<13:10>
n<> u<165> t<Module_declaration> p<166> c<136> l<11:1> el<13:10>
n<> u<166> t<Description> p<227> c<165> s<226> l<11:1> el<13:10>
n<module> u<167> t<Module_keyword> p<171> s<168> l<16:1> el<16:7>
n<top> u<168> t<StringConst> p<171> s<170> l<16:8> el<16:11>
n<> u<169> t<Port> p<170> l<16:12> el<16:12>
n<> u<170> t<List_of_ports> p<171> c<169> l<16:11> el<16:13>
n<> u<171> t<Module_nonansi_header> p<225> c<167> s<188> l<16:1> el<16:14>
n<> u<172> t<Data_type_or_implicit> p<182> s<181> l<18:12> el<18:12>
n<A> u<173> t<StringConst> p<180> s<179> l<18:12> el<18:13>
n<68'h200000000000000> u<174> t<IntConst> p<175> l<18:16> el<18:35>
n<> u<175> t<Primary_literal> p<176> c<174> l<18:16> el<18:35>
n<> u<176> t<Constant_primary> p<177> c<175> l<18:16> el<18:35>
n<> u<177> t<Constant_expression> p<178> c<176> l<18:16> el<18:35>
n<> u<178> t<Constant_mintypmax_expression> p<179> c<177> l<18:16> el<18:35>
n<> u<179> t<Constant_param_expression> p<180> c<178> l<18:16> el<18:35>
n<> u<180> t<Param_assignment> p<181> c<173> l<18:12> el<18:35>
n<> u<181> t<List_of_param_assignments> p<182> c<180> l<18:12> el<18:35>
n<> u<182> t<Parameter_declaration> p<183> c<172> l<18:2> el<18:35>
n<> u<183> t<Package_or_generate_item_declaration> p<184> c<182> l<18:2> el<18:36>
n<> u<184> t<Module_or_generate_item_declaration> p<185> c<183> l<18:2> el<18:36>
n<> u<185> t<Module_common_item> p<186> c<184> l<18:2> el<18:36>
n<> u<186> t<Module_or_generate_item> p<187> c<185> l<18:2> el<18:36>
n<> u<187> t<Non_port_module_item> p<188> c<186> l<18:2> el<18:36>
n<> u<188> t<Module_item> p<225> c<187> s<223> l<18:2> el<18:36>
n<> u<189> t<Data_type_or_implicit> p<217> s<216> l<19:12> el<19:12>
n<B> u<190> t<StringConst> p<215> s<214> l<19:12> el<19:13>
n<A> u<191> t<StringConst> p<211> s<210> l<19:16> el<19:17>
n<> u<192> t<Constant_bit_select> p<210> s<209> l<19:17> el<19:17>
n<8> u<193> t<IntConst> p<194> l<19:18> el<19:19>
n<> u<194> t<Primary_literal> p<195> c<193> l<19:18> el<19:19>
n<> u<195> t<Constant_primary> p<196> c<194> l<19:18> el<19:19>
n<> u<196> t<Constant_expression> p<202> c<195> s<201> l<19:18> el<19:19>
n<4> u<197> t<IntConst> p<198> l<19:20> el<19:21>
n<> u<198> t<Primary_literal> p<199> c<197> l<19:20> el<19:21>
n<> u<199> t<Constant_primary> p<200> c<198> l<19:20> el<19:21>
n<> u<200> t<Constant_expression> p<202> c<199> l<19:20> el<19:21>
n<> u<201> t<BinOp_Mult> p<202> s<200> l<19:19> el<19:20>
n<> u<202> t<Constant_expression> p<208> c<196> s<203> l<19:18> el<19:21>
n<> u<203> t<IncPartSelectOp> p<208> s<207> l<19:21> el<19:23>
n<4> u<204> t<IntConst> p<205> l<19:23> el<19:24>
n<> u<205> t<Primary_literal> p<206> c<204> l<19:23> el<19:24>
n<> u<206> t<Constant_primary> p<207> c<205> l<19:23> el<19:24>
n<> u<207> t<Constant_expression> p<208> c<206> l<19:23> el<19:24>
n<> u<208> t<Constant_indexed_range> p<209> c<202> l<19:18> el<19:24>
n<> u<209> t<Constant_part_select_range> p<210> c<208> l<19:18> el<19:24>
n<> u<210> t<Constant_select> p<211> c<192> l<19:17> el<19:25>
n<> u<211> t<Constant_primary> p<212> c<191> l<19:16> el<19:25>
n<> u<212> t<Constant_expression> p<213> c<211> l<19:16> el<19:25>
n<> u<213> t<Constant_mintypmax_expression> p<214> c<212> l<19:16> el<19:25>
n<> u<214> t<Constant_param_expression> p<215> c<213> l<19:16> el<19:25>
n<> u<215> t<Param_assignment> p<216> c<190> l<19:12> el<19:25>
n<> u<216> t<List_of_param_assignments> p<217> c<215> l<19:12> el<19:25>
n<> u<217> t<Parameter_declaration> p<218> c<189> l<19:2> el<19:25>
n<> u<218> t<Package_or_generate_item_declaration> p<219> c<217> l<19:2> el<19:26>
n<> u<219> t<Module_or_generate_item_declaration> p<220> c<218> l<19:2> el<19:26>
n<> u<220> t<Module_common_item> p<221> c<219> l<19:2> el<19:26>
n<> u<221> t<Module_or_generate_item> p<222> c<220> l<19:2> el<19:26>
n<> u<222> t<Non_port_module_item> p<223> c<221> l<19:2> el<19:26>
n<> u<223> t<Module_item> p<225> c<222> s<224> l<19:2> el<19:26>
n<> u<224> t<Endmodule> p<225> l<21:1> el<21:10>
n<> u<225> t<Module_declaration> p<226> c<171> l<16:1> el<21:10>
n<> u<226> t<Description> p<227> c<225> l<16:1> el<21:10>
n<> u<227> t<Source_text> p<228> c<19> l<2:1> el<21:10>
n<> u<228> t<Top_level_rule> c<1> l<2:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:2:1: No timescale set for "tlul_fifo_sync".

[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:5:1: No timescale set for "tlul_socket_1n".

[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:11:1: No timescale set for "xbar_main".

[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:16:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:2:1: Compile module "work@tlul_fifo_sync".

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:5:1: Compile module "work@tlul_socket_1n".

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:16:1: Compile module "work@top".

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:11:1: Compile module "work@xbar_main".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[3]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[4]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[5]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[6]".

[INF:CP0335] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:6:3: Compile generate block "work@xbar_main.u_s1n_25.gen_dfifo[7]".

[NTE:EL0503] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:11:1: Top level module "work@xbar_main".

[NTE:EL0503] ${SURELOG_DIR}/tests/PartSelect4/dut.sv:16:1: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 11.

[NTE:EL0511] Nb leaf instances: 9.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            1
bit_typespec                                           2
constant                                             110
design                                                 1
gen_for                                                1
gen_scope                                             16
gen_scope_array                                       16
indexed_part_select                                   10
int_typespec                                          21
logic_net                                              1
logic_typespec                                         1
module_inst                                           27
named_begin                                            1
operation                                             25
param_assign                                          17
parameter                                             25
range                                                  5
ref_module                                            10
ref_obj                                                5
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            1
bit_typespec                                           2
constant                                             110
design                                                 1
gen_for                                                1
gen_scope                                             24
gen_scope_array                                       24
indexed_part_select                                   10
int_typespec                                          21
logic_net                                              1
logic_typespec                                         1
module_inst                                           35
named_begin                                            1
operation                                             25
param_assign                                          25
parameter                                             25
range                                                  5
ref_module                                            10
ref_obj                                                5
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PartSelect4/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@xbar_main)
|vpiElaborated:1
|vpiName:work@xbar_main
|uhdmallModules:
\_module_inst: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_design: (work@xbar_main)
  |vpiFullName:work@tlul_fifo_sync
  |vpiParameter:
  \_parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
    |vpiParent:
    \_module_inst: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiTypespec:
    \_int_typespec: , line:2:35, endln:2:47
      |vpiParent:
      \_parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
    |vpiName:ReqDepth
    |vpiFullName:work@tlul_fifo_sync.ReqDepth
  |vpiParamAssign:
  \_param_assign: , line:2:48, endln:2:56
    |vpiParent:
    \_module_inst: work@tlul_fifo_sync (work@tlul_fifo_sync), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:2:1, endln:3:10
    |vpiLhs:
    \_parameter: (work@tlul_fifo_sync.ReqDepth), line:2:48, endln:2:56
  |vpiDefName:work@tlul_fifo_sync
|uhdmallModules:
\_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_design: (work@xbar_main)
  |vpiFullName:work@tlul_socket_1n
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
    |vpiParent:
    \_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_int_typespec: , line:5:35, endln:5:47
      |vpiParent:
      \_parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
    |vpiName:N
    |vpiFullName:work@tlul_socket_1n.N
  |vpiParameter:
  \_parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
    |vpiParent:
    \_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_bit_typespec: , line:5:61, endln:5:74
      |vpiParent:
      \_parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
      |vpiRange:
      \_range: , line:5:65, endln:5:74
        |vpiParent:
        \_bit_typespec: , line:5:61, endln:5:74
        |vpiLeftRange:
        \_operation: , line:5:66, endln:5:71
          |vpiParent:
          \_range: , line:5:65, endln:5:74
          |vpiOpType:11
          |vpiOperand:
          \_operation: , line:5:66, endln:5:69
            |vpiParent:
            \_operation: , line:5:66, endln:5:71
            |vpiOpType:25
            |vpiOperand:
            \_ref_obj: (work@tlul_socket_1n.DReqDepth.N), line:5:66, endln:5:67
              |vpiParent:
              \_operation: , line:5:66, endln:5:69
              |vpiName:N
              |vpiFullName:work@tlul_socket_1n.DReqDepth.N
              |vpiActual:
              \_parameter: (work@xbar_main.u_s1n_25.N), line:5:48, endln:5:49
            |vpiOperand:
            \_constant: , line:5:68, endln:5:69
              |vpiParent:
              \_operation: , line:5:66, endln:5:69
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
          |vpiOperand:
          \_constant: , line:5:70, endln:5:71
            |vpiParent:
            \_operation: , line:5:66, endln:5:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:72, endln:5:73
          |vpiParent:
          \_range: , line:5:65, endln:5:74
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:DReqDepth
    |vpiFullName:work@tlul_socket_1n.DReqDepth
  |vpiParamAssign:
  \_param_assign: , line:5:48, endln:5:49
    |vpiParent:
    \_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.N), line:5:48, endln:5:49
  |vpiParamAssign:
  \_param_assign: , line:5:75, endln:5:84
    |vpiParent:
    \_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiLhs:
    \_parameter: (work@tlul_socket_1n.DReqDepth), line:5:75, endln:5:84
  |vpiDefName:work@tlul_socket_1n
  |vpiNet:
  \_logic_net: (work@tlul_socket_1n.i), line:6:23, endln:6:24
    |vpiParent:
    \_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiName:i
    |vpiFullName:work@tlul_socket_1n.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
    |vpiForInitStmt:
    \_assign_stmt: , line:6:8, endln:6:20
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:6:19, endln:6:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_var: (work@tlul_socket_1n.i), line:6:15, endln:6:16
        |vpiParent:
        \_assign_stmt: , line:6:8, endln:6:20
        |vpiName:i
        |vpiFullName:work@tlul_socket_1n.i
    |vpiCondition:
    \_operation: , line:6:23, endln:6:28
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@tlul_socket_1n.i), line:6:23, endln:6:24
        |vpiParent:
        \_operation: , line:6:23, endln:6:28
        |vpiName:i
        |vpiFullName:work@tlul_socket_1n.i
        |vpiActual:
        \_logic_net: (work@tlul_socket_1n.i), line:6:23, endln:6:24
      |vpiOperand:
      \_ref_obj: (work@tlul_socket_1n.N), line:6:27, endln:6:28
        |vpiParent:
        \_operation: , line:6:23, endln:6:28
        |vpiName:N
        |vpiFullName:work@tlul_socket_1n.N
    |vpiForIncStmt:
    \_operation: , line:6:31, endln:6:32
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@tlul_socket_1n.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@tlul_socket_1n.i
        |vpiActual:
        \_logic_net: (work@tlul_socket_1n.i), line:6:23, endln:6:24
    |vpiStmt:
    \_named_begin: (work@tlul_socket_1n.gen_dfifo)
      |vpiParent:
      \_gen_for: 
      |vpiName:gen_dfifo
      |vpiFullName:work@tlul_socket_1n.gen_dfifo
      |vpiStmt:
      \_ref_module: work@tlul_fifo_sync (fifo_d), line:7:52, endln:7:58
        |vpiParent:
        \_named_begin: (work@tlul_socket_1n.gen_dfifo)
        |vpiName:fifo_d
        |vpiDefName:work@tlul_fifo_sync
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
  |vpiParent:
  \_design: (work@xbar_main)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.A), line:18:12, endln:18:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |HEX:200000000000000
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |INT:67
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:A
    |vpiFullName:work@top.A
  |vpiParameter:
  \_parameter: (work@top.B), line:19:12, endln:19:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiParamAssign:
  \_param_assign: , line:18:12, endln:18:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_constant: , line:18:16, endln:18:35
      |vpiParent:
      \_param_assign: , line:18:12, endln:18:35
      |vpiDecompile:68'h200000000000000
      |vpiSize:68
      |HEX:200000000000000
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.A), line:18:12, endln:18:13
  |vpiParamAssign:
  \_param_assign: , line:19:12, endln:19:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_indexed_part_select: A (work@top.A), line:19:16, endln:19:25
      |vpiParent:
      \_param_assign: , line:19:12, endln:19:25
      |vpiName:A
      |vpiFullName:work@top.A
      |vpiDefName:A
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_operation: , line:19:18, endln:19:21
        |vpiParent:
        \_indexed_part_select: A (work@top.A), line:19:16, endln:19:25
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:19:18, endln:19:19
          |vpiParent:
          \_operation: , line:19:18, endln:19:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:19:20, endln:19:21
          |vpiParent:
          \_operation: , line:19:18, endln:19:21
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_constant: , line:19:23, endln:19:24
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.B), line:19:12, endln:19:13
  |vpiDefName:work@top
|uhdmallModules:
\_module_inst: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
  |vpiParent:
  \_design: (work@xbar_main)
  |vpiFullName:work@xbar_main
  |vpiDefName:work@xbar_main
  |vpiRefModule:
  \_ref_module: work@tlul_socket_1n (u_s1n_25), line:12:61, endln:12:69
    |vpiParent:
    \_module_inst: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
    |vpiName:u_s1n_25
    |vpiDefName:work@tlul_socket_1n
    |vpiActual:
    \_module_inst: work@tlul_socket_1n (work@tlul_socket_1n), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:5:1, endln:9:10
|uhdmtopModules:
\_module_inst: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
  |vpiName:work@xbar_main
  |vpiDefName:work@xbar_main
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
    |vpiParent:
    \_module_inst: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
    |vpiName:u_s1n_25
    |vpiFullName:work@xbar_main.u_s1n_25
    |vpiParameter:
    \_parameter: (work@xbar_main.u_s1n_25.N), line:5:48, endln:5:49
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiTypespec:
      \_int_typespec: , line:5:35, endln:5:47
        |vpiParent:
        \_parameter: (work@xbar_main.u_s1n_25.N), line:5:48, endln:5:49
      |vpiName:N
      |vpiFullName:work@xbar_main.u_s1n_25.N
    |vpiParameter:
    \_parameter: (work@xbar_main.u_s1n_25.DReqDepth), line:5:75, endln:5:84
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiTypespec:
      \_bit_typespec: , line:5:61, endln:5:74
        |vpiParent:
        \_parameter: (work@xbar_main.u_s1n_25.DReqDepth), line:5:75, endln:5:84
        |vpiRange:
        \_range: , line:5:65, endln:5:74
          |vpiParent:
          \_bit_typespec: , line:5:61, endln:5:74
          |vpiLeftRange:
          \_operation: , line:5:66, endln:5:71
            |vpiParent:
            \_range: , line:5:65, endln:5:74
            |vpiOpType:11
            |vpiOperand:
            \_operation: , line:5:66, endln:5:69
              |vpiParent:
              \_operation: , line:5:66, endln:5:71
              |vpiOpType:25
              |vpiOperand:
              \_ref_obj: (work@xbar_main.u_s1n_25.DReqDepth.N), line:5:66, endln:5:67
                |vpiParent:
                \_operation: , line:5:66, endln:5:69
                |vpiName:N
                |vpiFullName:work@xbar_main.u_s1n_25.DReqDepth.N
                |vpiActual:
                \_parameter: (work@xbar_main.u_s1n_25.N), line:5:48, endln:5:49
              |vpiOperand:
              \_constant: , line:5:68, endln:5:69
                |vpiParent:
                \_operation: , line:5:66, endln:5:69
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:5:70, endln:5:71
              |vpiParent:
              \_operation: , line:5:66, endln:5:71
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:72, endln:5:73
            |vpiParent:
            \_range: , line:5:65, endln:5:74
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:DReqDepth
      |vpiFullName:work@xbar_main.u_s1n_25.DReqDepth
    |vpiParamAssign:
    \_param_assign: , line:5:48, endln:5:49
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:5:48, endln:5:49
        |vpiDecompile:8
        |vpiSize:32
        |UINT:8
        |vpiTypespec:
        \_int_typespec: , line:5:35, endln:5:47
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@xbar_main.u_s1n_25.N), line:5:48, endln:5:49
    |vpiParamAssign:
    \_param_assign: , line:5:75, endln:5:84
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:5:75, endln:5:84
        |vpiDecompile:68'h200000000000000
        |vpiSize:68
        |HEX:200000000000000
        |vpiTypespec:
        \_bit_typespec: , line:5:61, endln:5:74
        |vpiConstType:5
      |vpiLhs:
      \_parameter: (work@xbar_main.u_s1n_25.DReqDepth), line:5:75, endln:5:84
    |vpiDefName:work@tlul_socket_1n
    |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
    |vpiDefLineNo:5
    |vpiInstance:
    \_module_inst: work@xbar_main (work@xbar_main), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:11:1, endln:13:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[0]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[0]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[0]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[0])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[0]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[0]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[0].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[0])
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[0].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[0])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[0].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[0].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[0].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[0].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[0].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[1]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[1]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[1]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[1])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[1]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[1]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[1].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[1])
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[1].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[1])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[1].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[1].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[1].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[1].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[1].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[2]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[2]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[2]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[2])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[2]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[2]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[2].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[2])
          |UINT:2
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[2].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[2].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[2])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[2].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[2].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[2].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[2].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[2].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[2].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[3]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[3]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[3]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[3])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[3]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[3]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[3].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[3])
          |UINT:3
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[3].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[3].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[3])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[3].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[3].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[3].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[3].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[3].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[3].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[4]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[4]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[4]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[4])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[4]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[4]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[4].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[4])
          |UINT:4
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[4].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[4].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[4])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[4].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[4].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[4].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[4].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[4].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[4].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[5]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[5]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[5]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[5])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[5]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[5]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[5].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[5])
          |UINT:5
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[5].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[5].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[5])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[5].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[5].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[5].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[5].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[5].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[5].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[6]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[6]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[6]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[6])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[6]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[6]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[6].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[6])
          |UINT:6
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[6].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[6].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[6])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[6].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[6].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[6].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[6].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[6].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[6].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
    |vpiGenScopeArray:
    \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[7]), line:6:36, endln:8:6
      |vpiParent:
      \_module_inst: work@tlul_socket_1n (work@xbar_main.u_s1n_25), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:12:3, endln:12:72
      |vpiName:gen_dfifo[7]
      |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[7]
      |vpiGenScope:
      \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[7])
        |vpiParent:
        \_gen_scope_array: (work@xbar_main.u_s1n_25.gen_dfifo[7]), line:6:36, endln:8:6
        |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[7]
        |vpiParameter:
        \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[7].i), line:6:0
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[7])
          |UINT:7
          |vpiTypespec:
          \_int_typespec: 
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[7].i
        |vpiModule:
        \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[7].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
          |vpiParent:
          \_gen_scope: (work@xbar_main.u_s1n_25.gen_dfifo[7])
          |vpiName:fifo_d
          |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[7].fifo_d
          |vpiParameter:
          \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[7].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiParent:
            \_param_assign: , line:2:48, endln:2:56
            |vpiTypespec:
            \_int_typespec: , line:2:35, endln:2:47
              |vpiParent:
              \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[7].fifo_d.ReqDepth), line:2:48, endln:2:56
            |vpiName:ReqDepth
            |vpiFullName:work@xbar_main.u_s1n_25.gen_dfifo[7].fifo_d.ReqDepth
          |vpiParamAssign:
          \_param_assign: , line:2:48, endln:2:56
            |vpiParent:
            \_module_inst: work@tlul_fifo_sync (work@xbar_main.u_s1n_25.gen_dfifo[7].fifo_d), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:7:5, endln:7:61
            |vpiOverriden:1
            |vpiRhs:
            \_constant: 
              |vpiParent:
              \_param_assign: , line:2:48, endln:2:56
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_int_typespec: , line:2:35, endln:2:47
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@xbar_main.u_s1n_25.gen_dfifo[7].fifo_d.ReqDepth), line:2:48, endln:2:56
          |vpiDefName:work@tlul_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/PartSelect4/dut.sv
          |vpiDefLineNo:2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.A), line:18:12, endln:18:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |HEX:200000000000000
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@top.A), line:18:12, endln:18:13
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:67
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:A
    |vpiFullName:work@top.A
  |vpiParameter:
  \_parameter: (work@top.B), line:19:12, endln:19:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiParamAssign:
  \_param_assign: , line:18:12, endln:18:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_constant: , line:18:16, endln:18:35
      |vpiParent:
      \_param_assign: , line:18:12, endln:18:35
      |vpiDecompile:68'h200000000000000
      |vpiSize:68
      |HEX:200000000000000
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.A), line:18:12, endln:18:13
  |vpiParamAssign:
  \_param_assign: , line:19:12, endln:19:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelect4/dut.sv, line:16:1, endln:21:10
    |vpiRhs:
    \_constant: , line:19:16, endln:19:25
      |vpiParent:
      \_param_assign: , line:19:12, endln:19:25
      |vpiDecompile:4'b0000
      |vpiSize:4
      |BIN:0000
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.B), line:19:12, endln:19:13
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/PartSelect4/dut.sv | ${SURELOG_DIR}/build/regression/PartSelect4/roundtrip/dut_000.sv | 7 | 21 |