# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/NU/Up_conv_up_sample/project_1/project_1.cache/wt [current_project]
set_property parent.project_path D:/NU/Up_conv_up_sample/project_1/project_1.xpr [current_project]
set_property XPM_LIBRARIES XPM_CDC [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo d:/NU/Up_conv_up_sample/project_1/project_1.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block1.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block10.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block11.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block12.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block13.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block14.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block15.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block16.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block17.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block18.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block2.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block3.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block4.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block5.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block6.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block7.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block8.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Addressable_Delay_Line_block9.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/CICInterpolator.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/CIC_Compensation_Interpolator.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/DitherGen.v
  D:/NU/Up_Conv/project_1/project_1.srcs/sources_1/new/Div_by_two.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter1_block1.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FIRFilter2_block1.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block1.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolicPreAdd_block2.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block1.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block2.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block3.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FilterTapSystolic_block4.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block1.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block2.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block3.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/FirRdyLogic_block4.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Gain_Correction.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/HDL_DUC.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/HDL_DUC_tc.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Halfband_Interpolator.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/LookUpTableGen.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Lowpass_Interpolator.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/Mixer.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/NCO.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/SimpleDualPortRAM_generic.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/WaveformGen.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/cSection.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/castSection.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/gcSection.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/iSection.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/rdySection.v
  D:/NU/Up_conv_up_sample/DUCforLTEHDL/usSection.v
  D:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/new/DAC_DUC.v
}
read_ip -quiet d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
set_property used_in_implementation false [get_files -all d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc]
set_property used_in_implementation false [get_files -all d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]
set_property used_in_implementation false [get_files -all d:/NU/Up_conv_up_sample/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc
set_property used_in_implementation false [get_files D:/NU/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top DUC_DAC -part xc7z020clg484-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef DUC_DAC.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file DUC_DAC_utilization_synth.rpt -pb DUC_DAC_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
