{
  "Top": "hevc_loop_filter_chroma_8bit_hls",
  "RtlTop": "hevc_loop_filter_chroma_8bit_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "hevc_loop_filter_chroma_8bit_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu19p",
    "Package": "-fsvb3824",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ap_core": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_core",
          "name": "ap_core",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_part": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_part",
          "name": "ap_part",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_parent": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_parent",
          "name": "ap_parent",
          "usage": "data",
          "direction": "in"
        }]
    },
    "pix_base": {
      "index": "3",
      "direction": "inout",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "pix_base_address0",
          "name": "pix_base_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "pix_base_ce0",
          "name": "pix_base_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "pix_base_we0",
          "name": "pix_base_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "pix_base_d0",
          "name": "pix_base_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "pix_base_q0",
          "name": "pix_base_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "pix_base_address1",
          "name": "pix_base_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "pix_base_ce1",
          "name": "pix_base_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "pix_base_q1",
          "name": "pix_base_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "frame_offset": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "frame_offset",
          "name": "frame_offset",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xstride": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "xstride",
          "name": "xstride",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ystride": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ystride",
          "name": "ystride",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tc_arr": {
      "index": "7",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "tc_arr_0",
          "name": "tc_arr_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "tc_arr_1",
          "name": "tc_arr_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "no_p_arr": {
      "index": "8",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "no_p_arr_0",
          "name": "no_p_arr_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "no_p_arr_1",
          "name": "no_p_arr_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "no_q_arr": {
      "index": "9",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "no_q_arr_0",
          "name": "no_q_arr_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "no_q_arr_1",
          "name": "no_q_arr_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -clock_enable=1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hevc_loop_filter_chroma_8bit_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "6 ~ 66",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hevc_loop_filter_chroma_8bit_hls",
    "Version": "1.0",
    "DisplayName": "Hevc_loop_filter_chroma_8bit_hls",
    "Revision": "2113973563",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hevc_loop_filter_chroma_8bit_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/tutorial_example\/source\/hls.cpp"],
    "TestBench": ["..\/..\/..\/tutorial_example\/source\/hls_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hevc_loop_filter_chroma_8bit_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/hevc_loop_filter_chroma_8bit_hls_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2.vhd",
      "impl\/vhdl\/hevc_loop_filter_chroma_8bit_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hevc_loop_filter_chroma_8bit_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/hevc_loop_filter_chroma_8bit_hls_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2.v",
      "impl\/verilog\/hevc_loop_filter_chroma_8bit_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hevc_loop_filter_chroma_8bit_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_RESET": "ap_rst",
        "ASSOCIATED_CLKEN": "ap_ce"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_ce": {
      "type": "clockenable",
      "busTypeName": "clockenable",
      "mode": "slave",
      "portMap": {"ap_ce": "CE"},
      "ports": ["ap_ce"]
    },
    "ap_core": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_core": "DATA"},
      "ports": ["ap_core"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_core"
        }]
    },
    "ap_part": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_part": "DATA"},
      "ports": ["ap_part"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_part"
        }]
    },
    "ap_parent": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_parent": "DATA"},
      "ports": ["ap_parent"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_parent"
        }]
    },
    "pix_base_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "21",
      "portMap": {"pix_base_address0": "DATA"},
      "ports": ["pix_base_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "pix_base"
        }]
    },
    "pix_base_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"pix_base_d0": "DATA"},
      "ports": ["pix_base_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "pix_base"
        }]
    },
    "pix_base_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"pix_base_q0": "DATA"},
      "ports": ["pix_base_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "pix_base"
        }]
    },
    "pix_base_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "21",
      "portMap": {"pix_base_address1": "DATA"},
      "ports": ["pix_base_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "pix_base"
        }]
    },
    "pix_base_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"pix_base_q1": "DATA"},
      "ports": ["pix_base_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "pix_base"
        }]
    },
    "frame_offset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"frame_offset": "DATA"},
      "ports": ["frame_offset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "frame_offset"
        }]
    },
    "xstride": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"xstride": "DATA"},
      "ports": ["xstride"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "xstride"
        }]
    },
    "ystride": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ystride": "DATA"},
      "ports": ["ystride"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ystride"
        }]
    },
    "tc_arr_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"tc_arr_0": "DATA"},
      "ports": ["tc_arr_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "tc_arr"
        }]
    },
    "tc_arr_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"tc_arr_1": "DATA"},
      "ports": ["tc_arr_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "tc_arr"
        }]
    },
    "no_p_arr_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"no_p_arr_0": "DATA"},
      "ports": ["no_p_arr_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "no_p_arr"
        }]
    },
    "no_p_arr_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"no_p_arr_1": "DATA"},
      "ports": ["no_p_arr_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "no_p_arr"
        }]
    },
    "no_q_arr_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"no_q_arr_0": "DATA"},
      "ports": ["no_q_arr_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "no_q_arr"
        }]
    },
    "no_q_arr_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"no_q_arr_1": "DATA"},
      "ports": ["no_q_arr_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "no_q_arr"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_ce": {
      "dir": "in",
      "width": "1"
    },
    "ap_core": {
      "dir": "in",
      "width": "8"
    },
    "ap_part": {
      "dir": "in",
      "width": "8"
    },
    "ap_parent": {
      "dir": "in",
      "width": "8"
    },
    "pix_base_address0": {
      "dir": "out",
      "width": "21"
    },
    "pix_base_ce0": {
      "dir": "out",
      "width": "1"
    },
    "pix_base_we0": {
      "dir": "out",
      "width": "1"
    },
    "pix_base_d0": {
      "dir": "out",
      "width": "8"
    },
    "pix_base_q0": {
      "dir": "in",
      "width": "8"
    },
    "pix_base_address1": {
      "dir": "out",
      "width": "21"
    },
    "pix_base_ce1": {
      "dir": "out",
      "width": "1"
    },
    "pix_base_q1": {
      "dir": "in",
      "width": "8"
    },
    "frame_offset": {
      "dir": "in",
      "width": "32"
    },
    "xstride": {
      "dir": "in",
      "width": "32"
    },
    "ystride": {
      "dir": "in",
      "width": "32"
    },
    "tc_arr_0": {
      "dir": "in",
      "width": "32"
    },
    "tc_arr_1": {
      "dir": "in",
      "width": "32"
    },
    "no_p_arr_0": {
      "dir": "in",
      "width": "8"
    },
    "no_p_arr_1": {
      "dir": "in",
      "width": "8"
    },
    "no_q_arr_0": {
      "dir": "in",
      "width": "8"
    },
    "no_q_arr_1": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hevc_loop_filter_chroma_8bit_hls",
      "BindInstances": "mul13_cast_fu_200_p2 icmp_ln76_fu_227_p2 add_ln76_1_fu_233_p2 icmp_ln79_fu_244_p2 select_ln79_fu_250_p3 icmp_ln80_fu_265_p2 select_ln84_fu_271_p3 select_ln85_fu_278_p3 sub38_fu_285_p2 add_ln76_fu_296_p2",
      "Instances": [{
          "ModuleName": "hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2",
          "InstanceName": "grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153",
          "BindInstances": "no_p_fu_198_p2 no_q_fu_204_p2 icmp_ln87_fu_223_p2 d_2_fu_229_p2 pix_fu_242_p2 add_ln89_fu_252_p2 sub_ln90_fu_261_p2 add_ln92_fu_274_p2 sub_ln95_fu_290_p2 add_ln95_fu_300_p2 icmp_ln96_fu_349_p2 icmp_ln96_1_fu_354_p2 select_ln96_fu_359_p3 delta_fu_366_p3 add_ln98_fu_383_p2 icmp_ln98_fu_407_p2 add_ln98_1_fu_416_p2 not_23_fu_421_p2 select_ln98_cast_fu_427_p3 empty_13_fu_435_p2 cond70_fu_441_p3 sub_ln101_fu_452_p2 icmp_ln101_fu_476_p2 sub_ln101_1_fu_485_p2 not_s_fu_491_p2 select_ln101_cast_fu_497_p3 empty_14_fu_505_p2 cond95_fu_511_p3 add_ln103_fu_522_p2"
        }]
    },
    "Info": {
      "hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hevc_loop_filter_chroma_8bit_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.063"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_87_2",
            "TripCount": "4",
            "Latency": "28",
            "PipelineII": "7",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "236",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "655",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      },
      "hevc_loop_filter_chroma_8bit_hls": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "35",
          "LatencyWorst": "65",
          "PipelineIIMin": "6",
          "PipelineIIMax": "66",
          "PipelineII": "6 ~ 66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.153"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_1",
            "TripCount": "2",
            "LatencyMin": "4",
            "LatencyMax": "64",
            "Latency": "4 ~ 64",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "32",
            "PipelineDepth": "2 ~ 32"
          }],
        "Area": {
          "FF": "618",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "912",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-27 14:43:43 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
