// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_a_e
//
// Generated
//  by:  wig
//  on:  Mon Mar 22 12:42:23 2004
//  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../io.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_a_e.v,v 1.1 2004/04/06 11:05:03 wig Exp $
// $Date: 2004/04/06 11:05:03 $
// $Log: inst_a_e.v,v $
// Revision 1.1  2004/04/06 11:05:03  wig
// Adding result/io
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.37 2003/12/23 13:25:21 abauer Exp 
//
// Generator: mix_0.pl Revision: 1.26 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_a_e
//

	// No `defines in this module

module inst_a_e
	//
	// Generated module inst_a
	//
		(
		p_mix_sig_in_01_gi,
		p_mix_sig_in_03_gi,
		p_mix_sig_io_05_gc,
		p_mix_sig_io_06_gc,
		p_mix_sig_out_02_go,
		p_mix_sig_out_04_go
		);
		// Generated Module Inputs:
		input		p_mix_sig_in_01_gi;
		input	[7:0]	p_mix_sig_in_03_gi;
		// Generated Module In/Outputs:
		inout	[5:0]	p_mix_sig_io_05_gc;
		inout	[6:0]	p_mix_sig_io_06_gc;
		// Generated Module Outputs:
		output		p_mix_sig_out_02_go;
		output	[7:0]	p_mix_sig_out_04_go;
		// Generated Wires:
		wire		p_mix_sig_in_01_gi;
		wire	[7:0]	p_mix_sig_in_03_gi;
		wire	[5:0]	p_mix_sig_io_05_gc;
		wire	[6:0]	p_mix_sig_io_06_gc;
		wire		p_mix_sig_out_02_go;
		wire	[7:0]	p_mix_sig_out_04_go;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire  sig_in_01; // __W_PORT_SIGNAL_MAP_REQ
			wire [7:0] sig_in_03; // __W_PORT_SIGNAL_MAP_REQ
			wire [5:0] sig_io_05; // __W_PORT_SIGNAL_MAP_REQ
			wire [6:0] sig_io_06; // __W_PORT_SIGNAL_MAP_REQ
			wire  sig_out_02; // __W_PORT_SIGNAL_MAP_REQ
			wire [7:0] sig_out_04; // __W_PORT_SIGNAL_MAP_REQ
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments
			assign	sig_in_01 = p_mix_sig_in_01_gi;  // __I_I_BIT_PORT
			assign	sig_in_03 = p_mix_sig_in_03_gi;  // __I_I_BUS_PORT
			assign	sig_io_05 = p_mix_sig_io_05_gc;  // __I_I_BUS_PORT
			assign	sig_io_06 = p_mix_sig_io_06_gc;  // __I_I_BUS_PORT
			assign	p_mix_sig_out_02_go = sig_out_02;  // __I_O_BIT_PORT
			assign	p_mix_sig_out_04_go = sig_out_04;  // __I_O_BUS_PORT


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_aa
		inst_aa_e inst_aa(
			.sig_in_01_p(sig_in_01),
			.sig_in_03_p(sig_in_03),
			.sig_io_out_05_p(sig_io_05),
			.sig_io_out_06_p(sig_io_06),
			.sig_out_02_p(sig_out_02),
			.sig_out_04_p(sig_out_04)
		);
		// End of Generated Instance Port Map for inst_aa

		// Generated Instance Port Map for inst_ab
		inst_ab_e inst_ab(

		);
		// End of Generated Instance Port Map for inst_ab

		// Generated Instance Port Map for inst_ac
		inst_ac_e inst_ac(

		);
		// End of Generated Instance Port Map for inst_ac



endmodule
//
// End of Generated Module rtl of inst_a_e
//
//
//!End of Module/s
// --------------------------------------------------------------
