

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:45 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     115|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     541|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     541|     283|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_192_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln26_fu_204_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_282_p2     |         +|   0|  0|  14|           7|           2|
    |icmp_ln26_fu_186_p2    |      icmp|   0|  0|  20|          12|          13|
    |select_ln26_fu_226_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln5_fu_218_p3   |    select|   0|  0|   7|           1|           1|
    |tmp_1_fu_303_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 115|          42|          59|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    7|         14|
    |i_fu_58                               |   9|          2|    7|         14|
    |indvar_flatten_fu_62                  |   9|          2|   12|         24|
    |j_1_fu_54                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   54|        108|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1_reg_418                      |  32|   0|   32|          0|
    |add58_1_reg_423                   |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |buff_A_1_load_reg_381             |  32|   0|   32|          0|
    |buff_A_load_reg_376               |  32|   0|   32|          0|
    |buff_y_out_1_addr_reg_392         |   5|   0|    5|          0|
    |buff_y_out_1_load_reg_413         |  32|   0|   32|          0|
    |buff_y_out_addr_reg_386           |   5|   0|    5|          0|
    |buff_y_out_load_reg_398           |  32|   0|   32|          0|
    |i_fu_58                           |   7|   0|    7|          0|
    |indvar_flatten_fu_62              |  12|   0|   12|          0|
    |j_1_fu_54                         |   7|   0|    7|          0|
    |lshr_ln5_5_reg_355                |   5|   0|    5|          0|
    |mul1_reg_403                      |  32|   0|   32|          0|
    |mul57_1_reg_408                   |  32|   0|   32|          0|
    |tmp_1_reg_370                     |  32|   0|   32|          0|
    |trunc_ln26_1_reg_340              |   1|   0|    1|          0|
    |buff_y_out_1_addr_reg_392         |  64|  32|    5|          0|
    |buff_y_out_addr_reg_386           |  64|  32|    5|          0|
    |lshr_ln5_5_reg_355                |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 541|  96|  364|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_opcode   |  out|    2|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_opcode   |  out|    2|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|tmp1_address0          |  out|    5|   ap_memory|                   tmp1|         array|
|tmp1_ce0               |  out|    1|   ap_memory|                   tmp1|         array|
|tmp1_q0                |   in|   32|   ap_memory|                   tmp1|         array|
|tmp1_1_address0        |  out|    5|   ap_memory|                 tmp1_1|         array|
|tmp1_1_ce0             |  out|    1|   ap_memory|                 tmp1_1|         array|
|tmp1_1_q0              |   in|   32|   ap_memory|                 tmp1_1|         array|
|buff_A_address0        |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce0             |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q0              |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_1_address0      |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce0           |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q0            |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_y_out_address0    |  out|    5|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_we0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_d0          |  out|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_address1    |  out|    5|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce1         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_q1          |   in|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_1_address0  |  out|    5|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_we0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_d0        |  out|   32|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_address1  |  out|    5|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce1       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_q1        |   in|   32|   ap_memory|           buff_y_out_1|         array|
+-----------------------+-----+-----+------------+-----------------------+--------------+

