{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1383756274883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1383756274885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 17:44:33 2013 " "Processing started: Wed Nov 06 17:44:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1383756274885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1383756274885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1383756274885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1383756276430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD9-dataflow " "Found design unit 1: BCD9-dataflow" {  } { { "BCD9.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/BCD9.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1383756277933 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD9 " "Found entity 1: BCD9" {  } { { "BCD9.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/BCD9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1383756277933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1383756277933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiCounter-dataflow " "Found design unit 1: multiCounter-dataflow" {  } { { "multiCounter.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1383756277947 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiCounter " "Found entity 1: multiCounter" {  } { { "multiCounter.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1383756277947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1383756277947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch-dataflow " "Found design unit 1: watch-dataflow" {  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1383756277962 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1383756277962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1383756277962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1383756278090 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alarm watch.vhd(23) " "VHDL Signal Declaration warning at watch.vhd(23): used implicit default value for signal \"alarm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1383756278097 "|watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiCounter multiCounter:u1 " "Elaborating entity \"multiCounter\" for hierarchy \"multiCounter:u1\"" {  } { { "watch.vhd" "u1" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1383756278169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD9 multiCounter:u1\|BCD9:u1 " "Elaborating entity \"BCD9\" for hierarchy \"multiCounter:u1\|BCD9:u1\"" {  } { { "multiCounter.vhd" "u1" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1383756278174 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg100000\[5\] GND " "Pin \"seg100000\[5\]\" is stuck at GND" {  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1383756279977 "|watch|seg100000[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alarm GND " "Pin \"alarm\" is stuck at GND" {  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1383756279977 "|watch|alarm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1383756279977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1383756280753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1383756280753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1383756280859 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1383756280859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1383756280859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1383756280859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1383756280906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 17:44:40 2013 " "Processing ended: Wed Nov 06 17:44:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1383756280906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1383756280906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1383756280906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383756280906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1383756283152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1383756283154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 17:44:42 2013 " "Processing started: Wed Nov 06 17:44:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1383756283154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1383756283154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BCD -c BCD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1383756283155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1383756283503 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"BCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1383756283810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1383756283924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1383756283924 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1383756284547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1383756286229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1383756286229 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1383756286229 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 415 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1383756286234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1383756286234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1383756286234 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1383756286234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD.sdc " "Synopsys Design Constraints File file not found: 'BCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1383756286843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1383756286845 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1383756286862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286940 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clock  " "Automatically promoted node i_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286942 ""}  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 27 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiCounter:u2\|cout  " "Automatically promoted node multiCounter:u2\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286942 ""}  } { { "multiCounter.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 12 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiCounter:u2|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiCounter:u4\|cout  " "Automatically promoted node multiCounter:u4\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286943 ""}  } { { "multiCounter.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 12 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiCounter:u4|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiCounter:u1\|cout  " "Automatically promoted node multiCounter:u1\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286944 ""}  } { { "multiCounter.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 12 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiCounter:u1|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiCounter:u3\|cout  " "Automatically promoted node multiCounter:u3\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286945 ""}  } { { "multiCounter.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 12 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiCounter:u3|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiCounter:u5\|cout  " "Automatically promoted node multiCounter:u5\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286945 ""}  } { { "multiCounter.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/multiCounter.vhd" 12 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiCounter:u5|cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node reset (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1383756286946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_clock " "Destination node i_clock" {  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 27 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383756286946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_signal~0 " "Destination node reset_signal~0" {  } { { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_signal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1383756286946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1383756286946 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "watch.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/watch.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1383756286946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1383756287186 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1383756287188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1383756287188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1383756287191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1383756287193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1383756287194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1383756287195 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1383756287196 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1383756287197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1383756287199 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1383756287199 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383756287349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1383756289948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383756290208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1383756290216 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1383756292259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383756292259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1383756293809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1383756296672 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1383756296672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383756299439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1383756299445 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1383756299445 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1383756299477 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10\[0\] 0 " "Pin \"seg10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10\[1\] 0 " "Pin \"seg10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10\[2\] 0 " "Pin \"seg10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10\[3\] 0 " "Pin \"seg10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10\[4\] 0 " "Pin \"seg10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10\[5\] 0 " "Pin \"seg10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10\[6\] 0 " "Pin \"seg10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100\[0\] 0 " "Pin \"seg100\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100\[1\] 0 " "Pin \"seg100\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100\[2\] 0 " "Pin \"seg100\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100\[3\] 0 " "Pin \"seg100\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100\[4\] 0 " "Pin \"seg100\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100\[5\] 0 " "Pin \"seg100\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100\[6\] 0 " "Pin \"seg100\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1000\[0\] 0 " "Pin \"seg1000\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1000\[1\] 0 " "Pin \"seg1000\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1000\[2\] 0 " "Pin \"seg1000\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1000\[3\] 0 " "Pin \"seg1000\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1000\[4\] 0 " "Pin \"seg1000\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1000\[5\] 0 " "Pin \"seg1000\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1000\[6\] 0 " "Pin \"seg1000\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10000\[0\] 0 " "Pin \"seg10000\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10000\[1\] 0 " "Pin \"seg10000\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10000\[2\] 0 " "Pin \"seg10000\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10000\[3\] 0 " "Pin \"seg10000\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10000\[4\] 0 " "Pin \"seg10000\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10000\[5\] 0 " "Pin \"seg10000\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg10000\[6\] 0 " "Pin \"seg10000\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100000\[0\] 0 " "Pin \"seg100000\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100000\[1\] 0 " "Pin \"seg100000\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100000\[2\] 0 " "Pin \"seg100000\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100000\[3\] 0 " "Pin \"seg100000\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100000\[4\] 0 " "Pin \"seg100000\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100000\[5\] 0 " "Pin \"seg100000\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg100000\[6\] 0 " "Pin \"seg100000\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alarm 0 " "Pin \"alarm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1383756299507 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1383756299507 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1383756299843 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1383756299896 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1383756300224 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1383756301162 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1383756301514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/output_files/BCD.fit.smsg " "Generated suppressed messages file C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/output_files/BCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1383756301721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1383756302060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 17:45:02 2013 " "Processing ended: Wed Nov 06 17:45:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1383756302060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1383756302060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1383756302060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383756302060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1383756304635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1383756304637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 17:45:03 2013 " "Processing started: Wed Nov 06 17:45:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1383756304637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1383756304637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCD -c BCD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1383756304637 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1383756309428 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1383756309614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1383756311538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 17:45:11 2013 " "Processing ended: Wed Nov 06 17:45:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1383756311538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1383756311538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1383756311538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383756311538 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1383756312245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1383756314526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1383756314529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 17:45:12 2013 " "Processing started: Wed Nov 06 17:45:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1383756314529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1383756314529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCD -c BCD " "Command: quartus_sta BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1383756314530 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1383756315041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1383756315874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1383756316010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1383756316011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD.sdc " "Synopsys Design Constraints File file not found: 'BCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1383756316328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1383756316330 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clock i_clock " "create_clock -period 1.000 -name i_clock i_clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multiCounter:u4\|cout multiCounter:u4\|cout " "create_clock -period 1.000 -name multiCounter:u4\|cout multiCounter:u4\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multiCounter:u3\|cout multiCounter:u3\|cout " "create_clock -period 1.000 -name multiCounter:u3\|cout multiCounter:u3\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multiCounter:u2\|cout multiCounter:u2\|cout " "create_clock -period 1.000 -name multiCounter:u2\|cout multiCounter:u2\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multiCounter:u1\|cout multiCounter:u1\|cout " "create_clock -period 1.000 -name multiCounter:u1\|cout multiCounter:u1\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name multiCounter:u5\|cout multiCounter:u5\|cout " "create_clock -period 1.000 -name multiCounter:u5\|cout multiCounter:u5\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1383756316334 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1383756316349 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1383756316383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1383756316409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.999 " "Worst-case setup slack is -4.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.999      -130.644 clock  " "   -4.999      -130.644 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828        -2.701 multiCounter:u2\|cout  " "   -1.828        -2.701 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592        -3.709 multiCounter:u4\|cout  " "   -1.592        -3.709 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485        -1.654 multiCounter:u1\|cout  " "   -1.485        -1.654 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154        -1.370 multiCounter:u3\|cout  " "   -1.154        -1.370 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022        -1.430 i_clock  " "   -1.022        -1.430 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780        -1.265 multiCounter:u5\|cout  " "   -0.780        -1.265 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756316415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 i_clock  " "    0.391         0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 multiCounter:u1\|cout  " "    0.391         0.000 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 multiCounter:u2\|cout  " "    0.391         0.000 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 multiCounter:u3\|cout  " "    0.391         0.000 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 multiCounter:u4\|cout  " "    0.391         0.000 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222         0.000 multiCounter:u5\|cout  " "    1.222         0.000 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.495         0.000 clock  " "    1.495         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756316427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.924 " "Worst-case recovery slack is -1.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.924        -7.696 multiCounter:u2\|cout  " "   -1.924        -7.696 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.688        -6.752 multiCounter:u4\|cout  " "   -1.688        -6.752 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581        -4.743 multiCounter:u1\|cout  " "   -1.581        -4.743 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312        -5.248 i_clock  " "   -1.312        -5.248 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250        -3.750 multiCounter:u3\|cout  " "   -1.250        -3.750 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187        -2.374 multiCounter:u5\|cout  " "   -1.187        -2.374 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756316437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.596 " "Worst-case removal slack is 1.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.596         0.000 multiCounter:u5\|cout  " "    1.596         0.000 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659         0.000 multiCounter:u3\|cout  " "    1.659         0.000 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.721         0.000 i_clock  " "    1.721         0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.990         0.000 multiCounter:u1\|cout  " "    1.990         0.000 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.097         0.000 multiCounter:u4\|cout  " "    2.097         0.000 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.333         0.000 multiCounter:u2\|cout  " "    2.333         0.000 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756316448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 clock  " "   -1.380       -28.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 i_clock  " "   -0.500        -5.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 multiCounter:u2\|cout  " "   -0.500        -5.000 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 multiCounter:u4\|cout  " "   -0.500        -5.000 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 multiCounter:u1\|cout  " "   -0.500        -4.000 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 multiCounter:u3\|cout  " "   -0.500        -4.000 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 multiCounter:u5\|cout  " "   -0.500        -2.000 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756316458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756316458 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1383756317031 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1383756317038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1383756317095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.777 " "Worst-case setup slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -45.860 clock  " "   -1.777       -45.860 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366        -0.366 multiCounter:u2\|cout  " "   -0.366        -0.366 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251        -0.251 multiCounter:u4\|cout  " "   -0.251        -0.251 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180        -0.180 multiCounter:u1\|cout  " "   -0.180        -0.180 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.011 multiCounter:u3\|cout  " "   -0.011        -0.011 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037         0.000 i_clock  " "    0.037         0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 multiCounter:u5\|cout  " "    0.155         0.000 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756317113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 i_clock  " "    0.215         0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 multiCounter:u1\|cout  " "    0.215         0.000 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 multiCounter:u2\|cout  " "    0.215         0.000 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 multiCounter:u3\|cout  " "    0.215         0.000 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 multiCounter:u4\|cout  " "    0.215         0.000 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580         0.000 multiCounter:u5\|cout  " "    0.580         0.000 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654         0.000 clock  " "    0.654         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756317139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.438 " "Worst-case recovery slack is -0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438        -1.752 multiCounter:u2\|cout  " "   -0.438        -1.752 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -1.292 multiCounter:u4\|cout  " "   -0.323        -1.292 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252        -0.756 multiCounter:u1\|cout  " "   -0.252        -0.756 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123        -0.492 i_clock  " "   -0.123        -0.492 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088        -0.176 multiCounter:u5\|cout  " "   -0.088        -0.176 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083        -0.249 multiCounter:u3\|cout  " "   -0.083        -0.249 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756317163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.811 " "Worst-case removal slack is 0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811         0.000 multiCounter:u3\|cout  " "    0.811         0.000 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816         0.000 multiCounter:u5\|cout  " "    0.816         0.000 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851         0.000 i_clock  " "    0.851         0.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980         0.000 multiCounter:u1\|cout  " "    0.980         0.000 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051         0.000 multiCounter:u4\|cout  " "    1.051         0.000 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166         0.000 multiCounter:u2\|cout  " "    1.166         0.000 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756317188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 clock  " "   -1.380       -28.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 i_clock  " "   -0.500        -5.000 i_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 multiCounter:u2\|cout  " "   -0.500        -5.000 multiCounter:u2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 multiCounter:u4\|cout  " "   -0.500        -5.000 multiCounter:u4\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 multiCounter:u1\|cout  " "   -0.500        -4.000 multiCounter:u1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 multiCounter:u3\|cout  " "   -0.500        -4.000 multiCounter:u3\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 multiCounter:u5\|cout  " "   -0.500        -2.000 multiCounter:u5\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1383756317208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1383756317208 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1383756318274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1383756318469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1383756318472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1383756318855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 17:45:18 2013 " "Processing ended: Wed Nov 06 17:45:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1383756318855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1383756318855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1383756318855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383756318855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1383756321503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1383756321504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 17:45:20 2013 " "Processing started: Wed Nov 06 17:45:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1383756321504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1383756321504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BCD -c BCD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1383756321505 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "BCD.vho\", \"BCD_fast.vho BCD_vhd.sdo BCD_vhd_fast.sdo C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/simulation/modelsim/ simulation " "Generated files \"BCD.vho\", \"BCD_fast.vho\", \"BCD_vhd.sdo\" and \"BCD_vhd_fast.sdo\" in directory \"C:/Users/Skeen/Dropbox/DSD/Exercise 6/Opgave 6.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1383756323152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1383756323265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 17:45:23 2013 " "Processing ended: Wed Nov 06 17:45:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1383756323265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1383756323265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1383756323265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383756323265 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383756324014 ""}
