Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct  5 18:34:32 2016
| Host         : magnum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_control_sets -verbose -file audio_testbench_sv_control_sets_placed.rpt
| Design       : audio_testbench_sv
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    30 |
| Minimum Number of register sites lost to control set restrictions |    97 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           25 |
| No           | No                    | Yes                    |              88 |           23 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |              87 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                              Enable Signal                              |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  sq2/sw1/ft/CLK                            |                                                                         |                                                                        |                1 |              1 |
|  sq1/sw/ft/CLK                             |                                                                         |                                                                        |                1 |              1 |
|  clock_generator_i/clk_wiz_0/inst/clk_out2 |                                                                         |                                                                        |                1 |              2 |
|  clock_generator_i/clk_wiz_0/inst/clk_out1 |                                                                         | BTNC_IBUF                                                              |                1 |              2 |
|  n/nc3/ft/frequency_timer_clock            |                                                                         |                                                                        |                2 |              2 |
|  sq1/sw/ft/CLK                             |                                                                         | BTNC_IBUF                                                              |                1 |              3 |
|  sq2/sw1/ft/CLK                            |                                                                         | BTNC_IBUF                                                              |                1 |              3 |
|  sq1/cd/Q[0]                               | sq1/fs/internal_NR13_reg1                                               |                                                                        |                1 |              3 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0         |                                                                        |                3 |              4 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_1_n_0 |                                                                        |                1 |              4 |
|  sq1/cd/Q[0]                               |                                                                         | BTNC_IBUF                                                              |                1 |              4 |
|  w/vw2/ft/frequency_timer_clock            |                                                                         | BTNC_IBUF                                                              |                2 |              5 |
|  clock_generator_i/clk_wiz_0/inst/clk_out3 | top/counter_saw_tooth_reg[0]                                            | counter_saw_tooth[5]_i_1_n_0                                           |                1 |              6 |
|  clock_generator_i/clk_wiz_0/inst/clk_out3 | hphone_valid                                                            |                                                                        |                1 |              6 |
|  clock_generator_i/clk_wiz_0/inst/clk_out3 |                                                                         | top/SR[0]                                                              |                2 |              6 |
|  clock_generator_i/clk_wiz_0/inst/clk_out3 |                                                                         |                                                                        |                4 |              6 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0        |                                                                        |                3 |              6 |
|  sq1/cd/Q[0]                               | sq1/fs/internal_NR13_reg[7]_i_1_n_0                                     | BTNC_IBUF                                                              |                2 |              8 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0      |                                                                        |                5 |              8 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0      |                                                                        |                5 |              8 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0 | top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_0 |                3 |              8 |
|  sq1/cd/Q[0]                               |                                                                         |                                                                        |                3 |             11 |
|  clock_generate/CLK                        |                                                                         |                                                                        |                4 |             11 |
|  clock_generate/CLK                        |                                                                         | BTNC_IBUF                                                              |                4 |             14 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0        | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0       |                7 |             14 |
|  n/nc3/ft/frequency_timer_clock            |                                                                         | BTNC_IBUF                                                              |                4 |             15 |
|  top/i_clocking/CLK_48                     |                                                                         |                                                                        |               12 |             15 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0        |                                                                        |                6 |             16 |
|  top/i_clocking/CLK_48                     | top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0 |                                                                        |                7 |             32 |
|  clock_generator_i/clk_wiz_0/inst/clk_out2 |                                                                         | BTNC_IBUF                                                              |                9 |             42 |
+--------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


