MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  29.10ps 29.10ps 29.10ps 29.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  32.10ps 32.10ps 32.10ps 32.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  31.10ps 31.10ps 31.10ps 31.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  29.90ps 29.90ps 29.90ps 29.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  40.50ps 40.50ps 40.50ps 40.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  29.50ps 29.50ps 29.50ps 29.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  29.30ps 29.30ps 29.30ps 29.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  26.90ps 26.90ps 26.90ps 26.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  26.40ps 26.40ps 26.40ps 26.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  25.80ps 25.80ps 25.80ps 25.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  25.20ps 25.20ps 25.20ps 25.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  25.00ps 25.00ps 25.00ps 25.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  24.60ps 24.60ps 24.60ps 24.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  41.10ps 41.10ps 41.10ps 41.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  24.30ps 24.30ps 24.30ps 24.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  24.20ps 24.20ps 24.20ps 24.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  24.00ps 24.00ps 24.00ps 24.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  17.30ps 17.30ps 17.30ps 17.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  22.80ps 22.80ps 22.80ps 22.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  21.20ps 21.20ps 21.20ps 21.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  19.80ps 19.80ps 19.80ps 19.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  19.60ps 19.60ps 19.60ps 19.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  19.20ps 19.20ps 19.20ps 19.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  19.20ps 19.20ps 19.20ps 19.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  18.10ps 18.10ps 18.10ps 18.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  17.80ps 17.80ps 17.80ps 17.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  17.70ps 17.70ps 17.70ps 17.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  17.70ps 17.70ps 17.70ps 17.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  17.50ps 17.50ps 17.50ps 17.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  11.70ps 11.70ps 11.70ps 11.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  15.30ps 15.30ps 15.30ps 15.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  14.90ps 14.90ps 14.90ps 14.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  14.20ps 14.20ps 14.20ps 14.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  13.80ps 13.80ps 13.80ps 13.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  13.60ps 13.60ps 13.60ps 13.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  13.00ps 13.00ps 13.00ps 13.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  12.60ps 12.60ps 12.60ps 12.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  12.50ps 12.50ps 12.50ps 12.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  12.30ps 12.30ps 12.30ps 12.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  12.00ps 12.00ps 12.00ps 12.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  12.00ps 12.00ps 12.00ps 12.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  11.90ps 11.90ps 11.90ps 11.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  11.70ps 11.70ps 11.70ps 11.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  11.40ps 11.40ps 11.40ps 11.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  11.30ps 11.30ps 11.30ps 11.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
