ARM Ltd. and TSMC Ltd. 2012. ARM and TSMC collaborate to optimize next-generation 64-bit ARM processors for FinFET process technology. http://www.tsmc.com.
A. N. Bhoj and N. K. Jha. 2011. Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology. InProceedings of the IEEE International Symposium on Quality Electronic Design. 1--8.
A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology.IEEE Trans. VLSI Syst. 21, 11.
A. N. Bhoj and N. K. Jha. 2014. Parasitics-aware design of symmetric and asymmetric gate-workfunction FinFET SRAMs.IEEE Trans. VLSI Syst. 22, 3, 548--561.
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T.-J. K. Liu, and B. Nikolic. 2006. FinFET SRAM with enhanced read/write margins. InProceedings of the IEEE International SOI Conference. 105--106.
M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. 2009. Running PARSEC 2.1 on M5. Tech. Rep., Department of Computer Science, University of Texas at Austin.
GLOBALFOUNDRIES Inc. 2012. GLOBALFOUNDRIES unveils FinFET transistor architecture optimized for next-generation mobile devices. http://www.globalfoundries.com/newsroom/2012/20120920.aspx.
D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, and C. Hu. 2000. FinFET: A self-aligned double-gate MOSFET scalable to 20 nm.IEEE Trans. Electron Devices 47, 12, 2320--2325.
HP Laboratories. 2008. CACTI 5.1. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.
Intel Corp. 2011. Intelâ€™s Revolutionary 22 nm transistor technology. http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf.
J. Kedzierski, D. M. Fried, E. J. Nowak, et al. 2001. High-performance symmetric-gate and CMOS-compatible Vt asymmetric-gate FinFET devices. InProceedings of the International Electron Devices Meeting. 19.5.1--19.5.4.
Peter M. Kogge , Harold S. Stone, A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations, IEEE Transactions on Computers, v.22 n.8, p.786-793, August 1973[doi>10.1109/TC.1973.5009159]
Chun-Yi Lee , Niraj K. Jha, FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
C.-Y. Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks.IEEE Trans. VLSI Systems 22, 5.
A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. InProceedings of the IEEE International Conference on Computer Design. 560--567.
E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C.-T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge {double gate CMOS/FinFET technology}.IEEE Circuits Devices Mag. 4, 1, 20--31.
Oracle Corp. 2005. OpenSPARC T1. http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609.html.
J. M. Rabaey, A. Chandrakasan, and B. Nikolic. 2004a.Digital Integrated Circuits: A Design Perspective(2nd Ed.). Prentice Hall, Upper Saddle River, NJ, Chapter 11.
J. M. Rabaey, A. Chandrakasan, and B. Nikolic. 2004b.Digital Integrated Circuits: A Design Perspective(2nd Ed.). Prentice Hall, Upper Saddle River, NJ, Chapter 6.
Synopsys Inc. 2012. Sentaurus TCAD tool suite, version G-2012.06. http://www.synopsys.com.
Synopsys Inc. 2013. Design compiler graphical, version H-2013.03-SP3. http://www.synopsys.com.
A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2014. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations.IEEE Trans. VLSI Syst.(To appear).
