{"Source Block": ["hdl/library/axi_dmac/request_arb.v@253:263@HdlIdDef", "wire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_fifo_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@256:266", "\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_repacked_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@255:265", "wire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\n"], ["hdl/library/axi_dmac/request_arb.v@247:257", "wire src_req_ready;\nwire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\n"], ["hdl/library/axi_dmac/request_arb.v@224:234", "\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@249:259", "wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@252:262", "wire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_data;\n"], ["hdl/library/axi_dmac/request_arb.v@248:258", "wire [DMA_ADDR_WIDTH_SRC-1:0] src_req_address;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_req_last_burst_length;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n"], ["hdl/library/axi_dmac/request_arb.v@226:236", "wire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_data;\n"], ["hdl/library/axi_dmac/request_arb.v@227:237", "wire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [C_DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire dest_fifo_repacked_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@223:233", "wire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\nwire dest_response_resp_eot;\n\nwire [C_ID_WIDTH-1:0] dest_request_id;\nwire [C_ID_WIDTH-1:0] dest_response_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@250:260", "wire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@257:267", "wire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire src_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_fifo_valid;\nwire src_fifo_ready;\nwire [C_DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_repacked_valid;\nwire src_fifo_repacked_ready;\n"]], "Diff Content": {"Delete": [[258, "wire [C_ID_WIDTH-1:0] src_response_id;\n"]], "Add": [[258, "wire [ID_WIDTH-1:0] src_request_id;\n"], [258, "wire [ID_WIDTH-1:0] src_response_id;\n"]]}}