;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #100, 1
	JMN <-121, 106
	SUB #100, 1
	SLT 161, 0
	JMP <121, 106
	ADD -207, <-122
	ADD 8, -1
	ADD 8, -1
	CMP @121, 103
	CMP @121, 103
	SUB 8, -1
	SLT 161, 0
	MOV -1, <-25
	SUB 0, @111
	ADD 210, 60
	SUB #12, @200
	CMP 12, @10
	SLT 0, -10
	SLT 0, -10
	ADD @-127, 100
	ADD -207, <-122
	SLT 768, 0
	ADD @70, <704
	SUB #12, @200
	SUB 20, @12
	SUB #12, @200
	SPL 0, <920
	SUB @-30, 9
	ADD #270, <0
	JMP 0, <920
	CMP @-30, 9
	ADD @70, <704
	SUB 12, @10
	CMP @121, 100
	DJN -1, @-20
	SUB @-30, 9
	SUB #100, 0
	ADD 210, 60
	SUB @-30, 9
	CMP -207, <-122
	CMP @121, 103
	CMP -207, <-122
	CMP -207, <-122
	SUB -1, <-20
	SUB -1, <-20
	JMN @12, #200
	SUB @127, 106
	CMP -207, <-122
