From 64bed44a6c8c338fa5fd0f01f93a72685c83894e Mon Sep 17 00:00:00 2001
From: SangeethaRao <sangeetha.rao@intel.com>
Date: Wed, 19 Aug 2015 18:13:34 -0500
Subject: [PATCH 097/131] drivers/pci/host: XLF PCIe0 DW support for emulation

Signed-off-by: SangeethaRao <sangeetha.rao@intel.com>
[Original patch is from linux-yocto-4.1 axxia/base branch.]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/intel/axc6704-emu.dts |  4 +++
 arch/arm64/boot/dts/intel/axc67xx.dtsi    | 60 ++++++++++++++++++++++++-------
 drivers/pci/host/pcie-axxia.c             | 25 +++++++++++++
 3 files changed, 77 insertions(+), 12 deletions(-)

diff --git a/arch/arm64/boot/dts/intel/axc6704-emu.dts b/arch/arm64/boot/dts/intel/axc6704-emu.dts
index c78424f..86e009e 100644
--- a/arch/arm64/boot/dts/intel/axc6704-emu.dts
+++ b/arch/arm64/boot/dts/intel/axc6704-emu.dts
@@ -46,3 +46,7 @@
 	    max-speed = <10>;
       };
 };
+
+&pci0 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/intel/axc67xx.dtsi b/arch/arm64/boot/dts/intel/axc67xx.dtsi
index fb5606e..81341c0 100644
--- a/arch/arm64/boot/dts/intel/axc67xx.dtsi
+++ b/arch/arm64/boot/dts/intel/axc67xx.dtsi
@@ -325,21 +325,57 @@
 			status = "disabled";
 		};
 
-		pci0: pci@c000000000 {
-			compatible = "lsi,plb-pciex";
+		pci0: pcie@c000000000 {
+			compatible = "intel,axxia-pcie";
 			device_type = "pci";
+			reg = <0xa0 0x02000000 0x00100000 /* dbi */
+				0xa0 0x03000000 0x00008000 /* AXI gpreg */
+				0xa0 0x03008000 0x00008000>; /* CC gpreg */
+			reg-names = "dbi", "axi_gpreg", "cc_gpreg";
 			#interrupt-cells = <1>;
-			#size-cells = <2>;
 			#address-cells = <3>;
-			reg = <0xc0 0x38000000 0x01000000>,
-			      <0xa0 0x02000000 0x00008000>;
-			/* Outbound: <PCI addr (3)> <CPU addr (2)> <Size (2)>*/
-			ranges = <0x03000000 0x00000000 0x80000000
-				  0xc0 0x00000000 0x00 0x20000000>;
-			/* Inbound: <PCI addr (3)> <CPU addr (2)> <Size (2)>*/
-			dma-ranges = <0x03000000 0x00000000 0x00000000
-				      0x00 0x00000000 0x00 0x40000000>;
-			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			#size-cells = <2>;
+			num-lanes = <1>;
+			ranges = <0x00000000 0x000000c0 0x40000000
+				0xc0 0x40000000
+				0x00 0x10000000         /* config space */
+				0x03000000 0x00000000 0xa0000000
+				0xc0 0x00000000
+				0x00 0x40000000>;       /* outbound mem */
+			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
 			status = "disabled";
 		};
 
diff --git a/drivers/pci/host/pcie-axxia.c b/drivers/pci/host/pcie-axxia.c
index eb6115f..4268311 100644
--- a/drivers/pci/host/pcie-axxia.c
+++ b/drivers/pci/host/pcie-axxia.c
@@ -98,6 +98,25 @@
 #define AXI_GPREG_MSTR		0x0
 #define CFG_MSI_MODE		(0x1 << 29)
 
+/* SYSCON */
+#define AXXIA_SYSCON_BASE             0x8002C00000
+
+static inline uint32_t axxia_mmio_read_32(uintptr_t addr)
+{
+	return *(uint32_t *)addr;
+}
+
+int
+axxia_is_x9(void)
+{
+	unsigned int pfuse;
+	static void __iomem *base;
+
+	base = ioremap(AXXIA_SYSCON_BASE, 0x1024);
+	pfuse = axxia_mmio_read_32((uintptr_t)(base + 0x34));
+	return (0xb == (pfuse & 0x1f));
+}
+
 struct axxia_pcie {
 	struct pcie_port	pp;
 };
@@ -191,6 +210,8 @@ static void axxia_pcie_prog_viewport_cfg0(struct pcie_port *pp, u32 busdev)
 		PCIE_ATU_REGION_OUTBOUND | PCIE_ATU_REGION_INDEX0,
 		PCIE_ATU_VIEWPORT);
 	axxia_pcie_writel_rc(pp, pp->cfg0_base, PCIE_ATU_LOWER_BASE);
+if (!axxia_is_x9())
+	axxia_pcie_writel_rc(pp, (pp->cfg0_base >> 32), PCIE_ATU_UPPER_BASE);
 	axxia_pcie_writel_rc(pp, pp->cfg0_base + pp->cfg0_size - 1,
 		PCIE_ATU_LIMIT);
 	axxia_pcie_writel_rc(pp, busdev, PCIE_ATU_LOWER_TARGET);
@@ -208,6 +229,8 @@ static void axxia_pcie_prog_viewport_cfg1(struct pcie_port *pp, u32 busdev)
 		PCIE_ATU_VIEWPORT);
 	axxia_pcie_writel_rc(pp, PCIE_ATU_TYPE_CFG1, PCIE_ATU_CR1);
 	axxia_pcie_writel_rc(pp, pp->cfg1_base, PCIE_ATU_LOWER_BASE);
+if (!axxia_is_x9())
+	axxia_pcie_writel_rc(pp, (pp->cfg1_base >> 32), PCIE_ATU_UPPER_BASE);
 	axxia_pcie_writel_rc(pp, pp->cfg1_base + pp->cfg1_size - 1,
 		PCIE_ATU_LIMIT);
 	axxia_pcie_writel_rc(pp, busdev, PCIE_ATU_LOWER_TARGET);
@@ -223,6 +246,8 @@ static void axxia_pcie_prog_viewport_mem_outbound(struct pcie_port *pp)
 		PCIE_ATU_VIEWPORT);
 	axxia_pcie_writel_rc(pp, PCIE_ATU_TYPE_MEM, PCIE_ATU_CR1);
 	axxia_pcie_writel_rc(pp, pp->mem_mod_base, PCIE_ATU_LOWER_BASE);
+if (!axxia_is_x9())
+	axxia_pcie_writel_rc(pp, (pp->mem_mod_base >> 32), PCIE_ATU_UPPER_BASE);
 	axxia_pcie_writel_rc(pp, pp->mem_mod_base + pp->mem_size - 1,
 		PCIE_ATU_LIMIT);
 	axxia_pcie_writel_rc(pp, pp->mem_bus_addr, PCIE_ATU_LOWER_TARGET);
-- 
2.8.1

