\hypertarget{stm32f10x__adc_8c}{}\doxysection{src/stm32f10x\+\_\+adc.c File Reference}
\label{stm32f10x__adc_8c}\index{src/stm32f10x\_adc.c@{src/stm32f10x\_adc.c}}


This file provides all the A\+DC firmware functions.  


{\ttfamily \#include \char`\"{}stm32f10x\+\_\+adc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f10x\+\_\+rcc.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries C\+R1\+\_\+\+D\+I\+S\+C\+N\+U\+M\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F1\+F\+FF)
\item 
\#define {\bfseries C\+R1\+\_\+\+D\+I\+S\+C\+E\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries C\+R1\+\_\+\+D\+I\+S\+C\+E\+N\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F7\+FF)
\item 
\#define {\bfseries C\+R1\+\_\+\+J\+A\+U\+T\+O\+\_\+\+Set}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries C\+R1\+\_\+\+J\+A\+U\+T\+O\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+B\+FF)
\item 
\#define {\bfseries C\+R1\+\_\+\+J\+D\+I\+S\+C\+E\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries C\+R1\+\_\+\+J\+D\+I\+S\+C\+E\+N\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+E\+F\+FF)
\item 
\#define {\bfseries C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+E0)
\item 
\#define {\bfseries C\+R1\+\_\+\+A\+W\+D\+Mode\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F3\+F\+F\+D\+FF)
\item 
\#define {\bfseries C\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F0\+F\+E\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+A\+D\+O\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries C\+R2\+\_\+\+A\+D\+O\+N\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+FE)
\item 
\#define {\bfseries C\+R2\+\_\+\+D\+M\+A\+\_\+\+Set}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries C\+R2\+\_\+\+D\+M\+A\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+E\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+R\+S\+T\+C\+A\+L\+\_\+\+Set}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries C\+R2\+\_\+\+C\+A\+L\+\_\+\+Set}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries C\+R2\+\_\+\+S\+W\+S\+T\+A\+R\+T\+\_\+\+Set}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries C\+R2\+\_\+\+E\+X\+T\+T\+R\+I\+G\+\_\+\+Set}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries C\+R2\+\_\+\+E\+X\+T\+T\+R\+I\+G\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+E\+F\+F\+F\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+E\+X\+T\+T\+R\+I\+G\+\_\+\+S\+W\+S\+T\+A\+R\+T\+\_\+\+Set}~((uint32\+\_\+t)0x00500000)
\item 
\#define {\bfseries C\+R2\+\_\+\+E\+X\+T\+T\+R\+I\+G\+\_\+\+S\+W\+S\+T\+A\+R\+T\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+A\+F\+F\+F\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F8\+F\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+J\+E\+X\+T\+T\+R\+I\+G\+\_\+\+Set}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries C\+R2\+\_\+\+J\+E\+X\+T\+T\+R\+I\+G\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+F7\+F\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+J\+S\+W\+S\+T\+A\+R\+T\+\_\+\+Set}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries C\+R2\+\_\+\+J\+E\+X\+T\+T\+R\+I\+G\+\_\+\+J\+S\+W\+S\+T\+A\+R\+T\+\_\+\+Set}~((uint32\+\_\+t)0x00208000)
\item 
\#define {\bfseries C\+R2\+\_\+\+J\+E\+X\+T\+T\+R\+I\+G\+\_\+\+J\+S\+W\+S\+T\+A\+R\+T\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+D\+F7\+F\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+T\+S\+V\+R\+E\+F\+E\+\_\+\+Set}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries C\+R2\+\_\+\+T\+S\+V\+R\+E\+F\+E\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F7\+F\+F\+F\+FF)
\item 
\#define {\bfseries C\+R2\+\_\+\+C\+L\+E\+A\+R\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F1\+F7\+FD)
\item 
\#define {\bfseries S\+Q\+R3\+\_\+\+S\+Q\+\_\+\+Set}~((uint32\+\_\+t)0x0000001F)
\item 
\#define {\bfseries S\+Q\+R2\+\_\+\+S\+Q\+\_\+\+Set}~((uint32\+\_\+t)0x0000001F)
\item 
\#define {\bfseries S\+Q\+R1\+\_\+\+S\+Q\+\_\+\+Set}~((uint32\+\_\+t)0x0000001F)
\item 
\#define {\bfseries S\+Q\+R1\+\_\+\+C\+L\+E\+A\+R\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F0\+F\+F\+F\+FF)
\item 
\#define {\bfseries J\+S\+Q\+R\+\_\+\+J\+S\+Q\+\_\+\+Set}~((uint32\+\_\+t)0x0000001F)
\item 
\#define {\bfseries J\+S\+Q\+R\+\_\+\+J\+L\+\_\+\+Set}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries J\+S\+Q\+R\+\_\+\+J\+L\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+C\+F\+F\+F\+FF)
\item 
\#define {\bfseries S\+M\+P\+R1\+\_\+\+S\+M\+P\+\_\+\+Set}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries S\+M\+P\+R2\+\_\+\+S\+M\+P\+\_\+\+Set}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries J\+D\+R\+\_\+\+Offset}~((uint8\+\_\+t)0x28)
\item 
\#define {\bfseries D\+R\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x4001244C)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga31fa6bc09de17125e9db2830ce77c09b}{A\+D\+C\+\_\+\+De\+Init}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Deinitializes the A\+D\+Cx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gabbab6038cf8691404350625e477254f9}{A\+D\+C\+\_\+\+Init}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, \mbox{\hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def}} $\ast$A\+D\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the A\+D\+Cx peripheral according to the specified parameters in the A\+D\+C\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga6c6e754d1d0a98d56e465efaf73272ec}{A\+D\+C\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def}} $\ast$A\+D\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each A\+D\+C\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga40882d399e3371755ed610c1134e634e}{A\+D\+C\+\_\+\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified A\+DC peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gac5881d5995818001584b27b137a8dbcb}{A\+D\+C\+\_\+\+D\+M\+A\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified A\+DC D\+MA request. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gad4c84b54b539944f555488bf979f82b6}{A\+D\+C\+\_\+\+I\+T\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint16\+\_\+t A\+D\+C\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified A\+DC interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga3d542020ba28c1d16238a0defbee6d8f}{A\+D\+C\+\_\+\+Reset\+Calibration}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Resets the selected A\+DC calibration registers. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___private___functions_ga113be9fe25add8d7496bed659c68e02b}{A\+D\+C\+\_\+\+Get\+Reset\+Calibration\+Status}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Gets the selected A\+DC reset calibration registers status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gadcba6341124a6aabfd2dd885ca8e5f14}{A\+D\+C\+\_\+\+Start\+Calibration}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Starts the selected A\+DC calibration process. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___private___functions_ga7a728f699b487c7fa1694d7424967122}{A\+D\+C\+\_\+\+Get\+Calibration\+Status}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Gets the selected A\+DC calibration status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga694130a8d1ad3c8877b7eddb29611b30}{A\+D\+C\+\_\+\+Software\+Start\+Conv\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected A\+DC software start conversion . \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___private___functions_gaf1119583782ecbcec380efcb7eb74883}{A\+D\+C\+\_\+\+Get\+Software\+Start\+Conv\+Status}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Gets the selected A\+DC Software start conversion Status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga6eb241ba82d67d1371136c9132083937}{A\+D\+C\+\_\+\+Disc\+Mode\+Channel\+Count\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t Number)
\begin{DoxyCompactList}\small\item\em Configures the discontinuous mode for the selected A\+DC regular group channel. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga1909649d10253ce88d986ffbb94a4be6}{A\+D\+C\+\_\+\+Disc\+Mode\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode on regular group channel for the specified A\+DC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gac531adb577b648d4bb8881f2ed627d52}{A\+D\+C\+\_\+\+Regular\+Channel\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t A\+D\+C\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected A\+DC regular channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga3ae92d7940a16c898223374a5857f509}{A\+D\+C\+\_\+\+External\+Trig\+Conv\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+D\+Cx conversion through external trigger. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___a_d_c___private___functions_gaaf74221c285ec5dab5e66baf7bec6bd3}{A\+D\+C\+\_\+\+Get\+Conversion\+Value}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Returns the last A\+D\+Cx conversion result data for regular channel. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group___a_d_c___private___functions_gac5a4792dc29ef7ff6bfbce9f37e8a668}{A\+D\+C\+\_\+\+Get\+Dual\+Mode\+Conversion\+Value}} (void)
\begin{DoxyCompactList}\small\item\em Returns the last A\+D\+C1 and A\+D\+C2 conversion result data in dual mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga1ff9c3b8e4bbdd2addfd227f1a506a66}{A\+D\+C\+\_\+\+Auto\+Injected\+Conv\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected A\+DC automatic injected group conversion after regular one. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga0b583b94183fa4ff287177b9ee808092}{A\+D\+C\+\_\+\+Injected\+Disc\+Mode\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the discontinuous mode for injected group channel for the specified A\+DC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gafc02ce1e84e96b692adf085f61a0bca6}{A\+D\+C\+\_\+\+External\+Trig\+Injected\+Conv\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint32\+\_\+t A\+D\+C\+\_\+\+External\+Trig\+Injec\+Conv)
\begin{DoxyCompactList}\small\item\em Configures the A\+D\+Cx external trigger for injected channels conversion. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gad81d134c083d8f407c819e6f4722d553}{A\+D\+C\+\_\+\+External\+Trig\+Injected\+Conv\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+D\+Cx injected channels conversion through external trigger. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga5b141d5dbf5f417a11dfa622c8c149d3}{A\+D\+C\+\_\+\+Software\+Start\+Injected\+Conv\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected A\+DC start of the injected channels conversion. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___private___functions_ga8765f8835b8cfed13dce3d8d71767dcc}{A\+D\+C\+\_\+\+Get\+Software\+Start\+Injected\+Conv\+Cmd\+Status}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx)
\begin{DoxyCompactList}\small\item\em Gets the selected A\+DC Software start injected conversion Status. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gae2b44bff080184e1cf6f2cb6b9bb3e59}{A\+D\+C\+\_\+\+Injected\+Channel\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Channel, uint8\+\_\+t Rank, uint8\+\_\+t A\+D\+C\+\_\+\+Sample\+Time)
\begin{DoxyCompactList}\small\item\em Configures for the selected A\+DC injected channel its corresponding rank in the sequencer and its sample time. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga24eba90bc3ee955e07659a605011710d}{A\+D\+C\+\_\+\+Injected\+Sequencer\+Length\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t Length)
\begin{DoxyCompactList}\small\item\em Configures the sequencer length for injected channels. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga07a942613088ab3ecfc3d97a20475920}{A\+D\+C\+\_\+\+Set\+Injected\+Offset}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Injected\+Channel, uint16\+\_\+t Offset)
\begin{DoxyCompactList}\small\item\em Set the injected channels conversion value offset. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___a_d_c___private___functions_ga1dea5ed24571a2e0ce4cbd41c9c1ec46}{A\+D\+C\+\_\+\+Get\+Injected\+Conversion\+Value}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Injected\+Channel)
\begin{DoxyCompactList}\small\item\em Returns the A\+DC injected channel conversion result. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gad017d69bec6e497afd35ba25ea22d86e}{A\+D\+C\+\_\+\+Analog\+Watchdog\+Cmd}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint32\+\_\+t A\+D\+C\+\_\+\+Analog\+Watchdog)
\begin{DoxyCompactList}\small\item\em Enables or disables the analog watchdog on single/all regular or injected channels. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga79588d02aa8e4147f21cb90a4708366d}{A\+D\+C\+\_\+\+Analog\+Watchdog\+Thresholds\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint16\+\_\+t High\+Threshold, uint16\+\_\+t Low\+Threshold)
\begin{DoxyCompactList}\small\item\em Configures the high and low thresholds of the analog watchdog. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga03cef3d12292ffa2b8520524d5b0226c}{A\+D\+C\+\_\+\+Analog\+Watchdog\+Single\+Channel\+Config}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+Channel)
\begin{DoxyCompactList}\small\item\em Configures the analog watchdog guarded single channel. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga848682e2d7d3de9f8cf03ffa4c11f0b5}{A\+D\+C\+\_\+\+Temp\+Sensor\+Vrefint\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the temperature sensor and Vrefint channel. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___a_d_c___private___functions_gaa12546e51ec905c90a3aada432bd4633}{A\+D\+C\+\_\+\+Get\+Flag\+Status}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified A\+DC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_gaf34f36798f811b4a41321ea2d12118d4}{A\+D\+C\+\_\+\+Clear\+Flag}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint8\+\_\+t A\+D\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the A\+D\+Cx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
I\+T\+Status \mbox{\hyperlink{group___a_d_c___private___functions_gaa1d3b910a83dbf14d4f68c8eef058612}{A\+D\+C\+\_\+\+Get\+I\+T\+Status}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint16\+\_\+t A\+D\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified A\+DC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___a_d_c___private___functions_ga601c6a67bd883eb631ecc7aa5e999b9c}{A\+D\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit}} (A\+D\+C\+\_\+\+Type\+Def $\ast$A\+D\+Cx, uint16\+\_\+t A\+D\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the A\+D\+Cx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file provides all the A\+DC firmware functions. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\doxysubsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }