--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
counter.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 406 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.592ns.
--------------------------------------------------------------------------------

Paths for end point count_int_3 (SLICE_X39Y76.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_12 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_12 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.AQ      Tcko                  0.408   delayed_int<15>
                                                       delayed_int_12
    SLICE_X41Y75.A1      net (fanout=2)        0.603   delayed_int<12>
    SLICE_X41Y75.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>1
    SLICE_X39Y76.CE      net (fanout=2)        0.934   delayed_int[23]_GND_5_o_equal_1_o<23>
    SLICE_X39Y76.CLK     Tceck                 0.340   count_int<3>
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (1.007ns logic, 1.537ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_17 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_17 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y76.BQ      Tcko                  0.408   delayed_int<19>
                                                       delayed_int_17
    SLICE_X41Y75.A3      net (fanout=2)        0.458   delayed_int<17>
    SLICE_X41Y75.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>1
    SLICE_X39Y76.CE      net (fanout=2)        0.934   delayed_int[23]_GND_5_o_equal_1_o<23>
    SLICE_X39Y76.CLK     Tceck                 0.340   count_int<3>
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.007ns logic, 1.392ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_14 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_14 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   delayed_int<15>
                                                       delayed_int_14
    SLICE_X41Y75.A2      net (fanout=2)        0.444   delayed_int<14>
    SLICE_X41Y75.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>1
    SLICE_X39Y76.CE      net (fanout=2)        0.934   delayed_int[23]_GND_5_o_equal_1_o<23>
    SLICE_X39Y76.CLK     Tceck                 0.340   count_int<3>
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.007ns logic, 1.378ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point count_int_2 (SLICE_X39Y76.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_12 (FF)
  Destination:          count_int_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.499ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_12 to count_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.AQ      Tcko                  0.408   delayed_int<15>
                                                       delayed_int_12
    SLICE_X41Y75.A1      net (fanout=2)        0.603   delayed_int<12>
    SLICE_X41Y75.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>1
    SLICE_X39Y76.CE      net (fanout=2)        0.934   delayed_int[23]_GND_5_o_equal_1_o<23>
    SLICE_X39Y76.CLK     Tceck                 0.295   count_int<3>
                                                       count_int_2
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (0.962ns logic, 1.537ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_17 (FF)
  Destination:          count_int_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_17 to count_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y76.BQ      Tcko                  0.408   delayed_int<19>
                                                       delayed_int_17
    SLICE_X41Y75.A3      net (fanout=2)        0.458   delayed_int<17>
    SLICE_X41Y75.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>1
    SLICE_X39Y76.CE      net (fanout=2)        0.934   delayed_int[23]_GND_5_o_equal_1_o<23>
    SLICE_X39Y76.CLK     Tceck                 0.295   count_int<3>
                                                       count_int_2
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.962ns logic, 1.392ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_14 (FF)
  Destination:          count_int_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_14 to count_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.408   delayed_int<15>
                                                       delayed_int_14
    SLICE_X41Y75.A2      net (fanout=2)        0.444   delayed_int<14>
    SLICE_X41Y75.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>1
    SLICE_X39Y76.CE      net (fanout=2)        0.934   delayed_int[23]_GND_5_o_equal_1_o<23>
    SLICE_X39Y76.CLK     Tceck                 0.295   count_int<3>
                                                       count_int_2
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.962ns logic, 1.378ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point count_int_3 (SLICE_X39Y76.C4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_0 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_0 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.AQ      Tcko                  0.408   delayed_int<3>
                                                       delayed_int_0
    SLICE_X41Y72.A1      net (fanout=2)        0.603   delayed_int<0>
    SLICE_X41Y72.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>2
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>3
    SLICE_X39Y76.C4      net (fanout=4)        0.878   delayed_int[23]_GND_5_o_equal_1_o<23>2
    SLICE_X39Y76.CLK     Tas                   0.322   count_int<3>
                                                       count_int_3_dpot
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (0.989ns logic, 1.481ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_5 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.241 - 0.248)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_5 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y73.BQ      Tcko                  0.408   delayed_int<7>
                                                       delayed_int_5
    SLICE_X41Y72.A3      net (fanout=2)        0.458   delayed_int<5>
    SLICE_X41Y72.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>2
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>3
    SLICE_X39Y76.C4      net (fanout=4)        0.878   delayed_int[23]_GND_5_o_equal_1_o<23>2
    SLICE_X39Y76.CLK     Tas                   0.322   count_int<3>
                                                       count_int_3_dpot
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.989ns logic, 1.336ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delayed_int_2 (FF)
  Destination:          count_int_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.241 - 0.246)
  Source Clock:         CLOCK_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delayed_int_2 to count_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y72.CQ      Tcko                  0.408   delayed_int<3>
                                                       delayed_int_2
    SLICE_X41Y72.A2      net (fanout=2)        0.444   delayed_int<2>
    SLICE_X41Y72.A       Tilo                  0.259   delayed_int[23]_GND_5_o_equal_1_o<23>2
                                                       delayed_int[23]_GND_5_o_equal_1_o<23>3
    SLICE_X39Y76.C4      net (fanout=4)        0.878   delayed_int[23]_GND_5_o_equal_1_o<23>2
    SLICE_X39Y76.CLK     Tas                   0.322   count_int<3>
                                                       count_int_3_dpot
                                                       count_int_3
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.989ns logic, 1.322ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point delayed_int_23 (SLICE_X40Y77.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delayed_int_23 (FF)
  Destination:          delayed_int_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 40.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delayed_int_23 to delayed_int_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.DQ      Tcko                  0.200   delayed_int<23>
                                                       delayed_int_23
    SLICE_X40Y77.D6      net (fanout=2)        0.022   delayed_int<23>
    SLICE_X40Y77.CLK     Tah         (-Th)    -0.237   delayed_int<23>
                                                       delayed_int<23>_rt
                                                       Mcount_delayed_int_xor<23>
                                                       delayed_int_23
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point count_int_1 (SLICE_X41Y76.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_1 (FF)
  Destination:          count_int_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 40.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_int_1 to count_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.198   count_int<1>
                                                       count_int_1
    SLICE_X41Y76.C5      net (fanout=4)        0.062   count_int<1>
    SLICE_X41Y76.CLK     Tah         (-Th)    -0.215   count_int<1>
                                                       count_int_1_dpot
                                                       count_int_1
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.413ns logic, 0.062ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point delayed_int_5 (SLICE_X40Y73.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delayed_int_5 (FF)
  Destination:          delayed_int_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_BUFGP rising at 40.000ns
  Destination Clock:    CLOCK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delayed_int_5 to delayed_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y73.BQ      Tcko                  0.200   delayed_int<7>
                                                       delayed_int_5
    SLICE_X40Y73.B5      net (fanout=2)        0.075   delayed_int<5>
    SLICE_X40Y73.CLK     Tah         (-Th)    -0.234   delayed_int<7>
                                                       delayed_int<5>_rt
                                                       Mcount_delayed_int_cy<7>
                                                       delayed_int_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_BUFGP/BUFG/I0
  Logical resource: CLOCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLOCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: delayed_int<3>/CLK
  Logical resource: delayed_int_0/CK
  Location pin: SLICE_X40Y72.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: delayed_int<3>/CLK
  Logical resource: delayed_int_1/CK
  Location pin: SLICE_X40Y72.CLK
  Clock network: CLOCK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    2.592|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 406 paths, 0 nets, and 88 connections

Design statistics:
   Minimum period:   2.592ns{1}   (Maximum frequency: 385.802MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 17 17:48:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 448 MB



