Starting Command: create_logic_delay_tests 

INFO (TDA-005): Command Line Invocation: 
            create_logic_delay_tests -append yes -testmode FULLSCAN -experiment riscv_core_atpg -workdir /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 19.12-s004_1, built Dec 04 2019 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_create_logic_delay_tests_FULLSCAN_riscv_core_atpg_120721121803-407681000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Tuesday Dec 07 12:18:03 2021  EST
            Host machine is vlsi410.vlsi.polymtl.ca, x86_64 running Linux 3.10.0-1160.45.1.el7.x86_64.
            This job is process number 14233.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn
            -TESTMODE FULLSCAN
            -EXPERIMENT riscv_core_atpg

            -LOGFILE /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/testresults/logs/log_create_logic_delay_tests_FULLSCAN_riscv_core_atpg_120721121803-407681000
            -append yes
[end TDA_009]


******************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
******************************************************************************************
******************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults    #Tested  #Possibly    #Redund  #Untested  %TCov %ATCov
Total Static               54128      54128          0          0          0 100.00 100.00
Total Dynamic              48624       8722          0          0      39902  17.94  17.94

                            Global Statistics

                         #Faults    #Tested  #Possibly    #Redund  #Untested  %TCov %ATCov
Total Static               54128      54128          0          0          0 100.00 100.00
Total Dynamic              54128       8722          0          0      45406  16.11  16.11
******************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Dynamic Logic Test generation                                          [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):     16      16      17280    53.48%   48.04%        22622           00:07.39    [end TDA_220] 
INFO (TDA-220):     32      32       6425    66.69%   59.91%        16197           00:09.14    [end TDA_220] 
INFO (TDA-220):     48      48       4807    76.58%   68.79%        11390           00:10.36    [end TDA_220] 
INFO (TDA-220):     64      64       3152    83.06%   74.61%         8238           00:11.32    [end TDA_220] 
INFO (TDA-220):     80      80       2228    87.64%   78.73%         6010           00:12.04    [end TDA_220] 
INFO (TDA-220):     96      96       1882    91.51%   82.21%         4128           00:12.66    [end TDA_220] 
INFO (TDA-220):    112     112       1398    94.39%   84.79%         2730           00:13.17    [end TDA_220] 
INFO (TDA-220):    128     128        860    96.15%   86.38%         1870           00:13.56    [end TDA_220] 
INFO (TDA-220):    144     144        494    97.17%   87.29%         1376           00:13.91    [end TDA_220] 
INFO (TDA-220):    160     160        292    97.77%   87.83%         1084           00:14.23    [end TDA_220] 
INFO (TDA-220):    176     176        214    98.21%   88.22%          870           00:14.49    [end TDA_220] 
INFO (TDA-220):    192     192        149    98.52%   88.50%          721           00:14.71    [end TDA_220] 
INFO (TDA-220):    208     208         55    98.63%   88.60%          666           00:14.88    [end TDA_220] 
INFO (TDA-220):    224     224         48    98.73%   88.69%          618           00:15.05    [end TDA_220] 
INFO (TDA-220):    232     232         15    98.76%   88.72%          603           00:15.13    [end TDA_220] 
INFO (TTC-110): Ending Dynamic Logic Test generation - processing limit reached                [end TTC_110] 
*************************************************************************************************************

******************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults    #Tested  #Possibly    #Redund  #Untested  %TCov %ATCov
Total Static               54128      54128          0          0          0 100.00 100.00
Total Dynamic              48624      48021          0          0        603  98.76  98.76

                            Global Statistics

                         #Faults    #Tested  #Possibly    #Redund  #Untested  %TCov %ATCov
Total Static               54128      54128          0          0          0 100.00 100.00
Total Dynamic              54128      48021          0          0       6107  88.72  88.72
******************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Scan                                           1
 Logic                                          362
----------------------------------------------------------
 Total                                          363

(I) File(s) generated (bytes and name):

         425984 /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/tbdata/faultStatus.FULLSCAN.riscv_core_atpg
        1506628 /users/Cours/ele8304/12/Labs/lab2/implementation/atpg/syn/tbdata/TBDbin.FULLSCAN.riscv_core_atpg

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           24,021,296  bytes

                      CPU Time =    0:00:13.53
                  Elapsed Time =    0:00:15.25                    [end TDA_001]

     Date Ended:  Tuesday Dec 07 12:18:19 2021  EST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     17 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -   
      2 INFO (TTC-110): Starting Dynamic Logic Test generation                                           

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
