Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Feb 28 13:02:30 2021
| Host         : Tony-Maloney running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Template_control_sets_placed.rpt
| Design       : Template
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   274 |
|    Minimum number of control sets                        |   174 |
|    Addition due to synthesis replication                 |   100 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   764 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   274 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |    88 |
| >= 6 to < 8        |    45 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     6 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2527 |          756 |
| No           | No                    | Yes                    |              56 |           22 |
| No           | Yes                   | No                     |             741 |          317 |
| Yes          | No                    | No                     |             341 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             979 |          326 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                               Enable Signal                                                                                                              |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                               |                1 |              1 |         1.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__12_1                                                             |                2 |              2 |         1.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              2 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |         1.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                               | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              3 |         1.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                               |                3 |              3 |         1.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                               |                2 |              3 |         1.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                               |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                               |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              3 |         1.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              3 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |         1.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                    | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                             | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              4 |         1.33 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                               | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                  | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              4 |         2.00 |
|  clk/inst/clk_out1                               | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                           | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                               |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                               |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                               |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                   | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/SR[0]                                           |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___90_n_0                                                                                                             |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          |                                                                                                                                                                               |                2 |              4 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                  | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              5 |         1.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                4 |              5 |         1.25 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                            |                                                                                                                                                                               |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_7[0]                                                                                                            |                                                                                                                                                                               |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                            |                                                                                                                                                                               |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_6[0]                                                                                                            |                                                                                                                                                                               |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                            |                                                                                                                                                                               |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_2[0]                                                                                                            |                                                                                                                                                                               |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_8[0]                                                                                                            |                                                                                                                                                                               |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                            |                                                                                                                                                                               |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              5 |         1.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              5 |         1.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                3 |              5 |         1.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_1                                                  |                4 |              5 |         1.25 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___72_n_0                                                                                                             |                4 |              5 |         1.25 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                       | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              5 |         1.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___12_n_0                                                                                                             |                2 |              5 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___62_n_0                                                                                                             |                3 |              5 |         1.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                   | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___54_n_0                                                                                                             |                3 |              5 |         1.67 |
|  clk/inst/clk_out1                               |                                                                                                                                                                                                                                          |                                                                                                                                                                               |                3 |              5 |         1.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_35                                                                           |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                               | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_2_n_0                                                                         | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_1_n_0              |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                         | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                    | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                               |                5 |              6 |         1.20 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                  | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                         | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |         1.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                    | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                            | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___13_n_0                                                                                                             |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              6 |         6.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                6 |              7 |         1.17 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                           | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |              8 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                8 |              8 |         1.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                5 |              8 |         1.60 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__9_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__8_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                7 |              8 |         1.14 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                        |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |         4.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                    | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              9 |         2.25 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                               |                3 |              9 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_4[0]                                                                                           |                                                                                                                                                                               |                3 |              9 |         3.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |             10 |         2.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0     | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             10 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                5 |             11 |         2.20 |
|  clk/inst/clk_out1                               | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                               | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |         3.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                               |               12 |             12 |         1.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                            | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  clk/inst/clk_out1                               | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                   | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                6 |             12 |         2.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                6 |             13 |         2.17 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                7 |             13 |         1.86 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |             13 |         6.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |             13 |         3.25 |
|  clk/inst/clk_out1                               |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |         3.25 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                8 |             14 |         1.75 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                3 |             15 |         5.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               10 |             15 |         1.50 |
|  clk/inst/clk_out1                               |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |         7.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_3                                                          |                8 |             15 |         1.88 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_4[0]                                                                         |                4 |             15 |         3.75 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |         5.33 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                            |                                                                                                                                                                               |                2 |             16 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                7 |             16 |         2.29 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |             17 |         5.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                       |                                                                                                                                                                               |                4 |             18 |         4.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                   | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               14 |             21 |         1.50 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               10 |             24 |         2.40 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                    | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                7 |             24 |         3.43 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                9 |             24 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               13 |             25 |         1.92 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               14 |             25 |         1.79 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |                4 |             32 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               16 |             37 |         2.31 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               19 |             42 |         2.21 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               14 |             43 |         3.07 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |               13 |             43 |         3.31 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |               12 |             43 |         3.58 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |               14 |             43 |         3.07 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               23 |             44 |         1.91 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          | u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               18 |             48 |         2.67 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                               |               15 |             64 |         4.27 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                     |                                                                                                                                                                               |               14 |             64 |         4.57 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     |                                                                                                                                                                               |               12 |             64 |         5.33 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               11 |             88 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               11 |             88 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               11 |             88 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               11 |             88 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               12 |             96 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               13 |            104 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                               |               13 |            104 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK | u_RamBuf/u_RamBuf_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                               |               86 |            688 |         8.00 |
|  u_RamBuf/u_RamBuf_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                          |                                                                                                                                                                               |              753 |           2547 |         3.38 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


