INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/Mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/controlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys
