

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'
================================================================
* Date:           Fri Mar 10 17:22:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.724 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      258|      258|  12.900 us|  12.900 us|  258|  258|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln181_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln181_3"   --->   Operation 6 'read' 'zext_ln181_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i29.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [dilithium2/poly.c:87]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.34ns)   --->   "%icmp_ln87 = icmp_eq  i9 %i_1, i9 256" [dilithium2/poly.c:87]   --->   Operation 11 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln87 = add i9 %i_1, i9 1" [dilithium2/poly.c:87]   --->   Operation 13 'add' 'add_ln87' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc.i29.i.i.split, void %pqcrystals_dilithium2_ref_poly_add.exit.i.i.exitStub" [dilithium2/poly.c:87]   --->   Operation 14 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_28_cast = zext i9 %i_1" [dilithium2/poly.c:87]   --->   Operation 15 'zext' 'i_28_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_1" [dilithium2/poly.c:88]   --->   Operation 16 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.74ns)   --->   "%add_ln88_1 = add i10 %zext_ln181_3_read, i10 %zext_ln88" [dilithium2/poly.c:88]   --->   Operation 17 'add' 'add_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i10 %add_ln88_1" [dilithium2/poly.c:88]   --->   Operation 18 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln88_1" [dilithium2/poly.c:88]   --->   Operation 19 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:88]   --->   Operation 20 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_coeffs_addr = getelementptr i24 %t_coeffs, i64 0, i64 %i_28_cast" [dilithium2/poly.c:88]   --->   Operation 21 'getelementptr' 't_coeffs_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.77ns)   --->   "%t_coeffs_load = load i8 %t_coeffs_addr" [dilithium2/poly.c:88]   --->   Operation 22 'load' 't_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%store_ln87 = store i9 %add_ln87, i9 %i" [dilithium2/poly.c:87]   --->   Operation 23 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.32>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.72>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [dilithium2/poly.c:84]   --->   Operation 24 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:88]   --->   Operation 25 'load' 'w1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 26 [1/2] (2.77ns)   --->   "%t_coeffs_load = load i8 %t_coeffs_addr" [dilithium2/poly.c:88]   --->   Operation 26 'load' 't_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i24 %t_coeffs_load" [dilithium2/poly.c:88]   --->   Operation 27 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.18ns)   --->   "%add_ln88 = add i32 %sext_ln88, i32 %w1_vec_coeffs_load" [dilithium2/poly.c:88]   --->   Operation 28 'add' 'add_ln88' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.77ns)   --->   "%store_ln88 = store i32 %add_ln88, i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:88]   --->   Operation 29 'store' 'store_ln88' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc.i29.i.i" [dilithium2/poly.c:87]   --->   Operation 30 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln181_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ t_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
zext_ln181_3_read  (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_1                (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln87          (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln87           (add              ) [ 000]
br_ln87            (br               ) [ 000]
i_28_cast          (zext             ) [ 000]
zext_ln88          (zext             ) [ 000]
add_ln88_1         (add              ) [ 000]
zext_ln88_1        (zext             ) [ 000]
w1_vec_coeffs_addr (getelementptr    ) [ 011]
t_coeffs_addr      (getelementptr    ) [ 011]
store_ln87         (store            ) [ 000]
specloopname_ln84  (specloopname     ) [ 000]
w1_vec_coeffs_load (load             ) [ 000]
t_coeffs_load      (load             ) [ 000]
sext_ln88          (sext             ) [ 000]
add_ln88           (add              ) [ 000]
store_ln88         (store            ) [ 000]
br_ln87            (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln181_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln181_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w1_vec_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_vec_coeffs"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="zext_ln181_3_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="10" slack="0"/>
<pin id="40" dir="0" index="1" bw="10" slack="0"/>
<pin id="41" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln181_3_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="w1_vec_coeffs_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="10" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_vec_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="10" slack="1"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="56" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="57" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="59" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="w1_vec_coeffs_load/1 store_ln88/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="t_coeffs_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="24" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="9" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_coeffs_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_1_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln87_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln87_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_28_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_28_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln88_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln88_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="9" slack="0"/>
<pin id="106" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln88_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln87_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln88_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="24" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln88_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="24" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="140" class="1005" name="w1_vec_coeffs_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="1"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w1_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="146" class="1005" name="t_coeffs_addr_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_coeffs_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="60"><net_src comp="44" pin="3"/><net_sink comp="51" pin=2"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="79" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="102"><net_src comp="79" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="38" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="118"><net_src comp="88" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="68" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="51" pin="7"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="133"><net_src comp="34" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="143"><net_src comp="44" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="149"><net_src comp="61" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w1_vec_coeffs | {2 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 : zext_ln181_3 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 : w1_vec_coeffs | {1 2 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1 : t_coeffs | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln87 : 2
		add_ln87 : 2
		br_ln87 : 3
		i_28_cast : 2
		zext_ln88 : 2
		add_ln88_1 : 3
		zext_ln88_1 : 4
		w1_vec_coeffs_addr : 5
		w1_vec_coeffs_load : 6
		t_coeffs_addr : 3
		t_coeffs_load : 4
		store_ln87 : 3
	State 2
		sext_ln88 : 1
		add_ln88 : 2
		store_ln88 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln87_fu_88        |    0    |    16   |
|    add   |       add_ln88_1_fu_103      |    0    |    17   |
|          |        add_ln88_fu_123       |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln87_fu_82       |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   | zext_ln181_3_read_read_fu_38 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        i_28_cast_fu_94       |    0    |    0    |
|   zext   |        zext_ln88_fu_99       |    0    |    0    |
|          |      zext_ln88_1_fu_109      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln88_fu_119       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    83   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_130        |    9   |
|   t_coeffs_addr_reg_146  |    8   |
|w1_vec_coeffs_addr_reg_140|   10   |
+--------------------------+--------+
|           Total          |   27   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  2.648  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   27   |   101  |
+-----------+--------+--------+--------+
