-- VHDL for IBM SMS ALD page 13.64.09.1
-- Title: 7-8 BIT EVEN-DD PARITY UNIT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/5/2020 11:05:25 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_64_09_1_7_8_BIT_EVEN_DD_PARITY_UNIT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_B:	 in STD_LOGIC;
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF:	 in STD_LOGIC;
		PS_F_CH_SELECT_ODD_PARITY_STAR_1414:	 in STD_LOGIC;
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_U:	 in STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF:	 in STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414:	 in STD_LOGIC;
		PS_F_CH_SELECT_ODD_PARITY_UNIT:	 out STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT:	 out STD_LOGIC);
end ALD_13_64_09_1_7_8_BIT_EVEN_DD_PARITY_UNIT;

architecture behavioral of ALD_13_64_09_1_7_8_BIT_EVEN_DD_PARITY_UNIT is 

	signal OUT_3D_P: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;

begin

	OUT_3D_P <= NOT(MS_F_CH_SELECT_UNIT_F AND MS_F_CH_SELECT_UNIT_B );
	OUT_3F_C <= NOT(MS_F_CH_SELECT_UNIT_B AND MS_F_CH_SELECT_UNIT_U );
	OUT_DOT_3D <= OUT_3D_P OR PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF OR PS_F_CH_SELECT_ODD_PARITY_STAR_1414 OR PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9;
	OUT_DOT_3F <= OUT_3F_C OR PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF OR PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414;

	PS_F_CH_SELECT_ODD_PARITY_UNIT <= OUT_DOT_3D;
	PS_F_CH_SELECT_7_BIT_UNIT <= OUT_DOT_3F;


end;
