<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/top.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/limit_check.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/heart_beat.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/reset_generator.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_control.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/filter.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/i2c_slave_top.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/i2cslave_controller_top.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/i2cslave_controller.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_check.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_current_check.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_pulse_rate_check.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/logic_check.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/clock_generator.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/top_tb.v'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/top_tb.v(2,10-2,24) (VERI-1328) analyzing included file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/tb_defines.v'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/top_tb.v(2,10-2,24) (VERI-2320) back to file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/top_tb.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/tb_defines.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/i2c_master.v'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/i2c_master.v(51,10-51,24) (VERI-1328) analyzing included file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/tb_defines.v'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/i2c_master.v(51,10-51,24) (VERI-2320) back to file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/i2c_master.v'
(VERI-1482) Analyzing Verilog file 'C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/TestBench/i2c_slave_tb.v'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/top.v(3,8-3,11) (VERI-1018) compiling module 'top'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/top.v(3,1-211,10) (VERI-9000) elaborating module 'top'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/reset_generator.v(21,1-82,10) (VERI-9000) elaborating module 'reset_generator_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/clock_generator.v(21,1-37,10) (VERI-9000) elaborating module 'clock_generator_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/heart_beat.v(21,1-53,10) (VERI-9000) elaborating module 'heart_beat_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/i2c_slave_top.v(20,1-99,10) (VERI-9000) elaborating module 'i2c_slave_top_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/limit_check.v(2,1-84,10) (VERI-9000) elaborating module 'limit_check_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_control.v(21,1-149,10) (VERI-9000) elaborating module 'adc_control_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/i2cslave_controller_top.v(53,1-188,10) (VERI-9000) elaborating module 'i2cslave_controller_top_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/registers.v(3,1-294,10) (VERI-9000) elaborating module 'registers_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/logic_check.v(21,1-165,10) (VERI-9000) elaborating module 'logic_check_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_check.v(2,1-64,10) (VERI-9000) elaborating module 'adc_check_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/filter.v(39,1-76,10) (VERI-9000) elaborating module 'filter_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/filter.v(39,1-76,10) (VERI-9000) elaborating module 'filter_uniq_2'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/i2cslave_controller.v(54,1-1122,10) (VERI-9000) elaborating module 'i2cslave_controller_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_current_check.v(21,1-84,10) (VERI-9000) elaborating module 'adc_current_check_uniq_1'
INFO - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/adc_pulse_rate_check.v(21,1-132,10) (VERI-9000) elaborating module 'adc_pulse_rate_check_uniq_1'
WARNING - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/top.v(146,24-146,38) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port 'monitor_status'
WARNING - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/top.v(172,42-172,50) (VERI-1330) actual bit length 1 differs from formal bit length 16 for port 'adc_data'
WARNING - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/top.v(179,42-179,61) (VERI-1330) actual bit length 1 differs from formal bit length 16 for port 'adc_pulse_current_limit'
WARNING - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/top.v(207,30-207,44) (VERI-1330) actual bit length 1 differs from formal bit length 16 for port 'adc_data_value'
WARNING - C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/src/i2cslave_controller_top.v(120,1-143,3) (VERI-1927) port 'o_intr' remains unconnected for this instance
Done: design load finished with (0) errors, and (5) warnings

</PRE></BODY></HTML>