strict digraph "" {
	node [label="\N"];
	"112:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fcfb0891cd0>",
		def_var="['SerialEn']",
		fillcolor=deepskyblue,
		label="112:AS
SerialEn = WriteOp & InProgress & ((BitCounter > 31) | (BitCounter == 0) & NoPre) | ~WriteOp & InProgress & ((BitCounter > \
31) & (BitCounter < 46) | (BitCounter == 0) & NoPre);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'NoPre', 'WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'BitCounter', '\
NoPre']"];
}
