<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cirrus_vga.c source code [codebrowser/hw/display/cirrus_vga.c] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="CirrusVGAState,ISACirrusVGAState,PCICirrusVGAState "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/display/cirrus_vga.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>display</a>/<a href='cirrus_vga.c.html'>cirrus_vga.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * QEMU Cirrus CLGD 54xx VGA Emulator.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004 Fabrice Bellard</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2004 Makoto Suzuki (suzu)</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a copy</i></td></tr>
<tr><th id="8">8</th><td><i> * of this software and associated documentation files (the "Software"), to deal</i></td></tr>
<tr><th id="9">9</th><td><i> * in the Software without restriction, including without limitation the rights</i></td></tr>
<tr><th id="10">10</th><td><i> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</i></td></tr>
<tr><th id="11">11</th><td><i> * copies of the Software, and to permit persons to whom the Software is</i></td></tr>
<tr><th id="12">12</th><td><i> * furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="15">15</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="19">19</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL</i></td></tr>
<tr><th id="20">20</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="21">21</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</i></td></tr>
<tr><th id="22">22</th><td><i> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN</i></td></tr>
<tr><th id="23">23</th><td><i> * THE SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><i>/*</i></td></tr>
<tr><th id="26">26</th><td><i> * Reference: Finn Thogersons' VGADOC4b</i></td></tr>
<tr><th id="27">27</th><td><i> *   available at <a href="http://home.worldonline.dk/~finth/">http://home.worldonline.dk/~finth/</a></i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/qapi/error.h.html">"qapi/error.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="trace.h.html">"trace.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/hw/hw.h.html">"hw/hw.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/hw/pci/pci.h.html">"hw/pci/pci.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/ui/console.h.html">"ui/console.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/ui/pixel_ops.h.html">"ui/pixel_ops.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="vga_int.h.html">"vga_int.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/hw/loader.h.html">"hw/loader.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/*</i></td></tr>
<tr><th id="40">40</th><td><i> * TODO:</i></td></tr>
<tr><th id="41">41</th><td><i> *    - destination write mask support not complete (bits 5..7)</i></td></tr>
<tr><th id="42">42</th><td><i> *    - optimize linear mappings</i></td></tr>
<tr><th id="43">43</th><td><i> *    - optimize bitblt functions</i></td></tr>
<tr><th id="44">44</th><td><i> */</i></td></tr>
<tr><th id="45">45</th><td><i></i></td></tr>
<tr><th id="46">46</th><td><i>//#define DEBUG_CIRRUS</i></td></tr>
<tr><th id="47">47</th><td><i>//#define DEBUG_BITBLT</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/***************************************</i></td></tr>
<tr><th id="50">50</th><td><i> *</i></td></tr>
<tr><th id="51">51</th><td><i> *  definitions</i></td></tr>
<tr><th id="52">52</th><td><i> *</i></td></tr>
<tr><th id="53">53</th><td><i> ***************************************/</i></td></tr>
<tr><th id="54">54</th><td><i></i></td></tr>
<tr><th id="55">55</th><td><i>// ID</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5422" data-ref="_M/CIRRUS_ID_CLGD5422">CIRRUS_ID_CLGD5422</dfn>  (0x23&lt;&lt;2)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5426" data-ref="_M/CIRRUS_ID_CLGD5426">CIRRUS_ID_CLGD5426</dfn>  (0x24&lt;&lt;2)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5424" data-ref="_M/CIRRUS_ID_CLGD5424">CIRRUS_ID_CLGD5424</dfn>  (0x25&lt;&lt;2)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5428" data-ref="_M/CIRRUS_ID_CLGD5428">CIRRUS_ID_CLGD5428</dfn>  (0x26&lt;&lt;2)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5430" data-ref="_M/CIRRUS_ID_CLGD5430">CIRRUS_ID_CLGD5430</dfn>  (0x28&lt;&lt;2)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5434" data-ref="_M/CIRRUS_ID_CLGD5434">CIRRUS_ID_CLGD5434</dfn>  (0x2A&lt;&lt;2)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5436" data-ref="_M/CIRRUS_ID_CLGD5436">CIRRUS_ID_CLGD5436</dfn>  (0x2B&lt;&lt;2)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ID_CLGD5446" data-ref="_M/CIRRUS_ID_CLGD5446">CIRRUS_ID_CLGD5446</dfn>  (0x2E&lt;&lt;2)</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>// sequencer 0x07</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_VGA" data-ref="_M/CIRRUS_SR7_BPP_VGA">CIRRUS_SR7_BPP_VGA</dfn>            0x00</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_SVGA" data-ref="_M/CIRRUS_SR7_BPP_SVGA">CIRRUS_SR7_BPP_SVGA</dfn>           0x01</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_MASK" data-ref="_M/CIRRUS_SR7_BPP_MASK">CIRRUS_SR7_BPP_MASK</dfn>           0x0e</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_8" data-ref="_M/CIRRUS_SR7_BPP_8">CIRRUS_SR7_BPP_8</dfn>              0x00</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_16_DOUBLEVCLK" data-ref="_M/CIRRUS_SR7_BPP_16_DOUBLEVCLK">CIRRUS_SR7_BPP_16_DOUBLEVCLK</dfn>  0x02</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_24" data-ref="_M/CIRRUS_SR7_BPP_24">CIRRUS_SR7_BPP_24</dfn>             0x04</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_16" data-ref="_M/CIRRUS_SR7_BPP_16">CIRRUS_SR7_BPP_16</dfn>             0x06</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_BPP_32" data-ref="_M/CIRRUS_SR7_BPP_32">CIRRUS_SR7_BPP_32</dfn>             0x08</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_SR7_ISAADDR_MASK" data-ref="_M/CIRRUS_SR7_ISAADDR_MASK">CIRRUS_SR7_ISAADDR_MASK</dfn>       0xe0</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>// sequencer 0x0f</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MEMSIZE_512k" data-ref="_M/CIRRUS_MEMSIZE_512k">CIRRUS_MEMSIZE_512k</dfn>        0x08</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MEMSIZE_1M" data-ref="_M/CIRRUS_MEMSIZE_1M">CIRRUS_MEMSIZE_1M</dfn>          0x10</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MEMSIZE_2M" data-ref="_M/CIRRUS_MEMSIZE_2M">CIRRUS_MEMSIZE_2M</dfn>          0x18</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MEMFLAGS_BANKSWITCH" data-ref="_M/CIRRUS_MEMFLAGS_BANKSWITCH">CIRRUS_MEMFLAGS_BANKSWITCH</dfn> 0x80	// bank switching is enabled.</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>// sequencer 0x12</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_CURSOR_SHOW" data-ref="_M/CIRRUS_CURSOR_SHOW">CIRRUS_CURSOR_SHOW</dfn>         0x01</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_CURSOR_HIDDENPEL" data-ref="_M/CIRRUS_CURSOR_HIDDENPEL">CIRRUS_CURSOR_HIDDENPEL</dfn>    0x02</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_CURSOR_LARGE" data-ref="_M/CIRRUS_CURSOR_LARGE">CIRRUS_CURSOR_LARGE</dfn>        0x04	// 64x64 if set, 32x32 if clear</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>// sequencer 0x17</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BUSTYPE_VLBFAST" data-ref="_M/CIRRUS_BUSTYPE_VLBFAST">CIRRUS_BUSTYPE_VLBFAST</dfn>   0x10</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BUSTYPE_PCI" data-ref="_M/CIRRUS_BUSTYPE_PCI">CIRRUS_BUSTYPE_PCI</dfn>       0x20</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BUSTYPE_VLBSLOW" data-ref="_M/CIRRUS_BUSTYPE_VLBSLOW">CIRRUS_BUSTYPE_VLBSLOW</dfn>   0x30</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BUSTYPE_ISA" data-ref="_M/CIRRUS_BUSTYPE_ISA">CIRRUS_BUSTYPE_ISA</dfn>       0x38</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_ENABLE" data-ref="_M/CIRRUS_MMIO_ENABLE">CIRRUS_MMIO_ENABLE</dfn>       0x04</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_USE_PCIADDR" data-ref="_M/CIRRUS_MMIO_USE_PCIADDR">CIRRUS_MMIO_USE_PCIADDR</dfn>  0x40	// 0xb8000 if cleared.</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MEMSIZEEXT_DOUBLE" data-ref="_M/CIRRUS_MEMSIZEEXT_DOUBLE">CIRRUS_MEMSIZEEXT_DOUBLE</dfn> 0x80</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>// control 0x0b</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BANKING_DUAL" data-ref="_M/CIRRUS_BANKING_DUAL">CIRRUS_BANKING_DUAL</dfn>             0x01</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BANKING_GRANULARITY_16K" data-ref="_M/CIRRUS_BANKING_GRANULARITY_16K">CIRRUS_BANKING_GRANULARITY_16K</dfn>  0x20	// set:16k, clear:4k</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>// control 0x30</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_BACKWARDS" data-ref="_M/CIRRUS_BLTMODE_BACKWARDS">CIRRUS_BLTMODE_BACKWARDS</dfn>        0x01</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_MEMSYSDEST" data-ref="_M/CIRRUS_BLTMODE_MEMSYSDEST">CIRRUS_BLTMODE_MEMSYSDEST</dfn>       0x02</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_MEMSYSSRC" data-ref="_M/CIRRUS_BLTMODE_MEMSYSSRC">CIRRUS_BLTMODE_MEMSYSSRC</dfn>        0x04</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_TRANSPARENTCOMP" data-ref="_M/CIRRUS_BLTMODE_TRANSPARENTCOMP">CIRRUS_BLTMODE_TRANSPARENTCOMP</dfn>  0x08</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_PATTERNCOPY" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</dfn>      0x40</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_COLOREXPAND" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</dfn>      0x80</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_PIXELWIDTHMASK" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTHMASK">CIRRUS_BLTMODE_PIXELWIDTHMASK</dfn>   0x30</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_PIXELWIDTH8" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH8">CIRRUS_BLTMODE_PIXELWIDTH8</dfn>      0x00</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_PIXELWIDTH16" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH16">CIRRUS_BLTMODE_PIXELWIDTH16</dfn>     0x10</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_PIXELWIDTH24" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH24">CIRRUS_BLTMODE_PIXELWIDTH24</dfn>     0x20</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODE_PIXELWIDTH32" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH32">CIRRUS_BLTMODE_PIXELWIDTH32</dfn>     0x30</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>// control 0x31</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLT_BUSY" data-ref="_M/CIRRUS_BLT_BUSY">CIRRUS_BLT_BUSY</dfn>                 0x01</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLT_START" data-ref="_M/CIRRUS_BLT_START">CIRRUS_BLT_START</dfn>                0x02</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLT_RESET" data-ref="_M/CIRRUS_BLT_RESET">CIRRUS_BLT_RESET</dfn>                0x04</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLT_FIFOUSED" data-ref="_M/CIRRUS_BLT_FIFOUSED">CIRRUS_BLT_FIFOUSED</dfn>             0x10</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLT_AUTOSTART" data-ref="_M/CIRRUS_BLT_AUTOSTART">CIRRUS_BLT_AUTOSTART</dfn>            0x80</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>// control 0x32</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_0" data-ref="_M/CIRRUS_ROP_0">CIRRUS_ROP_0</dfn>                    0x00</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC_AND_DST" data-ref="_M/CIRRUS_ROP_SRC_AND_DST">CIRRUS_ROP_SRC_AND_DST</dfn>          0x05</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOP" data-ref="_M/CIRRUS_ROP_NOP">CIRRUS_ROP_NOP</dfn>                  0x06</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC_AND_NOTDST" data-ref="_M/CIRRUS_ROP_SRC_AND_NOTDST">CIRRUS_ROP_SRC_AND_NOTDST</dfn>       0x09</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOTDST" data-ref="_M/CIRRUS_ROP_NOTDST">CIRRUS_ROP_NOTDST</dfn>               0x0b</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC" data-ref="_M/CIRRUS_ROP_SRC">CIRRUS_ROP_SRC</dfn>                  0x0d</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_1" data-ref="_M/CIRRUS_ROP_1">CIRRUS_ROP_1</dfn>                    0x0e</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOTSRC_AND_DST" data-ref="_M/CIRRUS_ROP_NOTSRC_AND_DST">CIRRUS_ROP_NOTSRC_AND_DST</dfn>       0x50</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC_XOR_DST" data-ref="_M/CIRRUS_ROP_SRC_XOR_DST">CIRRUS_ROP_SRC_XOR_DST</dfn>          0x59</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC_OR_DST" data-ref="_M/CIRRUS_ROP_SRC_OR_DST">CIRRUS_ROP_SRC_OR_DST</dfn>           0x6d</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOTSRC_OR_NOTDST" data-ref="_M/CIRRUS_ROP_NOTSRC_OR_NOTDST">CIRRUS_ROP_NOTSRC_OR_NOTDST</dfn>     0x90</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC_NOTXOR_DST" data-ref="_M/CIRRUS_ROP_SRC_NOTXOR_DST">CIRRUS_ROP_SRC_NOTXOR_DST</dfn>       0x95</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC_OR_NOTDST" data-ref="_M/CIRRUS_ROP_SRC_OR_NOTDST">CIRRUS_ROP_SRC_OR_NOTDST</dfn>        0xad</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOTSRC" data-ref="_M/CIRRUS_ROP_NOTSRC">CIRRUS_ROP_NOTSRC</dfn>               0xd0</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOTSRC_OR_DST" data-ref="_M/CIRRUS_ROP_NOTSRC_OR_DST">CIRRUS_ROP_NOTSRC_OR_DST</dfn>        0xd6</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOTSRC_AND_NOTDST" data-ref="_M/CIRRUS_ROP_NOTSRC_AND_NOTDST">CIRRUS_ROP_NOTSRC_AND_NOTDST</dfn>    0xda</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_NOP_INDEX" data-ref="_M/CIRRUS_ROP_NOP_INDEX">CIRRUS_ROP_NOP_INDEX</dfn> 2</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_ROP_SRC_INDEX" data-ref="_M/CIRRUS_ROP_SRC_INDEX">CIRRUS_ROP_SRC_INDEX</dfn> 5</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>// control 0x33</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODEEXT_SOLIDFILL" data-ref="_M/CIRRUS_BLTMODEEXT_SOLIDFILL">CIRRUS_BLTMODEEXT_SOLIDFILL</dfn>        0x04</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODEEXT_COLOREXPINV" data-ref="_M/CIRRUS_BLTMODEEXT_COLOREXPINV">CIRRUS_BLTMODEEXT_COLOREXPINV</dfn>      0x02</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTMODEEXT_DWORDGRANULARITY" data-ref="_M/CIRRUS_BLTMODEEXT_DWORDGRANULARITY">CIRRUS_BLTMODEEXT_DWORDGRANULARITY</dfn> 0x01</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>// memory-mapped IO</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTBGCOLOR" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</dfn>        0x00	// dword</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTFGCOLOR" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</dfn>        0x04	// dword</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTWIDTH" data-ref="_M/CIRRUS_MMIO_BLTWIDTH">CIRRUS_MMIO_BLTWIDTH</dfn>          0x08	// word</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTHEIGHT" data-ref="_M/CIRRUS_MMIO_BLTHEIGHT">CIRRUS_MMIO_BLTHEIGHT</dfn>         0x0a	// word</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTDESTPITCH" data-ref="_M/CIRRUS_MMIO_BLTDESTPITCH">CIRRUS_MMIO_BLTDESTPITCH</dfn>      0x0c	// word</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTSRCPITCH" data-ref="_M/CIRRUS_MMIO_BLTSRCPITCH">CIRRUS_MMIO_BLTSRCPITCH</dfn>       0x0e	// word</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTDESTADDR" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</dfn>       0x10	// dword</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTSRCADDR" data-ref="_M/CIRRUS_MMIO_BLTSRCADDR">CIRRUS_MMIO_BLTSRCADDR</dfn>        0x14	// dword</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTWRITEMASK" data-ref="_M/CIRRUS_MMIO_BLTWRITEMASK">CIRRUS_MMIO_BLTWRITEMASK</dfn>      0x17	// byte</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTMODE" data-ref="_M/CIRRUS_MMIO_BLTMODE">CIRRUS_MMIO_BLTMODE</dfn>           0x18	// byte</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTROP" data-ref="_M/CIRRUS_MMIO_BLTROP">CIRRUS_MMIO_BLTROP</dfn>            0x1a	// byte</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTMODEEXT" data-ref="_M/CIRRUS_MMIO_BLTMODEEXT">CIRRUS_MMIO_BLTMODEEXT</dfn>        0x1b	// byte</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLOR" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLOR">CIRRUS_MMIO_BLTTRANSPARENTCOLOR</dfn> 0x1c	// word?</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK">CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK</dfn> 0x20	// word?</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_START_X" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_START_X">CIRRUS_MMIO_LINEARDRAW_START_X</dfn> 0x24	// word</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_START_Y" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_START_Y">CIRRUS_MMIO_LINEARDRAW_START_Y</dfn> 0x26	// word</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_END_X" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_END_X">CIRRUS_MMIO_LINEARDRAW_END_X</dfn>  0x28	// word</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_END_Y" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_END_Y">CIRRUS_MMIO_LINEARDRAW_END_Y</dfn>  0x2a	// word</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_INC" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_INC">CIRRUS_MMIO_LINEARDRAW_LINESTYLE_INC</dfn> 0x2c	// byte</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ROLLOVER" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ROLLOVER">CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ROLLOVER</dfn> 0x2d	// byte</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_MASK" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_MASK">CIRRUS_MMIO_LINEARDRAW_LINESTYLE_MASK</dfn> 0x2e	// byte</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ACCUM" data-ref="_M/CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ACCUM">CIRRUS_MMIO_LINEARDRAW_LINESTYLE_ACCUM</dfn> 0x2f	// byte</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BRESENHAM_K1" data-ref="_M/CIRRUS_MMIO_BRESENHAM_K1">CIRRUS_MMIO_BRESENHAM_K1</dfn>      0x30	// word</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BRESENHAM_K3" data-ref="_M/CIRRUS_MMIO_BRESENHAM_K3">CIRRUS_MMIO_BRESENHAM_K3</dfn>      0x32	// word</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BRESENHAM_ERROR" data-ref="_M/CIRRUS_MMIO_BRESENHAM_ERROR">CIRRUS_MMIO_BRESENHAM_ERROR</dfn>   0x34	// word</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BRESENHAM_DELTA_MAJOR" data-ref="_M/CIRRUS_MMIO_BRESENHAM_DELTA_MAJOR">CIRRUS_MMIO_BRESENHAM_DELTA_MAJOR</dfn> 0x36	// word</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BRESENHAM_DIRECTION" data-ref="_M/CIRRUS_MMIO_BRESENHAM_DIRECTION">CIRRUS_MMIO_BRESENHAM_DIRECTION</dfn> 0x38	// byte</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_LINEDRAW_MODE" data-ref="_M/CIRRUS_MMIO_LINEDRAW_MODE">CIRRUS_MMIO_LINEDRAW_MODE</dfn>     0x39	// byte</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_MMIO_BLTSTATUS" data-ref="_M/CIRRUS_MMIO_BLTSTATUS">CIRRUS_MMIO_BLTSTATUS</dfn>         0x40	// byte</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_PNPMMIO_SIZE" data-ref="_M/CIRRUS_PNPMMIO_SIZE">CIRRUS_PNPMMIO_SIZE</dfn>         0x1000</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><b>struct</b> <a class="type" href="#CirrusVGAState" title='CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>;</td></tr>
<tr><th id="180">180</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</dfn>) (<b>struct</b> <a class="type" href="#CirrusVGAState" title='CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col2 decl" id="712s" title='s' data-type='struct CirrusVGAState *' data-ref="712s">s</dfn>,</td></tr>
<tr><th id="181">181</th><td>                                     <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="713dstaddr" title='dstaddr' data-type='uint32_t' data-ref="713dstaddr">dstaddr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="714srcaddr" title='srcaddr' data-type='uint32_t' data-ref="714srcaddr">srcaddr</dfn>,</td></tr>
<tr><th id="182">182</th><td>				     <em>int</em> <dfn class="local col5 decl" id="715dstpitch" title='dstpitch' data-type='int' data-ref="715dstpitch">dstpitch</dfn>, <em>int</em> <dfn class="local col6 decl" id="716srcpitch" title='srcpitch' data-type='int' data-ref="716srcpitch">srcpitch</dfn>,</td></tr>
<tr><th id="183">183</th><td>				     <em>int</em> <dfn class="local col7 decl" id="717bltwidth" title='bltwidth' data-type='int' data-ref="717bltwidth">bltwidth</dfn>, <em>int</em> <dfn class="local col8 decl" id="718bltheight" title='bltheight' data-type='int' data-ref="718bltheight">bltheight</dfn>);</td></tr>
<tr><th id="184">184</th><td><b>typedef</b> <em>void</em> (*<dfn class="typedef" id="cirrus_fill_t" title='cirrus_fill_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, int, int, int)' data-ref="cirrus_fill_t">cirrus_fill_t</dfn>)(<b>struct</b> <a class="type" href="#CirrusVGAState" title='CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col9 decl" id="719s" title='s' data-type='struct CirrusVGAState *' data-ref="719s">s</dfn>,</td></tr>
<tr><th id="185">185</th><td>                              <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="720dstaddr" title='dstaddr' data-type='uint32_t' data-ref="720dstaddr">dstaddr</dfn>, <em>int</em> <dfn class="local col1 decl" id="721dst_pitch" title='dst_pitch' data-type='int' data-ref="721dst_pitch">dst_pitch</dfn>,</td></tr>
<tr><th id="186">186</th><td>                              <em>int</em> <dfn class="local col2 decl" id="722width" title='width' data-type='int' data-ref="722width">width</dfn>, <em>int</em> <dfn class="local col3 decl" id="723height" title='height' data-type='int' data-ref="723height">height</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="CirrusVGAState" title='CirrusVGAState' data-ref="CirrusVGAState"><a class="type" href="#CirrusVGAState" title='CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a></dfn> {</td></tr>
<tr><th id="189">189</th><td>    <a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> <dfn class="tu decl" id="CirrusVGAState::vga" title='CirrusVGAState::vga' data-type='VGACommonState' data-ref="CirrusVGAState::vga">vga</dfn>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_vga_io" title='CirrusVGAState::cirrus_vga_io' data-type='MemoryRegion' data-ref="CirrusVGAState::cirrus_vga_io">cirrus_vga_io</dfn>;</td></tr>
<tr><th id="192">192</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_linear_io" title='CirrusVGAState::cirrus_linear_io' data-type='MemoryRegion' data-ref="CirrusVGAState::cirrus_linear_io">cirrus_linear_io</dfn>;</td></tr>
<tr><th id="193">193</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_linear_bitblt_io" title='CirrusVGAState::cirrus_linear_bitblt_io' data-type='MemoryRegion' data-ref="CirrusVGAState::cirrus_linear_bitblt_io">cirrus_linear_bitblt_io</dfn>;</td></tr>
<tr><th id="194">194</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_mmio_io" title='CirrusVGAState::cirrus_mmio_io' data-type='MemoryRegion' data-ref="CirrusVGAState::cirrus_mmio_io">cirrus_mmio_io</dfn>;</td></tr>
<tr><th id="195">195</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::pci_bar" title='CirrusVGAState::pci_bar' data-type='MemoryRegion' data-ref="CirrusVGAState::pci_bar">pci_bar</dfn>;</td></tr>
<tr><th id="196">196</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl" id="CirrusVGAState::linear_vram" title='CirrusVGAState::linear_vram' data-type='_Bool' data-ref="CirrusVGAState::linear_vram">linear_vram</dfn>;  <i>/* vga.vram mapped over cirrus_linear_io */</i></td></tr>
<tr><th id="197">197</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::low_mem_container" title='CirrusVGAState::low_mem_container' data-type='MemoryRegion' data-ref="CirrusVGAState::low_mem_container">low_mem_container</dfn>; <i  data-doc="CirrusVGAState::low_mem_container">/* container for 0xa0000-0xc0000 */</i></td></tr>
<tr><th id="198">198</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::low_mem" title='CirrusVGAState::low_mem' data-type='MemoryRegion' data-ref="CirrusVGAState::low_mem">low_mem</dfn>;           <i  data-doc="CirrusVGAState::low_mem">/* always mapped, overridden by: */</i></td></tr>
<tr><th id="199">199</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_bank" title='CirrusVGAState::cirrus_bank' data-type='MemoryRegion [2]' data-ref="CirrusVGAState::cirrus_bank">cirrus_bank</dfn>[<var>2</var>];    <i  data-doc="CirrusVGAState::cirrus_bank">/*   aliases at 0xa0000-0xb0000  */</i></td></tr>
<tr><th id="200">200</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-type='uint32_t' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</dfn>;</td></tr>
<tr><th id="201">201</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::linear_mmio_mask" title='CirrusVGAState::linear_mmio_mask' data-type='uint32_t' data-ref="CirrusVGAState::linear_mmio_mask">linear_mmio_mask</dfn>;</td></tr>
<tr><th id="202">202</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-type='uint8_t' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</dfn>;</td></tr>
<tr><th id="203">203</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-type='uint8_t' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</dfn>;</td></tr>
<tr><th id="204">204</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-type='uint8_t' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</dfn>;</td></tr>
<tr><th id="205">205</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_hidden_dac_data" title='CirrusVGAState::cirrus_hidden_dac_data' data-type='uint8_t' data-ref="CirrusVGAState::cirrus_hidden_dac_data">cirrus_hidden_dac_data</dfn>;</td></tr>
<tr><th id="206">206</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_bank_base" title='CirrusVGAState::cirrus_bank_base' data-type='uint32_t [2]' data-ref="CirrusVGAState::cirrus_bank_base">cirrus_bank_base</dfn>[<var>2</var>];</td></tr>
<tr><th id="207">207</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_bank_limit" title='CirrusVGAState::cirrus_bank_limit' data-type='uint32_t [2]' data-ref="CirrusVGAState::cirrus_bank_limit">cirrus_bank_limit</dfn>[<var>2</var>];</td></tr>
<tr><th id="208">208</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_hidden_palette" title='CirrusVGAState::cirrus_hidden_palette' data-type='uint8_t [48]' data-ref="CirrusVGAState::cirrus_hidden_palette">cirrus_hidden_palette</dfn>[<var>48</var>];</td></tr>
<tr><th id="209">209</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl" id="CirrusVGAState::enable_blitter" title='CirrusVGAState::enable_blitter' data-type='_Bool' data-ref="CirrusVGAState::enable_blitter">enable_blitter</dfn>;</td></tr>
<tr><th id="210">210</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-type='int' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</dfn>;</td></tr>
<tr><th id="211">211</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-type='int' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</dfn>;</td></tr>
<tr><th id="212">212</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-type='int' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</dfn>;</td></tr>
<tr><th id="213">213</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-type='int' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</dfn>;</td></tr>
<tr><th id="214">214</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-type='int' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</dfn>;</td></tr>
<tr><th id="215">215</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_fgcol" title='CirrusVGAState::cirrus_blt_fgcol' data-type='uint32_t' data-ref="CirrusVGAState::cirrus_blt_fgcol">cirrus_blt_fgcol</dfn>;</td></tr>
<tr><th id="216">216</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_bgcol" title='CirrusVGAState::cirrus_blt_bgcol' data-type='uint32_t' data-ref="CirrusVGAState::cirrus_blt_bgcol">cirrus_blt_bgcol</dfn>;</td></tr>
<tr><th id="217">217</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-type='uint32_t' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</dfn>;</td></tr>
<tr><th id="218">218</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-type='uint32_t' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</dfn>;</td></tr>
<tr><th id="219">219</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-type='uint8_t' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</dfn>;</td></tr>
<tr><th id="220">220</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_blt_modeext" title='CirrusVGAState::cirrus_blt_modeext' data-type='uint8_t' data-ref="CirrusVGAState::cirrus_blt_modeext">cirrus_blt_modeext</dfn>;</td></tr>
<tr><th id="221">221</th><td>    <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-type='cirrus_bitblt_rop_t' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</dfn>;</td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/CIRRUS_BLTBUFSIZE" data-ref="_M/CIRRUS_BLTBUFSIZE">CIRRUS_BLTBUFSIZE</dfn> (2048 * 4) /* one line width */</u></td></tr>
<tr><th id="223">223</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-type='uint8_t [8192]' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</dfn>[<a class="macro" href="#222" title="(2048 * 4)" data-ref="_M/CIRRUS_BLTBUFSIZE">CIRRUS_BLTBUFSIZE</a>];</td></tr>
<tr><th id="224">224</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="tu decl" id="CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-type='uint8_t *' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</dfn>;</td></tr>
<tr><th id="225">225</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="tu decl" id="CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-type='uint8_t *' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</dfn>;</td></tr>
<tr><th id="226">226</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl" id="CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-type='uint32_t' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</dfn>;</td></tr>
<tr><th id="227">227</th><td>    <i  data-doc="CirrusVGAState::last_hw_cursor_size">/* hwcursor display state */</i></td></tr>
<tr><th id="228">228</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::last_hw_cursor_size" title='CirrusVGAState::last_hw_cursor_size' data-type='int' data-ref="CirrusVGAState::last_hw_cursor_size">last_hw_cursor_size</dfn>;</td></tr>
<tr><th id="229">229</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::last_hw_cursor_x" title='CirrusVGAState::last_hw_cursor_x' data-type='int' data-ref="CirrusVGAState::last_hw_cursor_x">last_hw_cursor_x</dfn>;</td></tr>
<tr><th id="230">230</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::last_hw_cursor_y" title='CirrusVGAState::last_hw_cursor_y' data-type='int' data-ref="CirrusVGAState::last_hw_cursor_y">last_hw_cursor_y</dfn>;</td></tr>
<tr><th id="231">231</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::last_hw_cursor_y_start" title='CirrusVGAState::last_hw_cursor_y_start' data-type='int' data-ref="CirrusVGAState::last_hw_cursor_y_start">last_hw_cursor_y_start</dfn>;</td></tr>
<tr><th id="232">232</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::last_hw_cursor_y_end" title='CirrusVGAState::last_hw_cursor_y_end' data-type='int' data-ref="CirrusVGAState::last_hw_cursor_y_end">last_hw_cursor_y_end</dfn>;</td></tr>
<tr><th id="233">233</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-type='int' data-ref="CirrusVGAState::real_vram_size">real_vram_size</dfn>; <i  data-doc="CirrusVGAState::real_vram_size">/* XXX: suppress that */</i></td></tr>
<tr><th id="234">234</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::device_id" title='CirrusVGAState::device_id' data-type='int' data-ref="CirrusVGAState::device_id">device_id</dfn>;</td></tr>
<tr><th id="235">235</th><td>    <em>int</em> <dfn class="tu decl" id="CirrusVGAState::bustype" title='CirrusVGAState::bustype' data-type='int' data-ref="CirrusVGAState::bustype">bustype</dfn>;</td></tr>
<tr><th id="236">236</th><td>} <dfn class="typedef" id="CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</dfn>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="PCICirrusVGAState" title='PCICirrusVGAState' data-ref="PCICirrusVGAState"><a class="type" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a></dfn> {</td></tr>
<tr><th id="239">239</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> <dfn class="tu decl" id="PCICirrusVGAState::dev" title='PCICirrusVGAState::dev' data-type='PCIDevice' data-ref="PCICirrusVGAState::dev">dev</dfn>;</td></tr>
<tr><th id="240">240</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> <dfn class="tu decl" id="PCICirrusVGAState::cirrus_vga" title='PCICirrusVGAState::cirrus_vga' data-type='CirrusVGAState' data-ref="PCICirrusVGAState::cirrus_vga">cirrus_vga</dfn>;</td></tr>
<tr><th id="241">241</th><td>} <dfn class="typedef" id="PCICirrusVGAState" title='PCICirrusVGAState' data-type='struct PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</dfn>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/TYPE_PCI_CIRRUS_VGA" data-ref="_M/TYPE_PCI_CIRRUS_VGA">TYPE_PCI_CIRRUS_VGA</dfn> "cirrus-vga"</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/PCI_CIRRUS_VGA" data-ref="_M/PCI_CIRRUS_VGA">PCI_CIRRUS_VGA</dfn>(obj) \</u></td></tr>
<tr><th id="245">245</th><td><u>    OBJECT_CHECK(<a class="typedef" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-type='struct PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a>, (obj), TYPE_PCI_CIRRUS_VGA)</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/TYPE_ISA_CIRRUS_VGA" data-ref="_M/TYPE_ISA_CIRRUS_VGA">TYPE_ISA_CIRRUS_VGA</dfn> "isa-cirrus-vga"</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/ISA_CIRRUS_VGA" data-ref="_M/ISA_CIRRUS_VGA">ISA_CIRRUS_VGA</dfn>(obj) \</u></td></tr>
<tr><th id="249">249</th><td><u>    OBJECT_CHECK(<a class="typedef" href="#ISACirrusVGAState" title='ISACirrusVGAState' data-type='struct ISACirrusVGAState' data-ref="ISACirrusVGAState">ISACirrusVGAState</a>, (obj), TYPE_ISA_CIRRUS_VGA)</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="ISACirrusVGAState" title='ISACirrusVGAState' data-ref="ISACirrusVGAState"><a class="type" href="#ISACirrusVGAState" title='ISACirrusVGAState' data-ref="ISACirrusVGAState">ISACirrusVGAState</a></dfn> {</td></tr>
<tr><th id="252">252</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#ISADevice" title='ISADevice' data-type='struct ISADevice' data-ref="ISADevice">ISADevice</a> <dfn class="tu decl" id="ISACirrusVGAState::parent_obj" title='ISACirrusVGAState::parent_obj' data-type='ISADevice' data-ref="ISACirrusVGAState::parent_obj">parent_obj</dfn>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> <dfn class="tu decl" id="ISACirrusVGAState::cirrus_vga" title='ISACirrusVGAState::cirrus_vga' data-type='CirrusVGAState' data-ref="ISACirrusVGAState::cirrus_vga">cirrus_vga</dfn>;</td></tr>
<tr><th id="255">255</th><td>} <dfn class="typedef" id="ISACirrusVGAState" title='ISACirrusVGAState' data-type='struct ISACirrusVGAState' data-ref="ISACirrusVGAState">ISACirrusVGAState</dfn>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="rop_to_index" title='rop_to_index' data-type='uint8_t [256]' data-ref="rop_to_index">rop_to_index</dfn>[<var>256</var>];</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i  data-doc="cirrus_bitblt_reset">/***************************************</i></td></tr>
<tr><th id="260">260</th><td><i  data-doc="cirrus_bitblt_reset"> *</i></td></tr>
<tr><th id="261">261</th><td><i  data-doc="cirrus_bitblt_reset"> *  prototypes.</i></td></tr>
<tr><th id="262">262</th><td><i  data-doc="cirrus_bitblt_reset"> *</i></td></tr>
<tr><th id="263">263</th><td><i  data-doc="cirrus_bitblt_reset"> ***************************************/</i></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#cirrus_bitblt_reset" title='cirrus_bitblt_reset' data-type='void cirrus_bitblt_reset(CirrusVGAState * s)' data-ref="cirrus_bitblt_reset">cirrus_bitblt_reset</a>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col4 decl" id="724s" title='s' data-type='CirrusVGAState *' data-ref="724s">s</dfn>);</td></tr>
<tr><th id="267">267</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-type='void cirrus_update_memory_access(CirrusVGAState * s)' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col5 decl" id="725s" title='s' data-type='CirrusVGAState *' data-ref="725s">s</dfn>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i  data-doc="blit_region_is_unsafe">/***************************************</i></td></tr>
<tr><th id="270">270</th><td><i  data-doc="blit_region_is_unsafe"> *</i></td></tr>
<tr><th id="271">271</th><td><i  data-doc="blit_region_is_unsafe"> *  raster operations</i></td></tr>
<tr><th id="272">272</th><td><i  data-doc="blit_region_is_unsafe"> *</i></td></tr>
<tr><th id="273">273</th><td><i  data-doc="blit_region_is_unsafe"> ***************************************/</i></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="blit_region_is_unsafe" title='blit_region_is_unsafe' data-type='_Bool blit_region_is_unsafe(struct CirrusVGAState * s, int32_t pitch, int32_t addr)' data-ref="blit_region_is_unsafe">blit_region_is_unsafe</dfn>(<b>struct</b> <a class="type" href="#CirrusVGAState" title='CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col6 decl" id="726s" title='s' data-type='struct CirrusVGAState *' data-ref="726s">s</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                  <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="local col7 decl" id="727pitch" title='pitch' data-type='int32_t' data-ref="727pitch">pitch</dfn>, <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="local col8 decl" id="728addr" title='addr' data-type='int32_t' data-ref="728addr">addr</dfn>)</td></tr>
<tr><th id="277">277</th><td>{</td></tr>
<tr><th id="278">278</th><td>    <b>if</b> (!<a class="local col7 ref" href="#727pitch" title='pitch' data-ref="727pitch">pitch</a>) {</td></tr>
<tr><th id="279">279</th><td>        <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="280">280</th><td>    }</td></tr>
<tr><th id="281">281</th><td>    <b>if</b> (<a class="local col7 ref" href="#727pitch" title='pitch' data-ref="727pitch">pitch</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="282">282</th><td>        <a class="typedef" href="../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="729min" title='min' data-type='int64_t' data-ref="729min">min</dfn> = <a class="local col8 ref" href="#728addr" title='addr' data-ref="728addr">addr</a></td></tr>
<tr><th id="283">283</th><td>            + ((<a class="typedef" href="../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a>)<a class="local col6 ref" href="#726s" title='s' data-ref="726s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a> - <var>1</var>) * <a class="local col7 ref" href="#727pitch" title='pitch' data-ref="727pitch">pitch</a></td></tr>
<tr><th id="284">284</th><td>            - <a class="local col6 ref" href="#726s" title='s' data-ref="726s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>;</td></tr>
<tr><th id="285">285</th><td>        <b>if</b> (<a class="local col9 ref" href="#729min" title='min' data-ref="729min">min</a> &lt; -<var>1</var> || <a class="local col8 ref" href="#728addr" title='addr' data-ref="728addr">addr</a> &gt;= <a class="local col6 ref" href="#726s" title='s' data-ref="726s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size" title='VGACommonState::vram_size' data-ref="VGACommonState::vram_size">vram_size</a>) {</td></tr>
<tr><th id="286">286</th><td>            <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="287">287</th><td>        }</td></tr>
<tr><th id="288">288</th><td>    } <b>else</b> {</td></tr>
<tr><th id="289">289</th><td>        <a class="typedef" href="../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="730max" title='max' data-type='int64_t' data-ref="730max">max</dfn> = <a class="local col8 ref" href="#728addr" title='addr' data-ref="728addr">addr</a></td></tr>
<tr><th id="290">290</th><td>            + ((<a class="typedef" href="../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a>)<a class="local col6 ref" href="#726s" title='s' data-ref="726s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>-<var>1</var>) * <a class="local col7 ref" href="#727pitch" title='pitch' data-ref="727pitch">pitch</a></td></tr>
<tr><th id="291">291</th><td>            + <a class="local col6 ref" href="#726s" title='s' data-ref="726s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>;</td></tr>
<tr><th id="292">292</th><td>        <b>if</b> (<a class="local col0 ref" href="#730max" title='max' data-ref="730max">max</a> &gt; <a class="local col6 ref" href="#726s" title='s' data-ref="726s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size" title='VGACommonState::vram_size' data-ref="VGACommonState::vram_size">vram_size</a>) {</td></tr>
<tr><th id="293">293</th><td>            <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="294">294</th><td>        }</td></tr>
<tr><th id="295">295</th><td>    }</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="blit_is_unsafe" title='blit_is_unsafe' data-type='_Bool blit_is_unsafe(struct CirrusVGAState * s, _Bool dst_only)' data-ref="blit_is_unsafe">blit_is_unsafe</dfn>(<b>struct</b> <a class="type" href="#CirrusVGAState" title='CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col1 decl" id="731s" title='s' data-type='struct CirrusVGAState *' data-ref="731s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col2 decl" id="732dst_only" title='dst_only' data-type='_Bool' data-ref="732dst_only">dst_only</dfn>)</td></tr>
<tr><th id="300">300</th><td>{</td></tr>
<tr><th id="301">301</th><td>    <i>/* should be the case, see cirrus_bitblt_start */</i></td></tr>
<tr><th id="302">302</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((s-&gt;cirrus_blt_width &gt; 0) ? (void) (0) : __assert_fail (&quot;s-&gt;cirrus_blt_width &gt; 0&quot;, &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 302, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> &gt; <var>0</var>);</td></tr>
<tr><th id="303">303</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((s-&gt;cirrus_blt_height &gt; 0) ? (void) (0) : __assert_fail (&quot;s-&gt;cirrus_blt_height &gt; 0&quot;, &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 303, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a> &gt; <var>0</var>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>    <b>if</b> (<a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> &gt; <a class="macro" href="#222" title="(2048 * 4)" data-ref="_M/CIRRUS_BLTBUFSIZE">CIRRUS_BLTBUFSIZE</a>) {</td></tr>
<tr><th id="306">306</th><td>        <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <b>if</b> (<a class="tu ref" href="#blit_region_is_unsafe" title='blit_region_is_unsafe' data-use='c' data-ref="blit_region_is_unsafe">blit_region_is_unsafe</a>(<a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>, <a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>,</td></tr>
<tr><th id="310">310</th><td>                              <a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>)) {</td></tr>
<tr><th id="311">311</th><td>        <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="312">312</th><td>    }</td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col2 ref" href="#732dst_only" title='dst_only' data-ref="732dst_only">dst_only</a>) {</td></tr>
<tr><th id="314">314</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="315">315</th><td>    }</td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="tu ref" href="#blit_region_is_unsafe" title='blit_region_is_unsafe' data-use='c' data-ref="blit_region_is_unsafe">blit_region_is_unsafe</a>(<a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>, <a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>,</td></tr>
<tr><th id="317">317</th><td>                              <a class="local col1 ref" href="#731s" title='s' data-ref="731s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a>)) {</td></tr>
<tr><th id="318">318</th><td>        <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="322">322</th><td>}</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-type='void cirrus_bitblt_rop_nop(CirrusVGAState * s, uint32_t dstaddr, uint32_t srcaddr, int dstpitch, int srcpitch, int bltwidth, int bltheight)' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col3 decl" id="733s" title='s' data-type='CirrusVGAState *' data-ref="733s">s</dfn>,</td></tr>
<tr><th id="325">325</th><td>                                  <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="734dstaddr" title='dstaddr' data-type='uint32_t' data-ref="734dstaddr">dstaddr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="735srcaddr" title='srcaddr' data-type='uint32_t' data-ref="735srcaddr">srcaddr</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                  <em>int</em> <dfn class="local col6 decl" id="736dstpitch" title='dstpitch' data-type='int' data-ref="736dstpitch">dstpitch</dfn>,<em>int</em> <dfn class="local col7 decl" id="737srcpitch" title='srcpitch' data-type='int' data-ref="737srcpitch">srcpitch</dfn>,</td></tr>
<tr><th id="327">327</th><td>                                  <em>int</em> <dfn class="local col8 decl" id="738bltwidth" title='bltwidth' data-type='int' data-ref="738bltwidth">bltwidth</dfn>,<em>int</em> <dfn class="local col9 decl" id="739bltheight" title='bltheight' data-type='int' data-ref="739bltheight">bltheight</dfn>)</td></tr>
<tr><th id="328">328</th><td>{</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_bitblt_fill_nop" title='cirrus_bitblt_fill_nop' data-type='void cirrus_bitblt_fill_nop(CirrusVGAState * s, uint32_t dstaddr, int dstpitch, int bltwidth, int bltheight)' data-ref="cirrus_bitblt_fill_nop">cirrus_bitblt_fill_nop</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="740s" title='s' data-type='CirrusVGAState *' data-ref="740s">s</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                   <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="741dstaddr" title='dstaddr' data-type='uint32_t' data-ref="741dstaddr">dstaddr</dfn>,</td></tr>
<tr><th id="333">333</th><td>                                   <em>int</em> <dfn class="local col2 decl" id="742dstpitch" title='dstpitch' data-type='int' data-ref="742dstpitch">dstpitch</dfn>, <em>int</em> <dfn class="local col3 decl" id="743bltwidth" title='bltwidth' data-type='int' data-ref="743bltwidth">bltwidth</dfn>,<em>int</em> <dfn class="local col4 decl" id="744bltheight" title='bltheight' data-type='int' data-ref="744bltheight">bltheight</dfn>)</td></tr>
<tr><th id="334">334</th><td>{</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="cirrus_src" title='cirrus_src' data-type='uint8_t cirrus_src(CirrusVGAState * s, uint32_t srcaddr)' data-ref="cirrus_src">cirrus_src</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col5 decl" id="745s" title='s' data-type='CirrusVGAState *' data-ref="745s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="746srcaddr" title='srcaddr' data-type='uint32_t' data-ref="746srcaddr">srcaddr</dfn>)</td></tr>
<tr><th id="338">338</th><td>{</td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<a class="local col5 ref" href="#745s" title='s' data-ref="745s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='r' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a>) {</td></tr>
<tr><th id="340">340</th><td>        <i>/* cputovideo */</i></td></tr>
<tr><th id="341">341</th><td>        <b>return</b> <a class="local col5 ref" href="#745s" title='s' data-ref="745s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='r' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<a class="local col6 ref" href="#746srcaddr" title='srcaddr' data-ref="746srcaddr">srcaddr</a> &amp; (<a class="macro" href="#222" title="(2048 * 4)" data-ref="_M/CIRRUS_BLTBUFSIZE">CIRRUS_BLTBUFSIZE</a> - <var>1</var>)];</td></tr>
<tr><th id="342">342</th><td>    } <b>else</b> {</td></tr>
<tr><th id="343">343</th><td>        <i>/* videotovideo */</i></td></tr>
<tr><th id="344">344</th><td>        <b>return</b> <a class="local col5 ref" href="#745s" title='s' data-ref="745s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a>[<a class="local col6 ref" href="#746srcaddr" title='srcaddr' data-ref="746srcaddr">srcaddr</a> &amp; <a class="local col5 ref" href="#745s" title='s' data-ref="745s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>];</td></tr>
<tr><th id="345">345</th><td>    }</td></tr>
<tr><th id="346">346</th><td>}</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl def" id="cirrus_src16" title='cirrus_src16' data-type='uint16_t cirrus_src16(CirrusVGAState * s, uint32_t srcaddr)' data-ref="cirrus_src16">cirrus_src16</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col7 decl" id="747s" title='s' data-type='CirrusVGAState *' data-ref="747s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="748srcaddr" title='srcaddr' data-type='uint32_t' data-ref="748srcaddr">srcaddr</dfn>)</td></tr>
<tr><th id="349">349</th><td>{</td></tr>
<tr><th id="350">350</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> *<dfn class="local col9 decl" id="749src" title='src' data-type='uint16_t *' data-ref="749src">src</dfn>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <b>if</b> (<a class="local col7 ref" href="#747s" title='s' data-ref="747s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='r' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a>) {</td></tr>
<tr><th id="353">353</th><td>        <i>/* cputovideo */</i></td></tr>
<tr><th id="354">354</th><td>        <a class="local col9 ref" href="#749src" title='src' data-ref="749src">src</a> = (<em>void</em> *)&amp;<a class="local col7 ref" href="#747s" title='s' data-ref="747s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<a class="local col8 ref" href="#748srcaddr" title='srcaddr' data-ref="748srcaddr">srcaddr</a> &amp; (<a class="macro" href="#222" title="(2048 * 4)" data-ref="_M/CIRRUS_BLTBUFSIZE">CIRRUS_BLTBUFSIZE</a> - <var>1</var>) &amp; ~<var>1</var>];</td></tr>
<tr><th id="355">355</th><td>    } <b>else</b> {</td></tr>
<tr><th id="356">356</th><td>        <i>/* videotovideo */</i></td></tr>
<tr><th id="357">357</th><td>        <a class="local col9 ref" href="#749src" title='src' data-ref="749src">src</a> = (<em>void</em> *)&amp;<a class="local col7 ref" href="#747s" title='s' data-ref="747s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a>[<a class="local col8 ref" href="#748srcaddr" title='srcaddr' data-ref="748srcaddr">srcaddr</a> &amp; <a class="local col7 ref" href="#747s" title='s' data-ref="747s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a> &amp; ~<var>1</var>];</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td>    <b>return</b> *<a class="local col9 ref" href="#749src" title='src' data-ref="749src">src</a>;</td></tr>
<tr><th id="360">360</th><td>}</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="cirrus_src32" title='cirrus_src32' data-type='uint32_t cirrus_src32(CirrusVGAState * s, uint32_t srcaddr)' data-ref="cirrus_src32">cirrus_src32</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="750s" title='s' data-type='CirrusVGAState *' data-ref="750s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="751srcaddr" title='srcaddr' data-type='uint32_t' data-ref="751srcaddr">srcaddr</dfn>)</td></tr>
<tr><th id="363">363</th><td>{</td></tr>
<tr><th id="364">364</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col2 decl" id="752src" title='src' data-type='uint32_t *' data-ref="752src">src</dfn>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>    <b>if</b> (<a class="local col0 ref" href="#750s" title='s' data-ref="750s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='r' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a>) {</td></tr>
<tr><th id="367">367</th><td>        <i>/* cputovideo */</i></td></tr>
<tr><th id="368">368</th><td>        <a class="local col2 ref" href="#752src" title='src' data-ref="752src">src</a> = (<em>void</em> *)&amp;<a class="local col0 ref" href="#750s" title='s' data-ref="750s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<a class="local col1 ref" href="#751srcaddr" title='srcaddr' data-ref="751srcaddr">srcaddr</a> &amp; (<a class="macro" href="#222" title="(2048 * 4)" data-ref="_M/CIRRUS_BLTBUFSIZE">CIRRUS_BLTBUFSIZE</a> - <var>1</var>) &amp; ~<var>3</var>];</td></tr>
<tr><th id="369">369</th><td>    } <b>else</b> {</td></tr>
<tr><th id="370">370</th><td>        <i>/* videotovideo */</i></td></tr>
<tr><th id="371">371</th><td>        <a class="local col2 ref" href="#752src" title='src' data-ref="752src">src</a> = (<em>void</em> *)&amp;<a class="local col0 ref" href="#750s" title='s' data-ref="750s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a>[<a class="local col1 ref" href="#751srcaddr" title='srcaddr' data-ref="751srcaddr">srcaddr</a> &amp; <a class="local col0 ref" href="#750s" title='s' data-ref="750s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a> &amp; ~<var>3</var>];</td></tr>
<tr><th id="372">372</th><td>    }</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> *<a class="local col2 ref" href="#752src" title='src' data-ref="752src">src</a>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> 0</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) 0</u></td></tr>
<tr><th id="378">378</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> src_and_dst</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (s) &amp; (d)</u></td></tr>
<tr><th id="382">382</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> src_and_notdst</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (s) &amp; (~(d))</u></td></tr>
<tr><th id="386">386</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> notdst</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) ~(d)</u></td></tr>
<tr><th id="390">390</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> src</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) s</u></td></tr>
<tr><th id="394">394</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> 1</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) ~0</u></td></tr>
<tr><th id="398">398</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> notsrc_and_dst</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (~(s)) &amp; (d)</u></td></tr>
<tr><th id="402">402</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> src_xor_dst</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (s) ^ (d)</u></td></tr>
<tr><th id="406">406</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> src_or_dst</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (s) | (d)</u></td></tr>
<tr><th id="410">410</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> notsrc_or_notdst</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (~(s)) | (~(d))</u></td></tr>
<tr><th id="414">414</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> src_notxor_dst</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) ~((s) ^ (d))</u></td></tr>
<tr><th id="418">418</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> src_or_notdst</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (s) | (~(d))</u></td></tr>
<tr><th id="422">422</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> notsrc</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (~(s))</u></td></tr>
<tr><th id="426">426</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> notsrc_or_dst</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (~(s)) | (d)</u></td></tr>
<tr><th id="430">430</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/ROP_NAME" data-ref="_M/ROP_NAME">ROP_NAME</dfn> notsrc_and_notdst</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/ROP_FN" data-ref="_M/ROP_FN">ROP_FN</dfn>(d, s) (~(s)) &amp; (~(d))</u></td></tr>
<tr><th id="434">434</th><td><u>#include <a href="cirrus_vga_rop.h.html">"cirrus_vga_rop.h"</a></u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_fwd_rop" title='cirrus_fwd_rop' data-type='const cirrus_bitblt_rop_t [16]' data-ref="cirrus_fwd_rop">cirrus_fwd_rop</dfn>[<var>16</var>] = {</td></tr>
<tr><th id="437">437</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_0' data-ref="cirrus_bitblt_rop_fwd_0">cirrus_bitblt_rop_fwd_0</a>,</td></tr>
<tr><th id="438">438</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src_and_dst' data-ref="cirrus_bitblt_rop_fwd_src_and_dst">cirrus_bitblt_rop_fwd_src_and_dst</a>,</td></tr>
<tr><th id="439">439</th><td>    <a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-use='r' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>,</td></tr>
<tr><th id="440">440</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src_and_notdst' data-ref="cirrus_bitblt_rop_fwd_src_and_notdst">cirrus_bitblt_rop_fwd_src_and_notdst</a>,</td></tr>
<tr><th id="441">441</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_notdst' data-ref="cirrus_bitblt_rop_fwd_notdst">cirrus_bitblt_rop_fwd_notdst</a>,</td></tr>
<tr><th id="442">442</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src' data-ref="cirrus_bitblt_rop_fwd_src">cirrus_bitblt_rop_fwd_src</a>,</td></tr>
<tr><th id="443">443</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_1' data-ref="cirrus_bitblt_rop_fwd_1">cirrus_bitblt_rop_fwd_1</a>,</td></tr>
<tr><th id="444">444</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_notsrc_and_dst' data-ref="cirrus_bitblt_rop_fwd_notsrc_and_dst">cirrus_bitblt_rop_fwd_notsrc_and_dst</a>,</td></tr>
<tr><th id="445">445</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src_xor_dst' data-ref="cirrus_bitblt_rop_fwd_src_xor_dst">cirrus_bitblt_rop_fwd_src_xor_dst</a>,</td></tr>
<tr><th id="446">446</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src_or_dst' data-ref="cirrus_bitblt_rop_fwd_src_or_dst">cirrus_bitblt_rop_fwd_src_or_dst</a>,</td></tr>
<tr><th id="447">447</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_notsrc_or_notdst' data-ref="cirrus_bitblt_rop_fwd_notsrc_or_notdst">cirrus_bitblt_rop_fwd_notsrc_or_notdst</a>,</td></tr>
<tr><th id="448">448</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src_notxor_dst' data-ref="cirrus_bitblt_rop_fwd_src_notxor_dst">cirrus_bitblt_rop_fwd_src_notxor_dst</a>,</td></tr>
<tr><th id="449">449</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src_or_notdst' data-ref="cirrus_bitblt_rop_fwd_src_or_notdst">cirrus_bitblt_rop_fwd_src_or_notdst</a>,</td></tr>
<tr><th id="450">450</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_notsrc' data-ref="cirrus_bitblt_rop_fwd_notsrc">cirrus_bitblt_rop_fwd_notsrc</a>,</td></tr>
<tr><th id="451">451</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_notsrc_or_dst' data-ref="cirrus_bitblt_rop_fwd_notsrc_or_dst">cirrus_bitblt_rop_fwd_notsrc_or_dst</a>,</td></tr>
<tr><th id="452">452</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_notsrc_and_notdst' data-ref="cirrus_bitblt_rop_fwd_notsrc_and_notdst">cirrus_bitblt_rop_fwd_notsrc_and_notdst</a>,</td></tr>
<tr><th id="453">453</th><td>};</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_bkwd_rop" title='cirrus_bkwd_rop' data-type='const cirrus_bitblt_rop_t [16]' data-ref="cirrus_bkwd_rop">cirrus_bkwd_rop</dfn>[<var>16</var>] = {</td></tr>
<tr><th id="456">456</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_0' data-ref="cirrus_bitblt_rop_bkwd_0">cirrus_bitblt_rop_bkwd_0</a>,</td></tr>
<tr><th id="457">457</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src_and_dst' data-ref="cirrus_bitblt_rop_bkwd_src_and_dst">cirrus_bitblt_rop_bkwd_src_and_dst</a>,</td></tr>
<tr><th id="458">458</th><td>    <a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>,</td></tr>
<tr><th id="459">459</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src_and_notdst' data-ref="cirrus_bitblt_rop_bkwd_src_and_notdst">cirrus_bitblt_rop_bkwd_src_and_notdst</a>,</td></tr>
<tr><th id="460">460</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_notdst' data-ref="cirrus_bitblt_rop_bkwd_notdst">cirrus_bitblt_rop_bkwd_notdst</a>,</td></tr>
<tr><th id="461">461</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src' data-ref="cirrus_bitblt_rop_bkwd_src">cirrus_bitblt_rop_bkwd_src</a>,</td></tr>
<tr><th id="462">462</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_1' data-ref="cirrus_bitblt_rop_bkwd_1">cirrus_bitblt_rop_bkwd_1</a>,</td></tr>
<tr><th id="463">463</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_notsrc_and_dst' data-ref="cirrus_bitblt_rop_bkwd_notsrc_and_dst">cirrus_bitblt_rop_bkwd_notsrc_and_dst</a>,</td></tr>
<tr><th id="464">464</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src_xor_dst' data-ref="cirrus_bitblt_rop_bkwd_src_xor_dst">cirrus_bitblt_rop_bkwd_src_xor_dst</a>,</td></tr>
<tr><th id="465">465</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src_or_dst' data-ref="cirrus_bitblt_rop_bkwd_src_or_dst">cirrus_bitblt_rop_bkwd_src_or_dst</a>,</td></tr>
<tr><th id="466">466</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_notsrc_or_notdst' data-ref="cirrus_bitblt_rop_bkwd_notsrc_or_notdst">cirrus_bitblt_rop_bkwd_notsrc_or_notdst</a>,</td></tr>
<tr><th id="467">467</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src_notxor_dst' data-ref="cirrus_bitblt_rop_bkwd_src_notxor_dst">cirrus_bitblt_rop_bkwd_src_notxor_dst</a>,</td></tr>
<tr><th id="468">468</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src_or_notdst' data-ref="cirrus_bitblt_rop_bkwd_src_or_notdst">cirrus_bitblt_rop_bkwd_src_or_notdst</a>,</td></tr>
<tr><th id="469">469</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_notsrc' data-ref="cirrus_bitblt_rop_bkwd_notsrc">cirrus_bitblt_rop_bkwd_notsrc</a>,</td></tr>
<tr><th id="470">470</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_notsrc_or_dst' data-ref="cirrus_bitblt_rop_bkwd_notsrc_or_dst">cirrus_bitblt_rop_bkwd_notsrc_or_dst</a>,</td></tr>
<tr><th id="471">471</th><td>    <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_notsrc_and_notdst' data-ref="cirrus_bitblt_rop_bkwd_notsrc_and_notdst">cirrus_bitblt_rop_bkwd_notsrc_and_notdst</a>,</td></tr>
<tr><th id="472">472</th><td>};</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/TRANSP_ROP" data-ref="_M/TRANSP_ROP">TRANSP_ROP</dfn>(name) {\</u></td></tr>
<tr><th id="475">475</th><td><u>    name ## _8,\</u></td></tr>
<tr><th id="476">476</th><td><u>    name ## _16,\</u></td></tr>
<tr><th id="477">477</th><td><u>        }</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/TRANSP_NOP" data-ref="_M/TRANSP_NOP">TRANSP_NOP</dfn>(func) {\</u></td></tr>
<tr><th id="479">479</th><td><u>    func,\</u></td></tr>
<tr><th id="480">480</th><td><u>    func,\</u></td></tr>
<tr><th id="481">481</th><td><u>        }</u></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_fwd_transp_rop" title='cirrus_fwd_transp_rop' data-type='const cirrus_bitblt_rop_t [16][2]' data-ref="cirrus_fwd_transp_rop">cirrus_fwd_transp_rop</dfn>[<var>16</var>][<var>2</var>] = {</td></tr>
<tr><th id="484">484</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_0_8, cirrus_bitblt_rop_fwd_transp_0_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_0),</td></tr>
<tr><th id="485">485</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_src_and_dst_8, cirrus_bitblt_rop_fwd_transp_src_and_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_src_and_dst),</td></tr>
<tr><th id="486">486</th><td>    <a class="macro" href="#478" title="{ cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, }" data-ref="_M/TRANSP_NOP">TRANSP_NOP</a>(<a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>),</td></tr>
<tr><th id="487">487</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_src_and_notdst_8, cirrus_bitblt_rop_fwd_transp_src_and_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_src_and_notdst),</td></tr>
<tr><th id="488">488</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_notdst_8, cirrus_bitblt_rop_fwd_transp_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_notdst),</td></tr>
<tr><th id="489">489</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_src_8, cirrus_bitblt_rop_fwd_transp_src_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_src),</td></tr>
<tr><th id="490">490</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_1_8, cirrus_bitblt_rop_fwd_transp_1_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_1),</td></tr>
<tr><th id="491">491</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_8, cirrus_bitblt_rop_fwd_transp_notsrc_and_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_notsrc_and_dst),</td></tr>
<tr><th id="492">492</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_src_xor_dst_8, cirrus_bitblt_rop_fwd_transp_src_xor_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_src_xor_dst),</td></tr>
<tr><th id="493">493</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_src_or_dst_8, cirrus_bitblt_rop_fwd_transp_src_or_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_src_or_dst),</td></tr>
<tr><th id="494">494</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_8, cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_notsrc_or_notdst),</td></tr>
<tr><th id="495">495</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_src_notxor_dst_8, cirrus_bitblt_rop_fwd_transp_src_notxor_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_src_notxor_dst),</td></tr>
<tr><th id="496">496</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_src_or_notdst_8, cirrus_bitblt_rop_fwd_transp_src_or_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_src_or_notdst),</td></tr>
<tr><th id="497">497</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_notsrc_8, cirrus_bitblt_rop_fwd_transp_notsrc_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_notsrc),</td></tr>
<tr><th id="498">498</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_8, cirrus_bitblt_rop_fwd_transp_notsrc_or_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_notsrc_or_dst),</td></tr>
<tr><th id="499">499</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_8, cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_fwd_transp_notsrc_and_notdst),</td></tr>
<tr><th id="500">500</th><td>};</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_bkwd_transp_rop" title='cirrus_bkwd_transp_rop' data-type='const cirrus_bitblt_rop_t [16][2]' data-ref="cirrus_bkwd_transp_rop">cirrus_bkwd_transp_rop</dfn>[<var>16</var>][<var>2</var>] = {</td></tr>
<tr><th id="503">503</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_0_8, cirrus_bitblt_rop_bkwd_transp_0_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_0),</td></tr>
<tr><th id="504">504</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_src_and_dst_8, cirrus_bitblt_rop_bkwd_transp_src_and_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_src_and_dst),</td></tr>
<tr><th id="505">505</th><td>    <a class="macro" href="#478" title="{ cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, }" data-ref="_M/TRANSP_NOP">TRANSP_NOP</a>(<a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>),</td></tr>
<tr><th id="506">506</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_src_and_notdst_8, cirrus_bitblt_rop_bkwd_transp_src_and_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_src_and_notdst),</td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_notdst_8, cirrus_bitblt_rop_bkwd_transp_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_notdst),</td></tr>
<tr><th id="508">508</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_src_8, cirrus_bitblt_rop_bkwd_transp_src_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_src),</td></tr>
<tr><th id="509">509</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_1_8, cirrus_bitblt_rop_bkwd_transp_1_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_1),</td></tr>
<tr><th id="510">510</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_8, cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_notsrc_and_dst),</td></tr>
<tr><th id="511">511</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_src_xor_dst_8, cirrus_bitblt_rop_bkwd_transp_src_xor_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_src_xor_dst),</td></tr>
<tr><th id="512">512</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_src_or_dst_8, cirrus_bitblt_rop_bkwd_transp_src_or_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_src_or_dst),</td></tr>
<tr><th id="513">513</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_8, cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_notsrc_or_notdst),</td></tr>
<tr><th id="514">514</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_8, cirrus_bitblt_rop_bkwd_transp_src_notxor_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_src_notxor_dst),</td></tr>
<tr><th id="515">515</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_src_or_notdst_8, cirrus_bitblt_rop_bkwd_transp_src_or_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_src_or_notdst),</td></tr>
<tr><th id="516">516</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_notsrc_8, cirrus_bitblt_rop_bkwd_transp_notsrc_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_notsrc),</td></tr>
<tr><th id="517">517</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_8, cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_notsrc_or_dst),</td></tr>
<tr><th id="518">518</th><td>    <a class="macro" href="#474" title="{ cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_8, cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst_16, }" data-ref="_M/TRANSP_ROP">TRANSP_ROP</a>(cirrus_bitblt_rop_bkwd_transp_notsrc_and_notdst),</td></tr>
<tr><th id="519">519</th><td>};</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/ROP2" data-ref="_M/ROP2">ROP2</dfn>(name) {\</u></td></tr>
<tr><th id="522">522</th><td><u>    name ## _8,\</u></td></tr>
<tr><th id="523">523</th><td><u>    name ## _16,\</u></td></tr>
<tr><th id="524">524</th><td><u>    name ## _24,\</u></td></tr>
<tr><th id="525">525</th><td><u>    name ## _32,\</u></td></tr>
<tr><th id="526">526</th><td><u>        }</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/ROP_NOP2" data-ref="_M/ROP_NOP2">ROP_NOP2</dfn>(func) {\</u></td></tr>
<tr><th id="529">529</th><td><u>    func,\</u></td></tr>
<tr><th id="530">530</th><td><u>    func,\</u></td></tr>
<tr><th id="531">531</th><td><u>    func,\</u></td></tr>
<tr><th id="532">532</th><td><u>    func,\</u></td></tr>
<tr><th id="533">533</th><td><u>        }</u></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_patternfill" title='cirrus_patternfill' data-type='const cirrus_bitblt_rop_t [16][4]' data-ref="cirrus_patternfill">cirrus_patternfill</dfn>[<var>16</var>][<var>4</var>] = {</td></tr>
<tr><th id="536">536</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_0_8, cirrus_patternfill_0_16, cirrus_patternfill_0_24, cirrus_patternfill_0_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_0),</td></tr>
<tr><th id="537">537</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_src_and_dst_8, cirrus_patternfill_src_and_dst_16, cirrus_patternfill_src_and_dst_24, cirrus_patternfill_src_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_src_and_dst),</td></tr>
<tr><th id="538">538</th><td>    <a class="macro" href="#528" title="{ cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, }" data-ref="_M/ROP_NOP2">ROP_NOP2</a>(<a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>),</td></tr>
<tr><th id="539">539</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_src_and_notdst_8, cirrus_patternfill_src_and_notdst_16, cirrus_patternfill_src_and_notdst_24, cirrus_patternfill_src_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_src_and_notdst),</td></tr>
<tr><th id="540">540</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_notdst_8, cirrus_patternfill_notdst_16, cirrus_patternfill_notdst_24, cirrus_patternfill_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_notdst),</td></tr>
<tr><th id="541">541</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_src_8, cirrus_patternfill_src_16, cirrus_patternfill_src_24, cirrus_patternfill_src_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_src),</td></tr>
<tr><th id="542">542</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_1_8, cirrus_patternfill_1_16, cirrus_patternfill_1_24, cirrus_patternfill_1_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_1),</td></tr>
<tr><th id="543">543</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_notsrc_and_dst_8, cirrus_patternfill_notsrc_and_dst_16, cirrus_patternfill_notsrc_and_dst_24, cirrus_patternfill_notsrc_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_notsrc_and_dst),</td></tr>
<tr><th id="544">544</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_src_xor_dst_8, cirrus_patternfill_src_xor_dst_16, cirrus_patternfill_src_xor_dst_24, cirrus_patternfill_src_xor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_src_xor_dst),</td></tr>
<tr><th id="545">545</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_src_or_dst_8, cirrus_patternfill_src_or_dst_16, cirrus_patternfill_src_or_dst_24, cirrus_patternfill_src_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_src_or_dst),</td></tr>
<tr><th id="546">546</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_notsrc_or_notdst_8, cirrus_patternfill_notsrc_or_notdst_16, cirrus_patternfill_notsrc_or_notdst_24, cirrus_patternfill_notsrc_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_notsrc_or_notdst),</td></tr>
<tr><th id="547">547</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_src_notxor_dst_8, cirrus_patternfill_src_notxor_dst_16, cirrus_patternfill_src_notxor_dst_24, cirrus_patternfill_src_notxor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_src_notxor_dst),</td></tr>
<tr><th id="548">548</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_src_or_notdst_8, cirrus_patternfill_src_or_notdst_16, cirrus_patternfill_src_or_notdst_24, cirrus_patternfill_src_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_src_or_notdst),</td></tr>
<tr><th id="549">549</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_notsrc_8, cirrus_patternfill_notsrc_16, cirrus_patternfill_notsrc_24, cirrus_patternfill_notsrc_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_notsrc),</td></tr>
<tr><th id="550">550</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_notsrc_or_dst_8, cirrus_patternfill_notsrc_or_dst_16, cirrus_patternfill_notsrc_or_dst_24, cirrus_patternfill_notsrc_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_notsrc_or_dst),</td></tr>
<tr><th id="551">551</th><td>    <a class="macro" href="#521" title="{ cirrus_patternfill_notsrc_and_notdst_8, cirrus_patternfill_notsrc_and_notdst_16, cirrus_patternfill_notsrc_and_notdst_24, cirrus_patternfill_notsrc_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_patternfill_notsrc_and_notdst),</td></tr>
<tr><th id="552">552</th><td>};</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_colorexpand_transp" title='cirrus_colorexpand_transp' data-type='const cirrus_bitblt_rop_t [16][4]' data-ref="cirrus_colorexpand_transp">cirrus_colorexpand_transp</dfn>[<var>16</var>][<var>4</var>] = {</td></tr>
<tr><th id="555">555</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_0_8, cirrus_colorexpand_transp_0_16, cirrus_colorexpand_transp_0_24, cirrus_colorexpand_transp_0_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_0),</td></tr>
<tr><th id="556">556</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_src_and_dst_8, cirrus_colorexpand_transp_src_and_dst_16, cirrus_colorexpand_transp_src_and_dst_24, cirrus_colorexpand_transp_src_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_src_and_dst),</td></tr>
<tr><th id="557">557</th><td>    <a class="macro" href="#528" title="{ cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, }" data-ref="_M/ROP_NOP2">ROP_NOP2</a>(<a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>),</td></tr>
<tr><th id="558">558</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_src_and_notdst_8, cirrus_colorexpand_transp_src_and_notdst_16, cirrus_colorexpand_transp_src_and_notdst_24, cirrus_colorexpand_transp_src_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_src_and_notdst),</td></tr>
<tr><th id="559">559</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_notdst_8, cirrus_colorexpand_transp_notdst_16, cirrus_colorexpand_transp_notdst_24, cirrus_colorexpand_transp_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_notdst),</td></tr>
<tr><th id="560">560</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_src_8, cirrus_colorexpand_transp_src_16, cirrus_colorexpand_transp_src_24, cirrus_colorexpand_transp_src_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_src),</td></tr>
<tr><th id="561">561</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_1_8, cirrus_colorexpand_transp_1_16, cirrus_colorexpand_transp_1_24, cirrus_colorexpand_transp_1_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_1),</td></tr>
<tr><th id="562">562</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_notsrc_and_dst_8, cirrus_colorexpand_transp_notsrc_and_dst_16, cirrus_colorexpand_transp_notsrc_and_dst_24, cirrus_colorexpand_transp_notsrc_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_notsrc_and_dst),</td></tr>
<tr><th id="563">563</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_src_xor_dst_8, cirrus_colorexpand_transp_src_xor_dst_16, cirrus_colorexpand_transp_src_xor_dst_24, cirrus_colorexpand_transp_src_xor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_src_xor_dst),</td></tr>
<tr><th id="564">564</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_src_or_dst_8, cirrus_colorexpand_transp_src_or_dst_16, cirrus_colorexpand_transp_src_or_dst_24, cirrus_colorexpand_transp_src_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_src_or_dst),</td></tr>
<tr><th id="565">565</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_notsrc_or_notdst_8, cirrus_colorexpand_transp_notsrc_or_notdst_16, cirrus_colorexpand_transp_notsrc_or_notdst_24, cirrus_colorexpand_transp_notsrc_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_notsrc_or_notdst),</td></tr>
<tr><th id="566">566</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_src_notxor_dst_8, cirrus_colorexpand_transp_src_notxor_dst_16, cirrus_colorexpand_transp_src_notxor_dst_24, cirrus_colorexpand_transp_src_notxor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_src_notxor_dst),</td></tr>
<tr><th id="567">567</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_src_or_notdst_8, cirrus_colorexpand_transp_src_or_notdst_16, cirrus_colorexpand_transp_src_or_notdst_24, cirrus_colorexpand_transp_src_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_src_or_notdst),</td></tr>
<tr><th id="568">568</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_notsrc_8, cirrus_colorexpand_transp_notsrc_16, cirrus_colorexpand_transp_notsrc_24, cirrus_colorexpand_transp_notsrc_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_notsrc),</td></tr>
<tr><th id="569">569</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_notsrc_or_dst_8, cirrus_colorexpand_transp_notsrc_or_dst_16, cirrus_colorexpand_transp_notsrc_or_dst_24, cirrus_colorexpand_transp_notsrc_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_notsrc_or_dst),</td></tr>
<tr><th id="570">570</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_transp_notsrc_and_notdst_8, cirrus_colorexpand_transp_notsrc_and_notdst_16, cirrus_colorexpand_transp_notsrc_and_notdst_24, cirrus_colorexpand_transp_notsrc_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_transp_notsrc_and_notdst),</td></tr>
<tr><th id="571">571</th><td>};</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_colorexpand" title='cirrus_colorexpand' data-type='const cirrus_bitblt_rop_t [16][4]' data-ref="cirrus_colorexpand">cirrus_colorexpand</dfn>[<var>16</var>][<var>4</var>] = {</td></tr>
<tr><th id="574">574</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_0_8, cirrus_colorexpand_0_16, cirrus_colorexpand_0_24, cirrus_colorexpand_0_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_0),</td></tr>
<tr><th id="575">575</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_src_and_dst_8, cirrus_colorexpand_src_and_dst_16, cirrus_colorexpand_src_and_dst_24, cirrus_colorexpand_src_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_src_and_dst),</td></tr>
<tr><th id="576">576</th><td>    <a class="macro" href="#528" title="{ cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, }" data-ref="_M/ROP_NOP2">ROP_NOP2</a>(<a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>),</td></tr>
<tr><th id="577">577</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_src_and_notdst_8, cirrus_colorexpand_src_and_notdst_16, cirrus_colorexpand_src_and_notdst_24, cirrus_colorexpand_src_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_src_and_notdst),</td></tr>
<tr><th id="578">578</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_notdst_8, cirrus_colorexpand_notdst_16, cirrus_colorexpand_notdst_24, cirrus_colorexpand_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_notdst),</td></tr>
<tr><th id="579">579</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_src_8, cirrus_colorexpand_src_16, cirrus_colorexpand_src_24, cirrus_colorexpand_src_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_src),</td></tr>
<tr><th id="580">580</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_1_8, cirrus_colorexpand_1_16, cirrus_colorexpand_1_24, cirrus_colorexpand_1_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_1),</td></tr>
<tr><th id="581">581</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_notsrc_and_dst_8, cirrus_colorexpand_notsrc_and_dst_16, cirrus_colorexpand_notsrc_and_dst_24, cirrus_colorexpand_notsrc_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_notsrc_and_dst),</td></tr>
<tr><th id="582">582</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_src_xor_dst_8, cirrus_colorexpand_src_xor_dst_16, cirrus_colorexpand_src_xor_dst_24, cirrus_colorexpand_src_xor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_src_xor_dst),</td></tr>
<tr><th id="583">583</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_src_or_dst_8, cirrus_colorexpand_src_or_dst_16, cirrus_colorexpand_src_or_dst_24, cirrus_colorexpand_src_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_src_or_dst),</td></tr>
<tr><th id="584">584</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_notsrc_or_notdst_8, cirrus_colorexpand_notsrc_or_notdst_16, cirrus_colorexpand_notsrc_or_notdst_24, cirrus_colorexpand_notsrc_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_notsrc_or_notdst),</td></tr>
<tr><th id="585">585</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_src_notxor_dst_8, cirrus_colorexpand_src_notxor_dst_16, cirrus_colorexpand_src_notxor_dst_24, cirrus_colorexpand_src_notxor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_src_notxor_dst),</td></tr>
<tr><th id="586">586</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_src_or_notdst_8, cirrus_colorexpand_src_or_notdst_16, cirrus_colorexpand_src_or_notdst_24, cirrus_colorexpand_src_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_src_or_notdst),</td></tr>
<tr><th id="587">587</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_notsrc_8, cirrus_colorexpand_notsrc_16, cirrus_colorexpand_notsrc_24, cirrus_colorexpand_notsrc_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_notsrc),</td></tr>
<tr><th id="588">588</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_notsrc_or_dst_8, cirrus_colorexpand_notsrc_or_dst_16, cirrus_colorexpand_notsrc_or_dst_24, cirrus_colorexpand_notsrc_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_notsrc_or_dst),</td></tr>
<tr><th id="589">589</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_notsrc_and_notdst_8, cirrus_colorexpand_notsrc_and_notdst_16, cirrus_colorexpand_notsrc_and_notdst_24, cirrus_colorexpand_notsrc_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_notsrc_and_notdst),</td></tr>
<tr><th id="590">590</th><td>};</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_colorexpand_pattern_transp" title='cirrus_colorexpand_pattern_transp' data-type='const cirrus_bitblt_rop_t [16][4]' data-ref="cirrus_colorexpand_pattern_transp">cirrus_colorexpand_pattern_transp</dfn>[<var>16</var>][<var>4</var>] = {</td></tr>
<tr><th id="593">593</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_0_8, cirrus_colorexpand_pattern_transp_0_16, cirrus_colorexpand_pattern_transp_0_24, cirrus_colorexpand_pattern_transp_0_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_0),</td></tr>
<tr><th id="594">594</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_src_and_dst_8, cirrus_colorexpand_pattern_transp_src_and_dst_16, cirrus_colorexpand_pattern_transp_src_and_dst_24, cirrus_colorexpand_pattern_transp_src_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_src_and_dst),</td></tr>
<tr><th id="595">595</th><td>    <a class="macro" href="#528" title="{ cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, }" data-ref="_M/ROP_NOP2">ROP_NOP2</a>(<a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>),</td></tr>
<tr><th id="596">596</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_src_and_notdst_8, cirrus_colorexpand_pattern_transp_src_and_notdst_16, cirrus_colorexpand_pattern_transp_src_and_notdst_24, cirrus_colorexpand_pattern_transp_src_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_src_and_notdst),</td></tr>
<tr><th id="597">597</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_notdst_8, cirrus_colorexpand_pattern_transp_notdst_16, cirrus_colorexpand_pattern_transp_notdst_24, cirrus_colorexpand_pattern_transp_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_notdst),</td></tr>
<tr><th id="598">598</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_src_8, cirrus_colorexpand_pattern_transp_src_16, cirrus_colorexpand_pattern_transp_src_24, cirrus_colorexpand_pattern_transp_src_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_src),</td></tr>
<tr><th id="599">599</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_1_8, cirrus_colorexpand_pattern_transp_1_16, cirrus_colorexpand_pattern_transp_1_24, cirrus_colorexpand_pattern_transp_1_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_1),</td></tr>
<tr><th id="600">600</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_notsrc_and_dst_8, cirrus_colorexpand_pattern_transp_notsrc_and_dst_16, cirrus_colorexpand_pattern_transp_notsrc_and_dst_24, cirrus_colorexpand_pattern_transp_notsrc_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_notsrc_and_dst),</td></tr>
<tr><th id="601">601</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_src_xor_dst_8, cirrus_colorexpand_pattern_transp_src_xor_dst_16, cirrus_colorexpand_pattern_transp_src_xor_dst_24, cirrus_colorexpand_pattern_transp_src_xor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_src_xor_dst),</td></tr>
<tr><th id="602">602</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_src_or_dst_8, cirrus_colorexpand_pattern_transp_src_or_dst_16, cirrus_colorexpand_pattern_transp_src_or_dst_24, cirrus_colorexpand_pattern_transp_src_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_src_or_dst),</td></tr>
<tr><th id="603">603</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_notsrc_or_notdst_8, cirrus_colorexpand_pattern_transp_notsrc_or_notdst_16, cirrus_colorexpand_pattern_transp_notsrc_or_notdst_24, cirrus_colorexpand_pattern_transp_notsrc_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_notsrc_or_notdst),</td></tr>
<tr><th id="604">604</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_src_notxor_dst_8, cirrus_colorexpand_pattern_transp_src_notxor_dst_16, cirrus_colorexpand_pattern_transp_src_notxor_dst_24, cirrus_colorexpand_pattern_transp_src_notxor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_src_notxor_dst),</td></tr>
<tr><th id="605">605</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_src_or_notdst_8, cirrus_colorexpand_pattern_transp_src_or_notdst_16, cirrus_colorexpand_pattern_transp_src_or_notdst_24, cirrus_colorexpand_pattern_transp_src_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_src_or_notdst),</td></tr>
<tr><th id="606">606</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_notsrc_8, cirrus_colorexpand_pattern_transp_notsrc_16, cirrus_colorexpand_pattern_transp_notsrc_24, cirrus_colorexpand_pattern_transp_notsrc_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_notsrc),</td></tr>
<tr><th id="607">607</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_notsrc_or_dst_8, cirrus_colorexpand_pattern_transp_notsrc_or_dst_16, cirrus_colorexpand_pattern_transp_notsrc_or_dst_24, cirrus_colorexpand_pattern_transp_notsrc_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_notsrc_or_dst),</td></tr>
<tr><th id="608">608</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_transp_notsrc_and_notdst_8, cirrus_colorexpand_pattern_transp_notsrc_and_notdst_16, cirrus_colorexpand_pattern_transp_notsrc_and_notdst_24, cirrus_colorexpand_pattern_transp_notsrc_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_transp_notsrc_and_notdst),</td></tr>
<tr><th id="609">609</th><td>};</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_bitblt_rop_t" title='cirrus_bitblt_rop_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, uint32_t, int, int, int, int)' data-ref="cirrus_bitblt_rop_t">cirrus_bitblt_rop_t</a> <dfn class="tu decl def" id="cirrus_colorexpand_pattern" title='cirrus_colorexpand_pattern' data-type='const cirrus_bitblt_rop_t [16][4]' data-ref="cirrus_colorexpand_pattern">cirrus_colorexpand_pattern</dfn>[<var>16</var>][<var>4</var>] = {</td></tr>
<tr><th id="612">612</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_0_8, cirrus_colorexpand_pattern_0_16, cirrus_colorexpand_pattern_0_24, cirrus_colorexpand_pattern_0_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_0),</td></tr>
<tr><th id="613">613</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_src_and_dst_8, cirrus_colorexpand_pattern_src_and_dst_16, cirrus_colorexpand_pattern_src_and_dst_24, cirrus_colorexpand_pattern_src_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_src_and_dst),</td></tr>
<tr><th id="614">614</th><td>    <a class="macro" href="#528" title="{ cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, cirrus_bitblt_rop_nop, }" data-ref="_M/ROP_NOP2">ROP_NOP2</a>(<a class="tu ref" href="#cirrus_bitblt_rop_nop" title='cirrus_bitblt_rop_nop' data-ref="cirrus_bitblt_rop_nop">cirrus_bitblt_rop_nop</a>),</td></tr>
<tr><th id="615">615</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_src_and_notdst_8, cirrus_colorexpand_pattern_src_and_notdst_16, cirrus_colorexpand_pattern_src_and_notdst_24, cirrus_colorexpand_pattern_src_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_src_and_notdst),</td></tr>
<tr><th id="616">616</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_notdst_8, cirrus_colorexpand_pattern_notdst_16, cirrus_colorexpand_pattern_notdst_24, cirrus_colorexpand_pattern_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_notdst),</td></tr>
<tr><th id="617">617</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_src_8, cirrus_colorexpand_pattern_src_16, cirrus_colorexpand_pattern_src_24, cirrus_colorexpand_pattern_src_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_src),</td></tr>
<tr><th id="618">618</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_1_8, cirrus_colorexpand_pattern_1_16, cirrus_colorexpand_pattern_1_24, cirrus_colorexpand_pattern_1_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_1),</td></tr>
<tr><th id="619">619</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_notsrc_and_dst_8, cirrus_colorexpand_pattern_notsrc_and_dst_16, cirrus_colorexpand_pattern_notsrc_and_dst_24, cirrus_colorexpand_pattern_notsrc_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_notsrc_and_dst),</td></tr>
<tr><th id="620">620</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_src_xor_dst_8, cirrus_colorexpand_pattern_src_xor_dst_16, cirrus_colorexpand_pattern_src_xor_dst_24, cirrus_colorexpand_pattern_src_xor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_src_xor_dst),</td></tr>
<tr><th id="621">621</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_src_or_dst_8, cirrus_colorexpand_pattern_src_or_dst_16, cirrus_colorexpand_pattern_src_or_dst_24, cirrus_colorexpand_pattern_src_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_src_or_dst),</td></tr>
<tr><th id="622">622</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_notsrc_or_notdst_8, cirrus_colorexpand_pattern_notsrc_or_notdst_16, cirrus_colorexpand_pattern_notsrc_or_notdst_24, cirrus_colorexpand_pattern_notsrc_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_notsrc_or_notdst),</td></tr>
<tr><th id="623">623</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_src_notxor_dst_8, cirrus_colorexpand_pattern_src_notxor_dst_16, cirrus_colorexpand_pattern_src_notxor_dst_24, cirrus_colorexpand_pattern_src_notxor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_src_notxor_dst),</td></tr>
<tr><th id="624">624</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_src_or_notdst_8, cirrus_colorexpand_pattern_src_or_notdst_16, cirrus_colorexpand_pattern_src_or_notdst_24, cirrus_colorexpand_pattern_src_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_src_or_notdst),</td></tr>
<tr><th id="625">625</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_notsrc_8, cirrus_colorexpand_pattern_notsrc_16, cirrus_colorexpand_pattern_notsrc_24, cirrus_colorexpand_pattern_notsrc_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_notsrc),</td></tr>
<tr><th id="626">626</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_notsrc_or_dst_8, cirrus_colorexpand_pattern_notsrc_or_dst_16, cirrus_colorexpand_pattern_notsrc_or_dst_24, cirrus_colorexpand_pattern_notsrc_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_notsrc_or_dst),</td></tr>
<tr><th id="627">627</th><td>    <a class="macro" href="#521" title="{ cirrus_colorexpand_pattern_notsrc_and_notdst_8, cirrus_colorexpand_pattern_notsrc_and_notdst_16, cirrus_colorexpand_pattern_notsrc_and_notdst_24, cirrus_colorexpand_pattern_notsrc_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_colorexpand_pattern_notsrc_and_notdst),</td></tr>
<tr><th id="628">628</th><td>};</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><em>static</em> <em>const</em> <a class="typedef" href="#cirrus_fill_t" title='cirrus_fill_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, int, int, int)' data-ref="cirrus_fill_t">cirrus_fill_t</a> <dfn class="tu decl def" id="cirrus_fill" title='cirrus_fill' data-type='const cirrus_fill_t [16][4]' data-ref="cirrus_fill">cirrus_fill</dfn>[<var>16</var>][<var>4</var>] = {</td></tr>
<tr><th id="631">631</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_0_8, cirrus_fill_0_16, cirrus_fill_0_24, cirrus_fill_0_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_0),</td></tr>
<tr><th id="632">632</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_src_and_dst_8, cirrus_fill_src_and_dst_16, cirrus_fill_src_and_dst_24, cirrus_fill_src_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_src_and_dst),</td></tr>
<tr><th id="633">633</th><td>    <a class="macro" href="#528" title="{ cirrus_bitblt_fill_nop, cirrus_bitblt_fill_nop, cirrus_bitblt_fill_nop, cirrus_bitblt_fill_nop, }" data-ref="_M/ROP_NOP2">ROP_NOP2</a>(<a class="tu ref" href="#cirrus_bitblt_fill_nop" title='cirrus_bitblt_fill_nop' data-ref="cirrus_bitblt_fill_nop">cirrus_bitblt_fill_nop</a>),</td></tr>
<tr><th id="634">634</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_src_and_notdst_8, cirrus_fill_src_and_notdst_16, cirrus_fill_src_and_notdst_24, cirrus_fill_src_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_src_and_notdst),</td></tr>
<tr><th id="635">635</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_notdst_8, cirrus_fill_notdst_16, cirrus_fill_notdst_24, cirrus_fill_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_notdst),</td></tr>
<tr><th id="636">636</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_src_8, cirrus_fill_src_16, cirrus_fill_src_24, cirrus_fill_src_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_src),</td></tr>
<tr><th id="637">637</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_1_8, cirrus_fill_1_16, cirrus_fill_1_24, cirrus_fill_1_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_1),</td></tr>
<tr><th id="638">638</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_notsrc_and_dst_8, cirrus_fill_notsrc_and_dst_16, cirrus_fill_notsrc_and_dst_24, cirrus_fill_notsrc_and_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_notsrc_and_dst),</td></tr>
<tr><th id="639">639</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_src_xor_dst_8, cirrus_fill_src_xor_dst_16, cirrus_fill_src_xor_dst_24, cirrus_fill_src_xor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_src_xor_dst),</td></tr>
<tr><th id="640">640</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_src_or_dst_8, cirrus_fill_src_or_dst_16, cirrus_fill_src_or_dst_24, cirrus_fill_src_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_src_or_dst),</td></tr>
<tr><th id="641">641</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_notsrc_or_notdst_8, cirrus_fill_notsrc_or_notdst_16, cirrus_fill_notsrc_or_notdst_24, cirrus_fill_notsrc_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_notsrc_or_notdst),</td></tr>
<tr><th id="642">642</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_src_notxor_dst_8, cirrus_fill_src_notxor_dst_16, cirrus_fill_src_notxor_dst_24, cirrus_fill_src_notxor_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_src_notxor_dst),</td></tr>
<tr><th id="643">643</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_src_or_notdst_8, cirrus_fill_src_or_notdst_16, cirrus_fill_src_or_notdst_24, cirrus_fill_src_or_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_src_or_notdst),</td></tr>
<tr><th id="644">644</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_notsrc_8, cirrus_fill_notsrc_16, cirrus_fill_notsrc_24, cirrus_fill_notsrc_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_notsrc),</td></tr>
<tr><th id="645">645</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_notsrc_or_dst_8, cirrus_fill_notsrc_or_dst_16, cirrus_fill_notsrc_or_dst_24, cirrus_fill_notsrc_or_dst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_notsrc_or_dst),</td></tr>
<tr><th id="646">646</th><td>    <a class="macro" href="#521" title="{ cirrus_fill_notsrc_and_notdst_8, cirrus_fill_notsrc_and_notdst_16, cirrus_fill_notsrc_and_notdst_24, cirrus_fill_notsrc_and_notdst_32, }" data-ref="_M/ROP2">ROP2</a>(cirrus_fill_notsrc_and_notdst),</td></tr>
<tr><th id="647">647</th><td>};</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="cirrus_bitblt_fgcol" title='cirrus_bitblt_fgcol' data-type='void cirrus_bitblt_fgcol(CirrusVGAState * s)' data-ref="cirrus_bitblt_fgcol">cirrus_bitblt_fgcol</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col8 decl" id="7518s" title='s' data-type='CirrusVGAState *' data-ref="7518s">s</dfn>)</td></tr>
<tr><th id="650">650</th><td>{</td></tr>
<tr><th id="651">651</th><td>    <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="7519color" title='color' data-type='unsigned int' data-ref="7519color">color</dfn>;</td></tr>
<tr><th id="652">652</th><td>    <b>switch</b> (<a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a>) {</td></tr>
<tr><th id="653">653</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="654">654</th><td>        <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_fgcol" title='CirrusVGAState::cirrus_blt_fgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_fgcol">cirrus_blt_fgcol</a> = <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a>;</td></tr>
<tr><th id="655">655</th><td>        <b>break</b>;</td></tr>
<tr><th id="656">656</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="657">657</th><td>        <a class="local col9 ref" href="#7519color" title='color' data-ref="7519color">color</a> = <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a> | (<a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x11</var>] &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="658">658</th><td>        <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_fgcol" title='CirrusVGAState::cirrus_blt_fgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_fgcol">cirrus_blt_fgcol</a> = <a class="ref" href="../../include/qemu/bswap.h.html#166" title='le16_to_cpu' data-ref="le16_to_cpu">le16_to_cpu</a>(<a class="local col9 ref" href="#7519color" title='color' data-ref="7519color">color</a>);</td></tr>
<tr><th id="659">659</th><td>        <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="661">661</th><td>        <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_fgcol" title='CirrusVGAState::cirrus_blt_fgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_fgcol">cirrus_blt_fgcol</a> = <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a> |</td></tr>
<tr><th id="662">662</th><td>            (<a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x11</var>] &lt;&lt; <var>8</var>) | (<a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x13</var>] &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="663">663</th><td>        <b>break</b>;</td></tr>
<tr><th id="664">664</th><td>    <b>default</b>:</td></tr>
<tr><th id="665">665</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="666">666</th><td>        <a class="local col9 ref" href="#7519color" title='color' data-ref="7519color">color</a> = <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a> | (<a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x11</var>] &lt;&lt; <var>8</var>) |</td></tr>
<tr><th id="667">667</th><td>            (<a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x13</var>] &lt;&lt; <var>16</var>) | (<a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x15</var>] &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="668">668</th><td>        <a class="local col8 ref" href="#7518s" title='s' data-ref="7518s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_fgcol" title='CirrusVGAState::cirrus_blt_fgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_fgcol">cirrus_blt_fgcol</a> = <a class="ref" href="../../include/qemu/bswap.h.html#167" title='le32_to_cpu' data-ref="le32_to_cpu">le32_to_cpu</a>(<a class="local col9 ref" href="#7519color" title='color' data-ref="7519color">color</a>);</td></tr>
<tr><th id="669">669</th><td>        <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>    }</td></tr>
<tr><th id="671">671</th><td>}</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="cirrus_bitblt_bgcol" title='cirrus_bitblt_bgcol' data-type='void cirrus_bitblt_bgcol(CirrusVGAState * s)' data-ref="cirrus_bitblt_bgcol">cirrus_bitblt_bgcol</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="7520s" title='s' data-type='CirrusVGAState *' data-ref="7520s">s</dfn>)</td></tr>
<tr><th id="674">674</th><td>{</td></tr>
<tr><th id="675">675</th><td>    <em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="7521color" title='color' data-type='unsigned int' data-ref="7521color">color</dfn>;</td></tr>
<tr><th id="676">676</th><td>    <b>switch</b> (<a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a>) {</td></tr>
<tr><th id="677">677</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="678">678</th><td>        <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_bgcol" title='CirrusVGAState::cirrus_blt_bgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_bgcol">cirrus_blt_bgcol</a> = <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a>;</td></tr>
<tr><th id="679">679</th><td>        <b>break</b>;</td></tr>
<tr><th id="680">680</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="681">681</th><td>        <a class="local col1 ref" href="#7521color" title='color' data-ref="7521color">color</a> = <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a> | (<a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x10</var>] &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="682">682</th><td>        <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_bgcol" title='CirrusVGAState::cirrus_blt_bgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_bgcol">cirrus_blt_bgcol</a> = <a class="ref" href="../../include/qemu/bswap.h.html#166" title='le16_to_cpu' data-ref="le16_to_cpu">le16_to_cpu</a>(<a class="local col1 ref" href="#7521color" title='color' data-ref="7521color">color</a>);</td></tr>
<tr><th id="683">683</th><td>        <b>break</b>;</td></tr>
<tr><th id="684">684</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="685">685</th><td>        <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_bgcol" title='CirrusVGAState::cirrus_blt_bgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_bgcol">cirrus_blt_bgcol</a> = <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a> |</td></tr>
<tr><th id="686">686</th><td>            (<a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x10</var>] &lt;&lt; <var>8</var>) | (<a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x12</var>] &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="687">687</th><td>        <b>break</b>;</td></tr>
<tr><th id="688">688</th><td>    <b>default</b>:</td></tr>
<tr><th id="689">689</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="690">690</th><td>        <a class="local col1 ref" href="#7521color" title='color' data-ref="7521color">color</a> = <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a> | (<a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x10</var>] &lt;&lt; <var>8</var>) |</td></tr>
<tr><th id="691">691</th><td>            (<a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x12</var>] &lt;&lt; <var>16</var>) | (<a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x14</var>] &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="692">692</th><td>        <a class="local col0 ref" href="#7520s" title='s' data-ref="7520s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_bgcol" title='CirrusVGAState::cirrus_blt_bgcol' data-use='w' data-ref="CirrusVGAState::cirrus_blt_bgcol">cirrus_blt_bgcol</a> = <a class="ref" href="../../include/qemu/bswap.h.html#167" title='le32_to_cpu' data-ref="le32_to_cpu">le32_to_cpu</a>(<a class="local col1 ref" href="#7521color" title='color' data-ref="7521color">color</a>);</td></tr>
<tr><th id="693">693</th><td>        <b>break</b>;</td></tr>
<tr><th id="694">694</th><td>    }</td></tr>
<tr><th id="695">695</th><td>}</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_invalidate_region" title='cirrus_invalidate_region' data-type='void cirrus_invalidate_region(CirrusVGAState * s, int off_begin, int off_pitch, int bytesperline, int lines)' data-ref="cirrus_invalidate_region">cirrus_invalidate_region</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col2 decl" id="7522s" title='s' data-type='CirrusVGAState *' data-ref="7522s">s</dfn>, <em>int</em> <dfn class="local col3 decl" id="7523off_begin" title='off_begin' data-type='int' data-ref="7523off_begin">off_begin</dfn>,</td></tr>
<tr><th id="698">698</th><td>				     <em>int</em> <dfn class="local col4 decl" id="7524off_pitch" title='off_pitch' data-type='int' data-ref="7524off_pitch">off_pitch</dfn>, <em>int</em> <dfn class="local col5 decl" id="7525bytesperline" title='bytesperline' data-type='int' data-ref="7525bytesperline">bytesperline</dfn>,</td></tr>
<tr><th id="699">699</th><td>				     <em>int</em> <dfn class="local col6 decl" id="7526lines" title='lines' data-type='int' data-ref="7526lines">lines</dfn>)</td></tr>
<tr><th id="700">700</th><td>{</td></tr>
<tr><th id="701">701</th><td>    <em>int</em> <dfn class="local col7 decl" id="7527y" title='y' data-type='int' data-ref="7527y">y</dfn>;</td></tr>
<tr><th id="702">702</th><td>    <em>int</em> <dfn class="local col8 decl" id="7528off_cur" title='off_cur' data-type='int' data-ref="7528off_cur">off_cur</dfn>;</td></tr>
<tr><th id="703">703</th><td>    <em>int</em> <dfn class="local col9 decl" id="7529off_cur_end" title='off_cur_end' data-type='int' data-ref="7529off_cur_end">off_cur_end</dfn>;</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (<a class="local col4 ref" href="#7524off_pitch" title='off_pitch' data-ref="7524off_pitch">off_pitch</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="706">706</th><td>        <a class="local col3 ref" href="#7523off_begin" title='off_begin' data-ref="7523off_begin">off_begin</a> -= <a class="local col5 ref" href="#7525bytesperline" title='bytesperline' data-ref="7525bytesperline">bytesperline</a> - <var>1</var>;</td></tr>
<tr><th id="707">707</th><td>    }</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>    <b>for</b> (<a class="local col7 ref" href="#7527y" title='y' data-ref="7527y">y</a> = <var>0</var>; <a class="local col7 ref" href="#7527y" title='y' data-ref="7527y">y</a> &lt; <a class="local col6 ref" href="#7526lines" title='lines' data-ref="7526lines">lines</a>; <a class="local col7 ref" href="#7527y" title='y' data-ref="7527y">y</a>++) {</td></tr>
<tr><th id="710">710</th><td>        <a class="local col8 ref" href="#7528off_cur" title='off_cur' data-ref="7528off_cur">off_cur</a> = <a class="local col3 ref" href="#7523off_begin" title='off_begin' data-ref="7523off_begin">off_begin</a>;</td></tr>
<tr><th id="711">711</th><td>        <a class="local col9 ref" href="#7529off_cur_end" title='off_cur_end' data-ref="7529off_cur_end">off_cur_end</a> = ((<a class="local col8 ref" href="#7528off_cur" title='off_cur' data-ref="7528off_cur">off_cur</a> + <a class="local col5 ref" href="#7525bytesperline" title='bytesperline' data-ref="7525bytesperline">bytesperline</a> - <var>1</var>) &amp; <a class="local col2 ref" href="#7522s" title='s' data-ref="7522s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>) + <var>1</var>;</td></tr>
<tr><th id="712">712</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((off_cur_end &gt;= off_cur) ? (void) (0) : __assert_fail (&quot;off_cur_end &gt;= off_cur&quot;, &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 712, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#7529off_cur_end" title='off_cur_end' data-ref="7529off_cur_end">off_cur_end</a> &gt;= <a class="local col8 ref" href="#7528off_cur" title='off_cur' data-ref="7528off_cur">off_cur</a>);</td></tr>
<tr><th id="713">713</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_dirty" title='memory_region_set_dirty' data-ref="memory_region_set_dirty">memory_region_set_dirty</a>(&amp;<a class="local col2 ref" href="#7522s" title='s' data-ref="7522s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>, <a class="local col8 ref" href="#7528off_cur" title='off_cur' data-ref="7528off_cur">off_cur</a>, <a class="local col9 ref" href="#7529off_cur_end" title='off_cur_end' data-ref="7529off_cur_end">off_cur_end</a> - <a class="local col8 ref" href="#7528off_cur" title='off_cur' data-ref="7528off_cur">off_cur</a>);</td></tr>
<tr><th id="714">714</th><td>        <a class="local col3 ref" href="#7523off_begin" title='off_begin' data-ref="7523off_begin">off_begin</a> += <a class="local col4 ref" href="#7524off_pitch" title='off_pitch' data-ref="7524off_pitch">off_pitch</a>;</td></tr>
<tr><th id="715">715</th><td>    }</td></tr>
<tr><th id="716">716</th><td>}</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_bitblt_common_patterncopy" title='cirrus_bitblt_common_patterncopy' data-type='int cirrus_bitblt_common_patterncopy(CirrusVGAState * s)' data-ref="cirrus_bitblt_common_patterncopy">cirrus_bitblt_common_patterncopy</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="7530s" title='s' data-type='CirrusVGAState *' data-ref="7530s">s</dfn>)</td></tr>
<tr><th id="719">719</th><td>{</td></tr>
<tr><th id="720">720</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="7531patternsize" title='patternsize' data-type='uint32_t' data-ref="7531patternsize">patternsize</dfn>;</td></tr>
<tr><th id="721">721</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col2 decl" id="7532videosrc" title='videosrc' data-type='_Bool' data-ref="7532videosrc">videosrc</dfn> = !<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='r' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>    <b>if</b> (<a class="local col2 ref" href="#7532videosrc" title='videosrc' data-ref="7532videosrc">videosrc</a>) {</td></tr>
<tr><th id="724">724</th><td>        <b>switch</b> (<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::get_bpp" title='VGACommonState::get_bpp' data-ref="VGACommonState::get_bpp">get_bpp</a>(&amp;<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>)) {</td></tr>
<tr><th id="725">725</th><td>        <b>case</b> <var>8</var>:</td></tr>
<tr><th id="726">726</th><td>            <a class="local col1 ref" href="#7531patternsize" title='patternsize' data-ref="7531patternsize">patternsize</a> = <var>64</var>;</td></tr>
<tr><th id="727">727</th><td>            <b>break</b>;</td></tr>
<tr><th id="728">728</th><td>        <b>case</b> <var>15</var>:</td></tr>
<tr><th id="729">729</th><td>        <b>case</b> <var>16</var>:</td></tr>
<tr><th id="730">730</th><td>            <a class="local col1 ref" href="#7531patternsize" title='patternsize' data-ref="7531patternsize">patternsize</a> = <var>128</var>;</td></tr>
<tr><th id="731">731</th><td>            <b>break</b>;</td></tr>
<tr><th id="732">732</th><td>        <b>case</b> <var>24</var>:</td></tr>
<tr><th id="733">733</th><td>        <b>case</b> <var>32</var>:</td></tr>
<tr><th id="734">734</th><td>        <b>default</b>:</td></tr>
<tr><th id="735">735</th><td>            <a class="local col1 ref" href="#7531patternsize" title='patternsize' data-ref="7531patternsize">patternsize</a> = <var>256</var>;</td></tr>
<tr><th id="736">736</th><td>            <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>        }</td></tr>
<tr><th id="738">738</th><td>        <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a> &amp;= ~(<a class="local col1 ref" href="#7531patternsize" title='patternsize' data-ref="7531patternsize">patternsize</a> - <var>1</var>);</td></tr>
<tr><th id="739">739</th><td>        <b>if</b> (<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a> + <a class="local col1 ref" href="#7531patternsize" title='patternsize' data-ref="7531patternsize">patternsize</a> &gt; <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size" title='VGACommonState::vram_size' data-ref="VGACommonState::vram_size">vram_size</a>) {</td></tr>
<tr><th id="740">740</th><td>            <b>return</b> <var>0</var>;</td></tr>
<tr><th id="741">741</th><td>        }</td></tr>
<tr><th id="742">742</th><td>    }</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>    <b>if</b> (<a class="tu ref" href="#blit_is_unsafe" title='blit_is_unsafe' data-use='c' data-ref="blit_is_unsafe">blit_is_unsafe</a>(<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>, <span class="macro" title="1" data-ref="_M/true">true</span>)) {</td></tr>
<tr><th id="745">745</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="746">746</th><td>    }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>    (*<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='r' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a>) (<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>, <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>,</td></tr>
<tr><th id="749">749</th><td>                      <a class="local col2 ref" href="#7532videosrc" title='videosrc' data-ref="7532videosrc">videosrc</a> ? <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a> : <var>0</var>,</td></tr>
<tr><th id="750">750</th><td>                      <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>, <var>0</var>,</td></tr>
<tr><th id="751">751</th><td>                      <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>, <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="752">752</th><td>    <a class="tu ref" href="#cirrus_invalidate_region" title='cirrus_invalidate_region' data-use='c' data-ref="cirrus_invalidate_region">cirrus_invalidate_region</a>(<a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>, <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>,</td></tr>
<tr><th id="753">753</th><td>                             <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>, <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>,</td></tr>
<tr><th id="754">754</th><td>                             <a class="local col0 ref" href="#7530s" title='s' data-ref="7530s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="755">755</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="756">756</th><td>}</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><i  data-doc="cirrus_bitblt_solidfill">/* fill */</i></td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_bitblt_solidfill" title='cirrus_bitblt_solidfill' data-type='int cirrus_bitblt_solidfill(CirrusVGAState * s, int blt_rop)' data-ref="cirrus_bitblt_solidfill">cirrus_bitblt_solidfill</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col3 decl" id="7533s" title='s' data-type='CirrusVGAState *' data-ref="7533s">s</dfn>, <em>int</em> <dfn class="local col4 decl" id="7534blt_rop" title='blt_rop' data-type='int' data-ref="7534blt_rop">blt_rop</dfn>)</td></tr>
<tr><th id="761">761</th><td>{</td></tr>
<tr><th id="762">762</th><td>    <a class="typedef" href="#cirrus_fill_t" title='cirrus_fill_t' data-type='void (*)(struct CirrusVGAState *, uint32_t, int, int, int)' data-ref="cirrus_fill_t">cirrus_fill_t</a> <dfn class="local col5 decl" id="7535rop_func" title='rop_func' data-type='cirrus_fill_t' data-ref="7535rop_func">rop_func</dfn>;</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>    <b>if</b> (<a class="tu ref" href="#blit_is_unsafe" title='blit_is_unsafe' data-use='c' data-ref="blit_is_unsafe">blit_is_unsafe</a>(<a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>, <span class="macro" title="1" data-ref="_M/true">true</span>)) {</td></tr>
<tr><th id="765">765</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="766">766</th><td>    }</td></tr>
<tr><th id="767">767</th><td>    <a class="local col5 ref" href="#7535rop_func" title='rop_func' data-ref="7535rop_func">rop_func</a> = <a class="tu ref" href="#cirrus_fill" title='cirrus_fill' data-use='r' data-ref="cirrus_fill">cirrus_fill</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col4 ref" href="#7534blt_rop" title='blt_rop' data-ref="7534blt_rop">blt_rop</a>]][<a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="768">768</th><td>    <a class="local col5 ref" href="#7535rop_func" title='rop_func' data-ref="7535rop_func">rop_func</a>(<a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>, <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>,</td></tr>
<tr><th id="769">769</th><td>             <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>,</td></tr>
<tr><th id="770">770</th><td>             <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>, <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="771">771</th><td>    <a class="tu ref" href="#cirrus_invalidate_region" title='cirrus_invalidate_region' data-use='c' data-ref="cirrus_invalidate_region">cirrus_invalidate_region</a>(<a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>, <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>,</td></tr>
<tr><th id="772">772</th><td>			     <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>, <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>,</td></tr>
<tr><th id="773">773</th><td>			     <a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="774">774</th><td>    <a class="tu ref" href="#cirrus_bitblt_reset" title='cirrus_bitblt_reset' data-use='c' data-ref="cirrus_bitblt_reset">cirrus_bitblt_reset</a>(<a class="local col3 ref" href="#7533s" title='s' data-ref="7533s">s</a>);</td></tr>
<tr><th id="775">775</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="776">776</th><td>}</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><i  data-doc="cirrus_bitblt_videotovideo_patterncopy">/***************************************</i></td></tr>
<tr><th id="779">779</th><td><i  data-doc="cirrus_bitblt_videotovideo_patterncopy"> *</i></td></tr>
<tr><th id="780">780</th><td><i  data-doc="cirrus_bitblt_videotovideo_patterncopy"> *  bitblt (video-to-video)</i></td></tr>
<tr><th id="781">781</th><td><i  data-doc="cirrus_bitblt_videotovideo_patterncopy"> *</i></td></tr>
<tr><th id="782">782</th><td><i  data-doc="cirrus_bitblt_videotovideo_patterncopy"> ***************************************/</i></td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_bitblt_videotovideo_patterncopy" title='cirrus_bitblt_videotovideo_patterncopy' data-type='int cirrus_bitblt_videotovideo_patterncopy(CirrusVGAState * s)' data-ref="cirrus_bitblt_videotovideo_patterncopy">cirrus_bitblt_videotovideo_patterncopy</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col6 decl" id="7536s" title='s' data-type='CirrusVGAState *' data-ref="7536s">s</dfn>)</td></tr>
<tr><th id="785">785</th><td>{</td></tr>
<tr><th id="786">786</th><td>    <b>return</b> <a class="tu ref" href="#cirrus_bitblt_common_patterncopy" title='cirrus_bitblt_common_patterncopy' data-use='c' data-ref="cirrus_bitblt_common_patterncopy">cirrus_bitblt_common_patterncopy</a>(<a class="local col6 ref" href="#7536s" title='s' data-ref="7536s">s</a>);</td></tr>
<tr><th id="787">787</th><td>}</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_do_copy" title='cirrus_do_copy' data-type='int cirrus_do_copy(CirrusVGAState * s, int dst, int src, int w, int h)' data-ref="cirrus_do_copy">cirrus_do_copy</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col7 decl" id="7537s" title='s' data-type='CirrusVGAState *' data-ref="7537s">s</dfn>, <em>int</em> <dfn class="local col8 decl" id="7538dst" title='dst' data-type='int' data-ref="7538dst">dst</dfn>, <em>int</em> <dfn class="local col9 decl" id="7539src" title='src' data-type='int' data-ref="7539src">src</dfn>, <em>int</em> <dfn class="local col0 decl" id="7540w" title='w' data-type='int' data-ref="7540w">w</dfn>, <em>int</em> <dfn class="local col1 decl" id="7541h" title='h' data-type='int' data-ref="7541h">h</dfn>)</td></tr>
<tr><th id="790">790</th><td>{</td></tr>
<tr><th id="791">791</th><td>    <em>int</em> <dfn class="local col2 decl" id="7542sx" title='sx' data-type='int' data-ref="7542sx">sx</dfn> = <var>0</var>, <dfn class="local col3 decl" id="7543sy" title='sy' data-type='int' data-ref="7543sy">sy</dfn> = <var>0</var>;</td></tr>
<tr><th id="792">792</th><td>    <em>int</em> <dfn class="local col4 decl" id="7544dx" title='dx' data-type='int' data-ref="7544dx">dx</dfn> = <var>0</var>, <dfn class="local col5 decl" id="7545dy" title='dy' data-type='int' data-ref="7545dy">dy</dfn> = <var>0</var>;</td></tr>
<tr><th id="793">793</th><td>    <em>int</em> <dfn class="local col6 decl" id="7546depth" title='depth' data-type='int' data-ref="7546depth">depth</dfn> = <var>0</var>;</td></tr>
<tr><th id="794">794</th><td>    <em>int</em> <dfn class="local col7 decl" id="7547notify" title='notify' data-type='int' data-ref="7547notify">notify</dfn> = <var>0</var>;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>    <i>/* make sure to only copy if it's a plain copy ROP */</i></td></tr>
<tr><th id="797">797</th><td>    <b>if</b> (*<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='r' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> == <a class="ref" href="cirrus_vga_rop.h.html#79" title='cirrus_bitblt_rop_fwd_src' data-ref="cirrus_bitblt_rop_fwd_src">cirrus_bitblt_rop_fwd_src</a> ||</td></tr>
<tr><th id="798">798</th><td>        *<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='r' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> == <a class="ref" href="cirrus_vga_rop.h.html#105" title='cirrus_bitblt_rop_bkwd_src' data-ref="cirrus_bitblt_rop_bkwd_src">cirrus_bitblt_rop_bkwd_src</a>) {</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>        <em>int</em> <dfn class="local col8 decl" id="7548width" title='width' data-type='int' data-ref="7548width">width</dfn>, <dfn class="local col9 decl" id="7549height" title='height' data-type='int' data-ref="7549height">height</dfn>;</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>        <a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a> = <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::get_bpp" title='VGACommonState::get_bpp' data-ref="VGACommonState::get_bpp">get_bpp</a>(&amp;<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>) / <var>8</var>;</td></tr>
<tr><th id="803">803</th><td>        <b>if</b> (!<a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a>) {</td></tr>
<tr><th id="804">804</th><td>            <b>return</b> <var>0</var>;</td></tr>
<tr><th id="805">805</th><td>        }</td></tr>
<tr><th id="806">806</th><td>        <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::get_resolution" title='VGACommonState::get_resolution' data-ref="VGACommonState::get_resolution">get_resolution</a>(&amp;<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>, &amp;<a class="local col8 ref" href="#7548width" title='width' data-ref="7548width">width</a>, &amp;<a class="local col9 ref" href="#7549height" title='height' data-ref="7549height">height</a>);</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>        <i>/* extra x, y */</i></td></tr>
<tr><th id="809">809</th><td>        <a class="local col2 ref" href="#7542sx" title='sx' data-ref="7542sx">sx</a> = (<a class="local col9 ref" href="#7539src" title='src' data-ref="7539src">src</a> % <a class="macro" href="../../../include/glib-2.0/glib/gmacros.h.html#294" title="(((s-&gt;cirrus_blt_srcpitch) &lt; 0) ? -(s-&gt;cirrus_blt_srcpitch) : (s-&gt;cirrus_blt_srcpitch))" data-ref="_M/ABS">ABS</a>(<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>)) / <a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a>;</td></tr>
<tr><th id="810">810</th><td>        <a class="local col3 ref" href="#7543sy" title='sy' data-ref="7543sy">sy</a> = (<a class="local col9 ref" href="#7539src" title='src' data-ref="7539src">src</a> / <a class="macro" href="../../../include/glib-2.0/glib/gmacros.h.html#294" title="(((s-&gt;cirrus_blt_srcpitch) &lt; 0) ? -(s-&gt;cirrus_blt_srcpitch) : (s-&gt;cirrus_blt_srcpitch))" data-ref="_M/ABS">ABS</a>(<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>));</td></tr>
<tr><th id="811">811</th><td>        <a class="local col4 ref" href="#7544dx" title='dx' data-ref="7544dx">dx</a> = (<a class="local col8 ref" href="#7538dst" title='dst' data-ref="7538dst">dst</a> % <a class="macro" href="../../../include/glib-2.0/glib/gmacros.h.html#294" title="(((s-&gt;cirrus_blt_dstpitch) &lt; 0) ? -(s-&gt;cirrus_blt_dstpitch) : (s-&gt;cirrus_blt_dstpitch))" data-ref="_M/ABS">ABS</a>(<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>)) / <a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a>;</td></tr>
<tr><th id="812">812</th><td>        <a class="local col5 ref" href="#7545dy" title='dy' data-ref="7545dy">dy</a> = (<a class="local col8 ref" href="#7538dst" title='dst' data-ref="7538dst">dst</a> / <a class="macro" href="../../../include/glib-2.0/glib/gmacros.h.html#294" title="(((s-&gt;cirrus_blt_dstpitch) &lt; 0) ? -(s-&gt;cirrus_blt_dstpitch) : (s-&gt;cirrus_blt_dstpitch))" data-ref="_M/ABS">ABS</a>(<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>));</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>        <i>/* normalize width */</i></td></tr>
<tr><th id="815">815</th><td>        <a class="local col0 ref" href="#7540w" title='w' data-ref="7540w">w</a> /= <a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>        <i>/* if we're doing a backward copy, we have to adjust</i></td></tr>
<tr><th id="818">818</th><td><i>           our x/y to be the upper left corner (instead of the lower</i></td></tr>
<tr><th id="819">819</th><td><i>           right corner) */</i></td></tr>
<tr><th id="820">820</th><td>        <b>if</b> (<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="821">821</th><td>            <a class="local col2 ref" href="#7542sx" title='sx' data-ref="7542sx">sx</a> -= (<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> / <a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a>) - <var>1</var>;</td></tr>
<tr><th id="822">822</th><td>            <a class="local col4 ref" href="#7544dx" title='dx' data-ref="7544dx">dx</a> -= (<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> / <a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a>) - <var>1</var>;</td></tr>
<tr><th id="823">823</th><td>            <a class="local col3 ref" href="#7543sy" title='sy' data-ref="7543sy">sy</a> -= <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a> - <var>1</var>;</td></tr>
<tr><th id="824">824</th><td>            <a class="local col5 ref" href="#7545dy" title='dy' data-ref="7545dy">dy</a> -= <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a> - <var>1</var>;</td></tr>
<tr><th id="825">825</th><td>        }</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>        <i>/* are we in the visible portion of memory? */</i></td></tr>
<tr><th id="828">828</th><td>        <b>if</b> (<a class="local col2 ref" href="#7542sx" title='sx' data-ref="7542sx">sx</a> &gt;= <var>0</var> &amp;&amp; <a class="local col3 ref" href="#7543sy" title='sy' data-ref="7543sy">sy</a> &gt;= <var>0</var> &amp;&amp; <a class="local col4 ref" href="#7544dx" title='dx' data-ref="7544dx">dx</a> &gt;= <var>0</var> &amp;&amp; <a class="local col5 ref" href="#7545dy" title='dy' data-ref="7545dy">dy</a> &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="829">829</th><td>            (<a class="local col2 ref" href="#7542sx" title='sx' data-ref="7542sx">sx</a> + <a class="local col0 ref" href="#7540w" title='w' data-ref="7540w">w</a>) &lt;= <a class="local col8 ref" href="#7548width" title='width' data-ref="7548width">width</a> &amp;&amp; (<a class="local col3 ref" href="#7543sy" title='sy' data-ref="7543sy">sy</a> + <a class="local col1 ref" href="#7541h" title='h' data-ref="7541h">h</a>) &lt;= <a class="local col9 ref" href="#7549height" title='height' data-ref="7549height">height</a> &amp;&amp;</td></tr>
<tr><th id="830">830</th><td>            (<a class="local col4 ref" href="#7544dx" title='dx' data-ref="7544dx">dx</a> + <a class="local col0 ref" href="#7540w" title='w' data-ref="7540w">w</a>) &lt;= <a class="local col8 ref" href="#7548width" title='width' data-ref="7548width">width</a> &amp;&amp; (<a class="local col5 ref" href="#7545dy" title='dy' data-ref="7545dy">dy</a> + <a class="local col1 ref" href="#7541h" title='h' data-ref="7541h">h</a>) &lt;= <a class="local col9 ref" href="#7549height" title='height' data-ref="7549height">height</a>) {</td></tr>
<tr><th id="831">831</th><td>            <a class="local col7 ref" href="#7547notify" title='notify' data-ref="7547notify">notify</a> = <var>1</var>;</td></tr>
<tr><th id="832">832</th><td>        }</td></tr>
<tr><th id="833">833</th><td>    }</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>    (*<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='r' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a>) (<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>, <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>,</td></tr>
<tr><th id="836">836</th><td>                      <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a>,</td></tr>
<tr><th id="837">837</th><td>		      <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>, <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>,</td></tr>
<tr><th id="838">838</th><td>		      <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>, <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>    <b>if</b> (<a class="local col7 ref" href="#7547notify" title='notify' data-ref="7547notify">notify</a>) {</td></tr>
<tr><th id="841">841</th><td>        <a class="ref" href="../../include/ui/console.h.html#dpy_gfx_update" title='dpy_gfx_update' data-ref="dpy_gfx_update">dpy_gfx_update</a>(<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::con" title='VGACommonState::con' data-ref="VGACommonState::con">con</a>, <a class="local col4 ref" href="#7544dx" title='dx' data-ref="7544dx">dx</a>, <a class="local col5 ref" href="#7545dy" title='dy' data-ref="7545dy">dy</a>,</td></tr>
<tr><th id="842">842</th><td>                       <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> / <a class="local col6 ref" href="#7546depth" title='depth' data-ref="7546depth">depth</a>,</td></tr>
<tr><th id="843">843</th><td>                       <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="844">844</th><td>    }</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>    <i>/* we don't have to notify the display that this portion has</i></td></tr>
<tr><th id="847">847</th><td><i>       changed since qemu_console_copy implies this */</i></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>    <a class="tu ref" href="#cirrus_invalidate_region" title='cirrus_invalidate_region' data-use='c' data-ref="cirrus_invalidate_region">cirrus_invalidate_region</a>(<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>, <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>,</td></tr>
<tr><th id="850">850</th><td>				<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>, <a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>,</td></tr>
<tr><th id="851">851</th><td>				<a class="local col7 ref" href="#7537s" title='s' data-ref="7537s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="854">854</th><td>}</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_bitblt_videotovideo_copy" title='cirrus_bitblt_videotovideo_copy' data-type='int cirrus_bitblt_videotovideo_copy(CirrusVGAState * s)' data-ref="cirrus_bitblt_videotovideo_copy">cirrus_bitblt_videotovideo_copy</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col0 decl" id="7550s" title='s' data-type='CirrusVGAState *' data-ref="7550s">s</dfn>)</td></tr>
<tr><th id="857">857</th><td>{</td></tr>
<tr><th id="858">858</th><td>    <b>if</b> (<a class="tu ref" href="#blit_is_unsafe" title='blit_is_unsafe' data-use='c' data-ref="blit_is_unsafe">blit_is_unsafe</a>(<a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>, <span class="macro" title="0" data-ref="_M/false">false</span>))</td></tr>
<tr><th id="859">859</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>    <b>return</b> <a class="tu ref" href="#cirrus_do_copy" title='cirrus_do_copy' data-use='c' data-ref="cirrus_do_copy">cirrus_do_copy</a>(<a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>, <a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a> - <a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::start_addr" title='VGACommonState::start_addr' data-ref="VGACommonState::start_addr">start_addr</a>,</td></tr>
<tr><th id="862">862</th><td>            <a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a> - <a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::start_addr" title='VGACommonState::start_addr' data-ref="VGACommonState::start_addr">start_addr</a>,</td></tr>
<tr><th id="863">863</th><td>            <a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>, <a class="local col0 ref" href="#7550s" title='s' data-ref="7550s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>);</td></tr>
<tr><th id="864">864</th><td>}</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><i  data-doc="cirrus_bitblt_cputovideo_next">/***************************************</i></td></tr>
<tr><th id="867">867</th><td><i  data-doc="cirrus_bitblt_cputovideo_next"> *</i></td></tr>
<tr><th id="868">868</th><td><i  data-doc="cirrus_bitblt_cputovideo_next"> *  bitblt (cpu-to-video)</i></td></tr>
<tr><th id="869">869</th><td><i  data-doc="cirrus_bitblt_cputovideo_next"> *</i></td></tr>
<tr><th id="870">870</th><td><i  data-doc="cirrus_bitblt_cputovideo_next"> ***************************************/</i></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_bitblt_cputovideo_next" title='cirrus_bitblt_cputovideo_next' data-type='void cirrus_bitblt_cputovideo_next(CirrusVGAState * s)' data-ref="cirrus_bitblt_cputovideo_next">cirrus_bitblt_cputovideo_next</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col1 decl" id="7551s" title='s' data-type='CirrusVGAState *' data-ref="7551s">s</dfn>)</td></tr>
<tr><th id="873">873</th><td>{</td></tr>
<tr><th id="874">874</th><td>    <em>int</em> <dfn class="local col2 decl" id="7552copy_count" title='copy_count' data-type='int' data-ref="7552copy_count">copy_count</dfn>;</td></tr>
<tr><th id="875">875</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col3 decl" id="7553end_ptr" title='end_ptr' data-type='uint8_t *' data-ref="7553end_ptr">end_ptr</dfn>;</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>    <b>if</b> (<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='r' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="878">878</th><td>        <b>if</b> (<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#105" title="0x40" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</a>) {</td></tr>
<tr><th id="879">879</th><td>            <a class="tu ref" href="#cirrus_bitblt_common_patterncopy" title='cirrus_bitblt_common_patterncopy' data-use='c' data-ref="cirrus_bitblt_common_patterncopy">cirrus_bitblt_common_patterncopy</a>(<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>);</td></tr>
<tr><th id="880">880</th><td>        <dfn class="lbl" id="7554the_end" data-ref="7554the_end">the_end</dfn>:</td></tr>
<tr><th id="881">881</th><td>            <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='w' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a> = <var>0</var>;</td></tr>
<tr><th id="882">882</th><td>            <a class="tu ref" href="#cirrus_bitblt_reset" title='cirrus_bitblt_reset' data-use='c' data-ref="cirrus_bitblt_reset">cirrus_bitblt_reset</a>(<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>);</td></tr>
<tr><th id="883">883</th><td>        } <b>else</b> {</td></tr>
<tr><th id="884">884</th><td>            <i>/* at least one scan line */</i></td></tr>
<tr><th id="885">885</th><td>            <b>do</b> {</td></tr>
<tr><th id="886">886</th><td>                (*<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='r' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a>)(<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>, <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>,</td></tr>
<tr><th id="887">887</th><td>                                 <var>0</var>, <var>0</var>, <var>0</var>, <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>, <var>1</var>);</td></tr>
<tr><th id="888">888</th><td>                <a class="tu ref" href="#cirrus_invalidate_region" title='cirrus_invalidate_region' data-use='c' data-ref="cirrus_invalidate_region">cirrus_invalidate_region</a>(<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>, <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a>, <var>0</var>,</td></tr>
<tr><th id="889">889</th><td>                                         <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a>, <var>1</var>);</td></tr>
<tr><th id="890">890</th><td>                <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='w' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a> += <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>;</td></tr>
<tr><th id="891">891</th><td>                <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='w' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a> -= <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>;</td></tr>
<tr><th id="892">892</th><td>                <b>if</b> (<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='r' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="893">893</th><td>                    <b>goto</b> <a class="lbl" href="#7554the_end" data-ref="7554the_end">the_end</a>;</td></tr>
<tr><th id="894">894</th><td>                <i>/* more bytes than needed can be transferred because of</i></td></tr>
<tr><th id="895">895</th><td><i>                   word alignment, so we keep them for the next line */</i></td></tr>
<tr><th id="896">896</th><td>                <i>/* XXX: keep alignment to speed up transfer */</i></td></tr>
<tr><th id="897">897</th><td>                <a class="local col3 ref" href="#7553end_ptr" title='end_ptr' data-ref="7553end_ptr">end_ptr</a> = <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='r' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a> + <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>;</td></tr>
<tr><th id="898">898</th><td>                <a class="local col2 ref" href="#7552copy_count" title='copy_count' data-ref="7552copy_count">copy_count</a> = <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a> - <a class="local col3 ref" href="#7553end_ptr" title='end_ptr' data-ref="7553end_ptr">end_ptr</a>;</td></tr>
<tr><th id="899">899</th><td>                <a class="ref" href="../../../include/string.h.html#memmove" title='memmove' data-ref="memmove">memmove</a>(<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='r' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>, <a class="local col3 ref" href="#7553end_ptr" title='end_ptr' data-ref="7553end_ptr">end_ptr</a>, <a class="local col2 ref" href="#7552copy_count" title='copy_count' data-ref="7552copy_count">copy_count</a>);</td></tr>
<tr><th id="900">900</th><td>                <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> = <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='r' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a> + <a class="local col2 ref" href="#7552copy_count" title='copy_count' data-ref="7552copy_count">copy_count</a>;</td></tr>
<tr><th id="901">901</th><td>                <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a> = <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='r' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a> + <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>;</td></tr>
<tr><th id="902">902</th><td>            } <b>while</b> (<a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> &gt;= <a class="local col1 ref" href="#7551s" title='s' data-ref="7551s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>);</td></tr>
<tr><th id="903">903</th><td>        }</td></tr>
<tr><th id="904">904</th><td>    }</td></tr>
<tr><th id="905">905</th><td>}</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><i  data-doc="cirrus_bitblt_reset">/***************************************</i></td></tr>
<tr><th id="908">908</th><td><i  data-doc="cirrus_bitblt_reset"> *</i></td></tr>
<tr><th id="909">909</th><td><i  data-doc="cirrus_bitblt_reset"> *  bitblt wrapper</i></td></tr>
<tr><th id="910">910</th><td><i  data-doc="cirrus_bitblt_reset"> *</i></td></tr>
<tr><th id="911">911</th><td><i  data-doc="cirrus_bitblt_reset"> ***************************************/</i></td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_bitblt_reset" title='cirrus_bitblt_reset' data-type='void cirrus_bitblt_reset(CirrusVGAState * s)' data-ref="cirrus_bitblt_reset">cirrus_bitblt_reset</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col5 decl" id="7555s" title='s' data-type='CirrusVGAState *' data-ref="7555s">s</dfn>)</td></tr>
<tr><th id="914">914</th><td>{</td></tr>
<tr><th id="915">915</th><td>    <em>int</em> <dfn class="local col6 decl" id="7556need_update" title='need_update' data-type='int' data-ref="7556need_update">need_update</dfn>;</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>    <a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x31</var>] &amp;=</td></tr>
<tr><th id="918">918</th><td>	~(<a class="macro" href="#115" title="0x02" data-ref="_M/CIRRUS_BLT_START">CIRRUS_BLT_START</a> | <a class="macro" href="#114" title="0x01" data-ref="_M/CIRRUS_BLT_BUSY">CIRRUS_BLT_BUSY</a> | <a class="macro" href="#117" title="0x10" data-ref="_M/CIRRUS_BLT_FIFOUSED">CIRRUS_BLT_FIFOUSED</a>);</td></tr>
<tr><th id="919">919</th><td>    <a class="local col6 ref" href="#7556need_update" title='need_update' data-ref="7556need_update">need_update</a> = <a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> != &amp;<a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<var>0</var>]</td></tr>
<tr><th id="920">920</th><td>        || <a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a> != &amp;<a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<var>0</var>];</td></tr>
<tr><th id="921">921</th><td>    <a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> = &amp;<a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<var>0</var>];</td></tr>
<tr><th id="922">922</th><td>    <a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a> = &amp;<a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<var>0</var>];</td></tr>
<tr><th id="923">923</th><td>    <a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='w' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a> = <var>0</var>;</td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (!<a class="local col6 ref" href="#7556need_update" title='need_update' data-ref="7556need_update">need_update</a>)</td></tr>
<tr><th id="925">925</th><td>        <b>return</b>;</td></tr>
<tr><th id="926">926</th><td>    <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col5 ref" href="#7555s" title='s' data-ref="7555s">s</a>);</td></tr>
<tr><th id="927">927</th><td>}</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_bitblt_cputovideo" title='cirrus_bitblt_cputovideo' data-type='int cirrus_bitblt_cputovideo(CirrusVGAState * s)' data-ref="cirrus_bitblt_cputovideo">cirrus_bitblt_cputovideo</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col7 decl" id="7557s" title='s' data-type='CirrusVGAState *' data-ref="7557s">s</dfn>)</td></tr>
<tr><th id="930">930</th><td>{</td></tr>
<tr><th id="931">931</th><td>    <em>int</em> <dfn class="local col8 decl" id="7558w" title='w' data-type='int' data-ref="7558w">w</dfn>;</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (<a class="tu ref" href="#blit_is_unsafe" title='blit_is_unsafe' data-use='c' data-ref="blit_is_unsafe">blit_is_unsafe</a>(<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>, <span class="macro" title="1" data-ref="_M/true">true</span>)) {</td></tr>
<tr><th id="934">934</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="935">935</th><td>    }</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='w' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp;= ~<a class="macro" href="#103" title="0x04" data-ref="_M/CIRRUS_BLTMODE_MEMSYSSRC">CIRRUS_BLTMODE_MEMSYSSRC</a>;</td></tr>
<tr><th id="938">938</th><td>    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> = &amp;<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<var>0</var>];</td></tr>
<tr><th id="939">939</th><td>    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a> = &amp;<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='a' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>[<var>0</var>];</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>    <b>if</b> (<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#105" title="0x40" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</a>) {</td></tr>
<tr><th id="942">942</th><td>	<b>if</b> (<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#106" title="0x80" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</a>) {</td></tr>
<tr><th id="943">943</th><td>	    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = <var>8</var>;</td></tr>
<tr><th id="944">944</th><td>	} <b>else</b> {</td></tr>
<tr><th id="945">945</th><td>            <i>/* XXX: check for 24 bpp */</i></td></tr>
<tr><th id="946">946</th><td>	    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = <var>8</var> * <var>8</var> * <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a>;</td></tr>
<tr><th id="947">947</th><td>	}</td></tr>
<tr><th id="948">948</th><td>	<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='w' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a> = <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>;</td></tr>
<tr><th id="949">949</th><td>    } <b>else</b> {</td></tr>
<tr><th id="950">950</th><td>	<b>if</b> (<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#106" title="0x80" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</a>) {</td></tr>
<tr><th id="951">951</th><td>            <a class="local col8 ref" href="#7558w" title='w' data-ref="7558w">w</a> = <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> / <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a>;</td></tr>
<tr><th id="952">952</th><td>            <b>if</b> (<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_modeext" title='CirrusVGAState::cirrus_blt_modeext' data-use='r' data-ref="CirrusVGAState::cirrus_blt_modeext">cirrus_blt_modeext</a> &amp; <a class="macro" href="#144" title="0x01" data-ref="_M/CIRRUS_BLTMODEEXT_DWORDGRANULARITY">CIRRUS_BLTMODEEXT_DWORDGRANULARITY</a>)</td></tr>
<tr><th id="953">953</th><td>                <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = ((<a class="local col8 ref" href="#7558w" title='w' data-ref="7558w">w</a> + <var>31</var>) &gt;&gt; <var>5</var>);</td></tr>
<tr><th id="954">954</th><td>            <b>else</b></td></tr>
<tr><th id="955">955</th><td>                <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = ((<a class="local col8 ref" href="#7558w" title='w' data-ref="7558w">w</a> + <var>7</var>) &gt;&gt; <var>3</var>);</td></tr>
<tr><th id="956">956</th><td>	} <b>else</b> {</td></tr>
<tr><th id="957">957</th><td>            <i>/* always align input size to 32 bits */</i></td></tr>
<tr><th id="958">958</th><td>	    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = (<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='r' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> + <var>3</var>) &amp; ~<var>3</var>;</td></tr>
<tr><th id="959">959</th><td>	}</td></tr>
<tr><th id="960">960</th><td>        <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srccounter" title='CirrusVGAState::cirrus_srccounter' data-use='w' data-ref="CirrusVGAState::cirrus_srccounter">cirrus_srccounter</a> = <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> * <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='r' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a>;</td></tr>
<tr><th id="961">961</th><td>    }</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>    <i>/* the blit_is_unsafe call above should catch this */</i></td></tr>
<tr><th id="964">964</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((s-&gt;cirrus_blt_srcpitch &lt;= (2048 * 4)) ? (void) (0) : __assert_fail (&quot;s-&gt;cirrus_blt_srcpitch &lt;= CIRRUS_BLTBUFSIZE&quot;, &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 964, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> &lt;= <a class="macro" href="#222" title="(2048 * 4)" data-ref="_M/CIRRUS_BLTBUFSIZE">CIRRUS_BLTBUFSIZE</a>);</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> = <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='r' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a>;</td></tr>
<tr><th id="967">967</th><td>    <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a> = <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bltbuf" title='CirrusVGAState::cirrus_bltbuf' data-use='r' data-ref="CirrusVGAState::cirrus_bltbuf">cirrus_bltbuf</a> + <a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>;</td></tr>
<tr><th id="968">968</th><td>    <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col7 ref" href="#7557s" title='s' data-ref="7557s">s</a>);</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_bitblt_videotocpu" title='cirrus_bitblt_videotocpu' data-type='int cirrus_bitblt_videotocpu(CirrusVGAState * s)' data-ref="cirrus_bitblt_videotocpu">cirrus_bitblt_videotocpu</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col9 decl" id="7559s" title='s' data-type='CirrusVGAState *' data-ref="7559s">s</dfn>)</td></tr>
<tr><th id="973">973</th><td>{</td></tr>
<tr><th id="974">974</th><td>    <i>/* XXX */</i></td></tr>
<tr><th id="975">975</th><td><u>#<span data-ppcond="975">ifdef</span> <span class="macro" data-ref="_M/DEBUG_BITBLT">DEBUG_BITBLT</span></u></td></tr>
<tr><th id="976">976</th><td>    printf(<q>"cirrus: bitblt (video to cpu) is not implemented yet\n"</q>);</td></tr>
<tr><th id="977">977</th><td><u>#<span data-ppcond="975">endif</span></u></td></tr>
<tr><th id="978">978</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="979">979</th><td>}</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_bitblt_videotovideo" title='cirrus_bitblt_videotovideo' data-type='int cirrus_bitblt_videotovideo(CirrusVGAState * s)' data-ref="cirrus_bitblt_videotovideo">cirrus_bitblt_videotovideo</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col0 decl" id="7560s" title='s' data-type='CirrusVGAState *' data-ref="7560s">s</dfn>)</td></tr>
<tr><th id="982">982</th><td>{</td></tr>
<tr><th id="983">983</th><td>    <em>int</em> <dfn class="local col1 decl" id="7561ret" title='ret' data-type='int' data-ref="7561ret">ret</dfn>;</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>    <b>if</b> (<a class="local col0 ref" href="#7560s" title='s' data-ref="7560s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#105" title="0x40" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</a>) {</td></tr>
<tr><th id="986">986</th><td>	<a class="local col1 ref" href="#7561ret" title='ret' data-ref="7561ret">ret</a> = <a class="tu ref" href="#cirrus_bitblt_videotovideo_patterncopy" title='cirrus_bitblt_videotovideo_patterncopy' data-use='c' data-ref="cirrus_bitblt_videotovideo_patterncopy">cirrus_bitblt_videotovideo_patterncopy</a>(<a class="local col0 ref" href="#7560s" title='s' data-ref="7560s">s</a>);</td></tr>
<tr><th id="987">987</th><td>    } <b>else</b> {</td></tr>
<tr><th id="988">988</th><td>	<a class="local col1 ref" href="#7561ret" title='ret' data-ref="7561ret">ret</a> = <a class="tu ref" href="#cirrus_bitblt_videotovideo_copy" title='cirrus_bitblt_videotovideo_copy' data-use='c' data-ref="cirrus_bitblt_videotovideo_copy">cirrus_bitblt_videotovideo_copy</a>(<a class="local col0 ref" href="#7560s" title='s' data-ref="7560s">s</a>);</td></tr>
<tr><th id="989">989</th><td>    }</td></tr>
<tr><th id="990">990</th><td>    <b>if</b> (<a class="local col1 ref" href="#7561ret" title='ret' data-ref="7561ret">ret</a>)</td></tr>
<tr><th id="991">991</th><td>	<a class="tu ref" href="#cirrus_bitblt_reset" title='cirrus_bitblt_reset' data-use='c' data-ref="cirrus_bitblt_reset">cirrus_bitblt_reset</a>(<a class="local col0 ref" href="#7560s" title='s' data-ref="7560s">s</a>);</td></tr>
<tr><th id="992">992</th><td>    <b>return</b> <a class="local col1 ref" href="#7561ret" title='ret' data-ref="7561ret">ret</a>;</td></tr>
<tr><th id="993">993</th><td>}</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_bitblt_start" title='cirrus_bitblt_start' data-type='void cirrus_bitblt_start(CirrusVGAState * s)' data-ref="cirrus_bitblt_start">cirrus_bitblt_start</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col2 decl" id="7562s" title='s' data-type='CirrusVGAState *' data-ref="7562s">s</dfn>)</td></tr>
<tr><th id="996">996</th><td>{</td></tr>
<tr><th id="997">997</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="7563blt_rop" title='blt_rop' data-type='uint8_t' data-ref="7563blt_rop">blt_rop</dfn>;</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>    <b>if</b> (!<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::enable_blitter" title='CirrusVGAState::enable_blitter' data-use='r' data-ref="CirrusVGAState::enable_blitter">enable_blitter</a>) {</td></tr>
<tr><th id="1000">1000</th><td>        <b>goto</b> <a class="lbl" href="#7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</a>;</td></tr>
<tr><th id="1001">1001</th><td>    }</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x31</var>] |= <a class="macro" href="#114" title="0x01" data-ref="_M/CIRRUS_BLT_BUSY">CIRRUS_BLT_BUSY</a>;</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_width" title='CirrusVGAState::cirrus_blt_width' data-use='w' data-ref="CirrusVGAState::cirrus_blt_width">cirrus_blt_width</a> = (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x20</var>] | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x21</var>] &lt;&lt; <var>8</var>)) + <var>1</var>;</td></tr>
<tr><th id="1006">1006</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_height" title='CirrusVGAState::cirrus_blt_height' data-use='w' data-ref="CirrusVGAState::cirrus_blt_height">cirrus_blt_height</a> = (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x22</var>] | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x23</var>] &lt;&lt; <var>8</var>)) + <var>1</var>;</td></tr>
<tr><th id="1007">1007</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a> = (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x24</var>] | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x25</var>] &lt;&lt; <var>8</var>));</td></tr>
<tr><th id="1008">1008</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x26</var>] | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x27</var>] &lt;&lt; <var>8</var>));</td></tr>
<tr><th id="1009">1009</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='w' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a> =</td></tr>
<tr><th id="1010">1010</th><td>	(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x28</var>] | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x29</var>] &lt;&lt; <var>8</var>) | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x2a</var>] &lt;&lt; <var>16</var>));</td></tr>
<tr><th id="1011">1011</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a> =</td></tr>
<tr><th id="1012">1012</th><td>	(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x2c</var>] | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x2d</var>] &lt;&lt; <var>8</var>) | (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x2e</var>] &lt;&lt; <var>16</var>));</td></tr>
<tr><th id="1013">1013</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='w' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> = <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x30</var>];</td></tr>
<tr><th id="1014">1014</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_modeext" title='CirrusVGAState::cirrus_blt_modeext' data-use='w' data-ref="CirrusVGAState::cirrus_blt_modeext">cirrus_blt_modeext</a> = <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x33</var>];</td></tr>
<tr><th id="1015">1015</th><td>    <a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a> = <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x32</var>];</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstaddr" title='CirrusVGAState::cirrus_blt_dstaddr' data-use='w' data-ref="CirrusVGAState::cirrus_blt_dstaddr">cirrus_blt_dstaddr</a> &amp;= <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="1018">1018</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcaddr" title='CirrusVGAState::cirrus_blt_srcaddr' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcaddr">cirrus_blt_srcaddr</a> &amp;= <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td><u>#<span data-ppcond="1020">ifdef</span> <span class="macro" data-ref="_M/DEBUG_BITBLT">DEBUG_BITBLT</span></u></td></tr>
<tr><th id="1021">1021</th><td>    printf(<q>"rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08x saddr=0x%08x writemask=0x%02x\n"</q>,</td></tr>
<tr><th id="1022">1022</th><td>           blt_rop,</td></tr>
<tr><th id="1023">1023</th><td>           s-&gt;cirrus_blt_mode,</td></tr>
<tr><th id="1024">1024</th><td>           s-&gt;cirrus_blt_modeext,</td></tr>
<tr><th id="1025">1025</th><td>           s-&gt;cirrus_blt_width,</td></tr>
<tr><th id="1026">1026</th><td>           s-&gt;cirrus_blt_height,</td></tr>
<tr><th id="1027">1027</th><td>           s-&gt;cirrus_blt_dstpitch,</td></tr>
<tr><th id="1028">1028</th><td>           s-&gt;cirrus_blt_srcpitch,</td></tr>
<tr><th id="1029">1029</th><td>           s-&gt;cirrus_blt_dstaddr,</td></tr>
<tr><th id="1030">1030</th><td>           s-&gt;cirrus_blt_srcaddr,</td></tr>
<tr><th id="1031">1031</th><td>           s-&gt;vga.gr[<var>0x2f</var>]);</td></tr>
<tr><th id="1032">1032</th><td><u>#<span data-ppcond="1020">endif</span></u></td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>    <b>switch</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#107" title="0x30" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTHMASK">CIRRUS_BLTMODE_PIXELWIDTHMASK</a>) {</td></tr>
<tr><th id="1035">1035</th><td>    <b>case</b> <a class="macro" href="#108" title="0x00" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH8">CIRRUS_BLTMODE_PIXELWIDTH8</a>:</td></tr>
<tr><th id="1036">1036</th><td>	<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='w' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> = <var>1</var>;</td></tr>
<tr><th id="1037">1037</th><td>	<b>break</b>;</td></tr>
<tr><th id="1038">1038</th><td>    <b>case</b> <a class="macro" href="#109" title="0x10" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH16">CIRRUS_BLTMODE_PIXELWIDTH16</a>:</td></tr>
<tr><th id="1039">1039</th><td>	<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='w' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> = <var>2</var>;</td></tr>
<tr><th id="1040">1040</th><td>	<b>break</b>;</td></tr>
<tr><th id="1041">1041</th><td>    <b>case</b> <a class="macro" href="#110" title="0x20" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH24">CIRRUS_BLTMODE_PIXELWIDTH24</a>:</td></tr>
<tr><th id="1042">1042</th><td>	<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='w' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> = <var>3</var>;</td></tr>
<tr><th id="1043">1043</th><td>	<b>break</b>;</td></tr>
<tr><th id="1044">1044</th><td>    <b>case</b> <a class="macro" href="#111" title="0x30" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTH32">CIRRUS_BLTMODE_PIXELWIDTH32</a>:</td></tr>
<tr><th id="1045">1045</th><td>	<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='w' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> = <var>4</var>;</td></tr>
<tr><th id="1046">1046</th><td>	<b>break</b>;</td></tr>
<tr><th id="1047">1047</th><td>    <b>default</b>:</td></tr>
<tr><th id="1048">1048</th><td><u>#<span data-ppcond="1048">ifdef</span> <span class="macro" data-ref="_M/DEBUG_BITBLT">DEBUG_BITBLT</span></u></td></tr>
<tr><th id="1049">1049</th><td>	printf(<q>"cirrus: bitblt - pixel width is unknown\n"</q>);</td></tr>
<tr><th id="1050">1050</th><td><u>#<span data-ppcond="1048">endif</span></u></td></tr>
<tr><th id="1051">1051</th><td>	<b>goto</b> <a class="lbl" href="#7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</a>;</td></tr>
<tr><th id="1052">1052</th><td>    }</td></tr>
<tr><th id="1053">1053</th><td>    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='w' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp;= ~<a class="macro" href="#107" title="0x30" data-ref="_M/CIRRUS_BLTMODE_PIXELWIDTHMASK">CIRRUS_BLTMODE_PIXELWIDTHMASK</a>;</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>    <b>if</b> ((<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;</td></tr>
<tr><th id="1056">1056</th><td>	 <a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; (<a class="macro" href="#103" title="0x04" data-ref="_M/CIRRUS_BLTMODE_MEMSYSSRC">CIRRUS_BLTMODE_MEMSYSSRC</a> |</td></tr>
<tr><th id="1057">1057</th><td>			    <a class="macro" href="#102" title="0x02" data-ref="_M/CIRRUS_BLTMODE_MEMSYSDEST">CIRRUS_BLTMODE_MEMSYSDEST</a>))</td></tr>
<tr><th id="1058">1058</th><td>	== (<a class="macro" href="#103" title="0x04" data-ref="_M/CIRRUS_BLTMODE_MEMSYSSRC">CIRRUS_BLTMODE_MEMSYSSRC</a> | <a class="macro" href="#102" title="0x02" data-ref="_M/CIRRUS_BLTMODE_MEMSYSDEST">CIRRUS_BLTMODE_MEMSYSDEST</a>)) {</td></tr>
<tr><th id="1059">1059</th><td><u>#<span data-ppcond="1059">ifdef</span> <span class="macro" data-ref="_M/DEBUG_BITBLT">DEBUG_BITBLT</span></u></td></tr>
<tr><th id="1060">1060</th><td>	printf(<q>"cirrus: bitblt - memory-to-memory copy is requested\n"</q>);</td></tr>
<tr><th id="1061">1061</th><td><u>#<span data-ppcond="1059">endif</span></u></td></tr>
<tr><th id="1062">1062</th><td>	<b>goto</b> <a class="lbl" href="#7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</a>;</td></tr>
<tr><th id="1063">1063</th><td>    }</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>    <b>if</b> ((<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_modeext" title='CirrusVGAState::cirrus_blt_modeext' data-use='r' data-ref="CirrusVGAState::cirrus_blt_modeext">cirrus_blt_modeext</a> &amp; <a class="macro" href="#142" title="0x04" data-ref="_M/CIRRUS_BLTMODEEXT_SOLIDFILL">CIRRUS_BLTMODEEXT_SOLIDFILL</a>) &amp;&amp;</td></tr>
<tr><th id="1066">1066</th><td>        (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; (<a class="macro" href="#102" title="0x02" data-ref="_M/CIRRUS_BLTMODE_MEMSYSDEST">CIRRUS_BLTMODE_MEMSYSDEST</a> |</td></tr>
<tr><th id="1067">1067</th><td>                               <a class="macro" href="#104" title="0x08" data-ref="_M/CIRRUS_BLTMODE_TRANSPARENTCOMP">CIRRUS_BLTMODE_TRANSPARENTCOMP</a> |</td></tr>
<tr><th id="1068">1068</th><td>                               <a class="macro" href="#105" title="0x40" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</a> |</td></tr>
<tr><th id="1069">1069</th><td>                               <a class="macro" href="#106" title="0x80" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</a>)) ==</td></tr>
<tr><th id="1070">1070</th><td>         (<a class="macro" href="#105" title="0x40" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</a> | <a class="macro" href="#106" title="0x80" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</a>)) {</td></tr>
<tr><th id="1071">1071</th><td>        <a class="tu ref" href="#cirrus_bitblt_fgcol" title='cirrus_bitblt_fgcol' data-use='c' data-ref="cirrus_bitblt_fgcol">cirrus_bitblt_fgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1072">1072</th><td>        <a class="tu ref" href="#cirrus_bitblt_solidfill" title='cirrus_bitblt_solidfill' data-use='c' data-ref="cirrus_bitblt_solidfill">cirrus_bitblt_solidfill</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>, <a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>);</td></tr>
<tr><th id="1073">1073</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1074">1074</th><td>        <b>if</b> ((<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; (<a class="macro" href="#106" title="0x80" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</a> |</td></tr>
<tr><th id="1075">1075</th><td>                                   <a class="macro" href="#105" title="0x40" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</a>)) ==</td></tr>
<tr><th id="1076">1076</th><td>            <a class="macro" href="#106" title="0x80" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</a>) {</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>            <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#104" title="0x08" data-ref="_M/CIRRUS_BLTMODE_TRANSPARENTCOMP">CIRRUS_BLTMODE_TRANSPARENTCOMP</a>) {</td></tr>
<tr><th id="1079">1079</th><td>                <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_modeext" title='CirrusVGAState::cirrus_blt_modeext' data-use='r' data-ref="CirrusVGAState::cirrus_blt_modeext">cirrus_blt_modeext</a> &amp; <a class="macro" href="#143" title="0x02" data-ref="_M/CIRRUS_BLTMODEEXT_COLOREXPINV">CIRRUS_BLTMODEEXT_COLOREXPINV</a>)</td></tr>
<tr><th id="1080">1080</th><td>                    <a class="tu ref" href="#cirrus_bitblt_bgcol" title='cirrus_bitblt_bgcol' data-use='c' data-ref="cirrus_bitblt_bgcol">cirrus_bitblt_bgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1081">1081</th><td>                <b>else</b></td></tr>
<tr><th id="1082">1082</th><td>                    <a class="tu ref" href="#cirrus_bitblt_fgcol" title='cirrus_bitblt_fgcol' data-use='c' data-ref="cirrus_bitblt_fgcol">cirrus_bitblt_fgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1083">1083</th><td>                <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_colorexpand_transp" title='cirrus_colorexpand_transp' data-use='r' data-ref="cirrus_colorexpand_transp">cirrus_colorexpand_transp</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]][<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="1084">1084</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1085">1085</th><td>                <a class="tu ref" href="#cirrus_bitblt_fgcol" title='cirrus_bitblt_fgcol' data-use='c' data-ref="cirrus_bitblt_fgcol">cirrus_bitblt_fgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1086">1086</th><td>                <a class="tu ref" href="#cirrus_bitblt_bgcol" title='cirrus_bitblt_bgcol' data-use='c' data-ref="cirrus_bitblt_bgcol">cirrus_bitblt_bgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1087">1087</th><td>                <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_colorexpand" title='cirrus_colorexpand' data-use='r' data-ref="cirrus_colorexpand">cirrus_colorexpand</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]][<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="1088">1088</th><td>            }</td></tr>
<tr><th id="1089">1089</th><td>        } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#105" title="0x40" data-ref="_M/CIRRUS_BLTMODE_PATTERNCOPY">CIRRUS_BLTMODE_PATTERNCOPY</a>) {</td></tr>
<tr><th id="1090">1090</th><td>            <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#106" title="0x80" data-ref="_M/CIRRUS_BLTMODE_COLOREXPAND">CIRRUS_BLTMODE_COLOREXPAND</a>) {</td></tr>
<tr><th id="1091">1091</th><td>                <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#104" title="0x08" data-ref="_M/CIRRUS_BLTMODE_TRANSPARENTCOMP">CIRRUS_BLTMODE_TRANSPARENTCOMP</a>) {</td></tr>
<tr><th id="1092">1092</th><td>                    <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_modeext" title='CirrusVGAState::cirrus_blt_modeext' data-use='r' data-ref="CirrusVGAState::cirrus_blt_modeext">cirrus_blt_modeext</a> &amp; <a class="macro" href="#143" title="0x02" data-ref="_M/CIRRUS_BLTMODEEXT_COLOREXPINV">CIRRUS_BLTMODEEXT_COLOREXPINV</a>)</td></tr>
<tr><th id="1093">1093</th><td>                        <a class="tu ref" href="#cirrus_bitblt_bgcol" title='cirrus_bitblt_bgcol' data-use='c' data-ref="cirrus_bitblt_bgcol">cirrus_bitblt_bgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1094">1094</th><td>                    <b>else</b></td></tr>
<tr><th id="1095">1095</th><td>                        <a class="tu ref" href="#cirrus_bitblt_fgcol" title='cirrus_bitblt_fgcol' data-use='c' data-ref="cirrus_bitblt_fgcol">cirrus_bitblt_fgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1096">1096</th><td>                    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_colorexpand_pattern_transp" title='cirrus_colorexpand_pattern_transp' data-use='r' data-ref="cirrus_colorexpand_pattern_transp">cirrus_colorexpand_pattern_transp</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]][<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="1097">1097</th><td>                } <b>else</b> {</td></tr>
<tr><th id="1098">1098</th><td>                    <a class="tu ref" href="#cirrus_bitblt_fgcol" title='cirrus_bitblt_fgcol' data-use='c' data-ref="cirrus_bitblt_fgcol">cirrus_bitblt_fgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1099">1099</th><td>                    <a class="tu ref" href="#cirrus_bitblt_bgcol" title='cirrus_bitblt_bgcol' data-use='c' data-ref="cirrus_bitblt_bgcol">cirrus_bitblt_bgcol</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1100">1100</th><td>                    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_colorexpand_pattern" title='cirrus_colorexpand_pattern' data-use='r' data-ref="cirrus_colorexpand_pattern">cirrus_colorexpand_pattern</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]][<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="1101">1101</th><td>                }</td></tr>
<tr><th id="1102">1102</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1103">1103</th><td>                <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_patternfill" title='cirrus_patternfill' data-use='r' data-ref="cirrus_patternfill">cirrus_patternfill</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]][<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="1104">1104</th><td>            }</td></tr>
<tr><th id="1105">1105</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1106">1106</th><td>	    <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#104" title="0x08" data-ref="_M/CIRRUS_BLTMODE_TRANSPARENTCOMP">CIRRUS_BLTMODE_TRANSPARENTCOMP</a>) {</td></tr>
<tr><th id="1107">1107</th><td>		<b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> &gt; <var>2</var>) {</td></tr>
<tr><th id="1108">1108</th><td>		    <a class="ref" href="../../../include/stdio.h.html#printf" title='printf' data-ref="printf">printf</a>(<q>"src transparent without colorexpand must be 8bpp or 16bpp\n"</q>);</td></tr>
<tr><th id="1109">1109</th><td>		    <b>goto</b> <a class="lbl" href="#7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</a>;</td></tr>
<tr><th id="1110">1110</th><td>		}</td></tr>
<tr><th id="1111">1111</th><td>		<b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#101" title="0x01" data-ref="_M/CIRRUS_BLTMODE_BACKWARDS">CIRRUS_BLTMODE_BACKWARDS</a>) {</td></tr>
<tr><th id="1112">1112</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a> = -<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>;</td></tr>
<tr><th id="1113">1113</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = -<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>;</td></tr>
<tr><th id="1114">1114</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_bkwd_transp_rop" title='cirrus_bkwd_transp_rop' data-use='r' data-ref="cirrus_bkwd_transp_rop">cirrus_bkwd_transp_rop</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]][<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="1115">1115</th><td>		} <b>else</b> {</td></tr>
<tr><th id="1116">1116</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_fwd_transp_rop" title='cirrus_fwd_transp_rop' data-use='r' data-ref="cirrus_fwd_transp_rop">cirrus_fwd_transp_rop</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]][<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_pixelwidth" title='CirrusVGAState::cirrus_blt_pixelwidth' data-use='r' data-ref="CirrusVGAState::cirrus_blt_pixelwidth">cirrus_blt_pixelwidth</a> - <var>1</var>];</td></tr>
<tr><th id="1117">1117</th><td>		}</td></tr>
<tr><th id="1118">1118</th><td>	    } <b>else</b> {</td></tr>
<tr><th id="1119">1119</th><td>		<b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#101" title="0x01" data-ref="_M/CIRRUS_BLTMODE_BACKWARDS">CIRRUS_BLTMODE_BACKWARDS</a>) {</td></tr>
<tr><th id="1120">1120</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a> = -<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_dstpitch" title='CirrusVGAState::cirrus_blt_dstpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_dstpitch">cirrus_blt_dstpitch</a>;</td></tr>
<tr><th id="1121">1121</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='w' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a> = -<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_srcpitch" title='CirrusVGAState::cirrus_blt_srcpitch' data-use='r' data-ref="CirrusVGAState::cirrus_blt_srcpitch">cirrus_blt_srcpitch</a>;</td></tr>
<tr><th id="1122">1122</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_bkwd_rop" title='cirrus_bkwd_rop' data-use='r' data-ref="cirrus_bkwd_rop">cirrus_bkwd_rop</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]];</td></tr>
<tr><th id="1123">1123</th><td>		} <b>else</b> {</td></tr>
<tr><th id="1124">1124</th><td>		    <a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_rop" title='CirrusVGAState::cirrus_rop' data-use='w' data-ref="CirrusVGAState::cirrus_rop">cirrus_rop</a> = <a class="tu ref" href="#cirrus_fwd_rop" title='cirrus_fwd_rop' data-use='r' data-ref="cirrus_fwd_rop">cirrus_fwd_rop</a>[<a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='r' data-ref="rop_to_index">rop_to_index</a>[<a class="local col3 ref" href="#7563blt_rop" title='blt_rop' data-ref="7563blt_rop">blt_rop</a>]];</td></tr>
<tr><th id="1125">1125</th><td>		}</td></tr>
<tr><th id="1126">1126</th><td>	    }</td></tr>
<tr><th id="1127">1127</th><td>	}</td></tr>
<tr><th id="1128">1128</th><td>        <i>// setup bitblt engine.</i></td></tr>
<tr><th id="1129">1129</th><td>        <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#103" title="0x04" data-ref="_M/CIRRUS_BLTMODE_MEMSYSSRC">CIRRUS_BLTMODE_MEMSYSSRC</a>) {</td></tr>
<tr><th id="1130">1130</th><td>            <b>if</b> (!<a class="tu ref" href="#cirrus_bitblt_cputovideo" title='cirrus_bitblt_cputovideo' data-use='c' data-ref="cirrus_bitblt_cputovideo">cirrus_bitblt_cputovideo</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>))</td></tr>
<tr><th id="1131">1131</th><td>                <b>goto</b> <a class="lbl" href="#7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</a>;</td></tr>
<tr><th id="1132">1132</th><td>        } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_blt_mode" title='CirrusVGAState::cirrus_blt_mode' data-use='r' data-ref="CirrusVGAState::cirrus_blt_mode">cirrus_blt_mode</a> &amp; <a class="macro" href="#102" title="0x02" data-ref="_M/CIRRUS_BLTMODE_MEMSYSDEST">CIRRUS_BLTMODE_MEMSYSDEST</a>) {</td></tr>
<tr><th id="1133">1133</th><td>            <b>if</b> (!<a class="tu ref" href="#cirrus_bitblt_videotocpu" title='cirrus_bitblt_videotocpu' data-use='c' data-ref="cirrus_bitblt_videotocpu">cirrus_bitblt_videotocpu</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>))</td></tr>
<tr><th id="1134">1134</th><td>                <b>goto</b> <a class="lbl" href="#7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</a>;</td></tr>
<tr><th id="1135">1135</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1136">1136</th><td>            <b>if</b> (!<a class="tu ref" href="#cirrus_bitblt_videotovideo" title='cirrus_bitblt_videotovideo' data-use='c' data-ref="cirrus_bitblt_videotovideo">cirrus_bitblt_videotovideo</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>))</td></tr>
<tr><th id="1137">1137</th><td>                <b>goto</b> <a class="lbl" href="#7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</a>;</td></tr>
<tr><th id="1138">1138</th><td>        }</td></tr>
<tr><th id="1139">1139</th><td>    }</td></tr>
<tr><th id="1140">1140</th><td>    <b>return</b>;</td></tr>
<tr><th id="1141">1141</th><td>  <dfn class="lbl" id="7564bitblt_ignore" data-ref="7564bitblt_ignore">bitblt_ignore</dfn>:;</td></tr>
<tr><th id="1142">1142</th><td>    <a class="tu ref" href="#cirrus_bitblt_reset" title='cirrus_bitblt_reset' data-use='c' data-ref="cirrus_bitblt_reset">cirrus_bitblt_reset</a>(<a class="local col2 ref" href="#7562s" title='s' data-ref="7562s">s</a>);</td></tr>
<tr><th id="1143">1143</th><td>}</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_write_bitblt" title='cirrus_write_bitblt' data-type='void cirrus_write_bitblt(CirrusVGAState * s, unsigned int reg_value)' data-ref="cirrus_write_bitblt">cirrus_write_bitblt</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col5 decl" id="7565s" title='s' data-type='CirrusVGAState *' data-ref="7565s">s</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="7566reg_value" title='reg_value' data-type='unsigned int' data-ref="7566reg_value">reg_value</dfn>)</td></tr>
<tr><th id="1146">1146</th><td>{</td></tr>
<tr><th id="1147">1147</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="7567old_value" title='old_value' data-type='unsigned int' data-ref="7567old_value">old_value</dfn>;</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>    <a class="local col7 ref" href="#7567old_value" title='old_value' data-ref="7567old_value">old_value</a> = <a class="local col5 ref" href="#7565s" title='s' data-ref="7565s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x31</var>];</td></tr>
<tr><th id="1150">1150</th><td>    <a class="local col5 ref" href="#7565s" title='s' data-ref="7565s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x31</var>] = <a class="local col6 ref" href="#7566reg_value" title='reg_value' data-ref="7566reg_value">reg_value</a>;</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>    <b>if</b> (((<a class="local col7 ref" href="#7567old_value" title='old_value' data-ref="7567old_value">old_value</a> &amp; <a class="macro" href="#116" title="0x04" data-ref="_M/CIRRUS_BLT_RESET">CIRRUS_BLT_RESET</a>) != <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="1153">1153</th><td>	((<a class="local col6 ref" href="#7566reg_value" title='reg_value' data-ref="7566reg_value">reg_value</a> &amp; <a class="macro" href="#116" title="0x04" data-ref="_M/CIRRUS_BLT_RESET">CIRRUS_BLT_RESET</a>) == <var>0</var>)) {</td></tr>
<tr><th id="1154">1154</th><td>	<a class="tu ref" href="#cirrus_bitblt_reset" title='cirrus_bitblt_reset' data-use='c' data-ref="cirrus_bitblt_reset">cirrus_bitblt_reset</a>(<a class="local col5 ref" href="#7565s" title='s' data-ref="7565s">s</a>);</td></tr>
<tr><th id="1155">1155</th><td>    } <b>else</b> <b>if</b> (((<a class="local col7 ref" href="#7567old_value" title='old_value' data-ref="7567old_value">old_value</a> &amp; <a class="macro" href="#115" title="0x02" data-ref="_M/CIRRUS_BLT_START">CIRRUS_BLT_START</a>) == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="1156">1156</th><td>	       ((<a class="local col6 ref" href="#7566reg_value" title='reg_value' data-ref="7566reg_value">reg_value</a> &amp; <a class="macro" href="#115" title="0x02" data-ref="_M/CIRRUS_BLT_START">CIRRUS_BLT_START</a>) != <var>0</var>)) {</td></tr>
<tr><th id="1157">1157</th><td>	<a class="tu ref" href="#cirrus_bitblt_start" title='cirrus_bitblt_start' data-use='c' data-ref="cirrus_bitblt_start">cirrus_bitblt_start</a>(<a class="local col5 ref" href="#7565s" title='s' data-ref="7565s">s</a>);</td></tr>
<tr><th id="1158">1158</th><td>    }</td></tr>
<tr><th id="1159">1159</th><td>}</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td><i  data-doc="cirrus_get_offsets">/***************************************</i></td></tr>
<tr><th id="1163">1163</th><td><i  data-doc="cirrus_get_offsets"> *</i></td></tr>
<tr><th id="1164">1164</th><td><i  data-doc="cirrus_get_offsets"> *  basic parameters</i></td></tr>
<tr><th id="1165">1165</th><td><i  data-doc="cirrus_get_offsets"> *</i></td></tr>
<tr><th id="1166">1166</th><td><i  data-doc="cirrus_get_offsets"> ***************************************/</i></td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_get_offsets" title='cirrus_get_offsets' data-type='void cirrus_get_offsets(VGACommonState * s1, uint32_t * pline_offset, uint32_t * pstart_addr, uint32_t * pline_compare)' data-ref="cirrus_get_offsets">cirrus_get_offsets</dfn>(<a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col8 decl" id="7568s1" title='s1' data-type='VGACommonState *' data-ref="7568s1">s1</dfn>,</td></tr>
<tr><th id="1169">1169</th><td>                               <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col9 decl" id="7569pline_offset" title='pline_offset' data-type='uint32_t *' data-ref="7569pline_offset">pline_offset</dfn>,</td></tr>
<tr><th id="1170">1170</th><td>                               <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col0 decl" id="7570pstart_addr" title='pstart_addr' data-type='uint32_t *' data-ref="7570pstart_addr">pstart_addr</dfn>,</td></tr>
<tr><th id="1171">1171</th><td>                               <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col1 decl" id="7571pline_compare" title='pline_compare' data-type='uint32_t *' data-ref="7571pline_compare">pline_compare</dfn>)</td></tr>
<tr><th id="1172">1172</th><td>{</td></tr>
<tr><th id="1173">1173</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col2 decl" id="7572s" title='s' data-type='CirrusVGAState *' data-ref="7572s">s</dfn> = <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((CirrusVGAState *) 0)-&gt;vga) *__mptr = (s1); (CirrusVGAState *) ((char *) __mptr - __builtin_offsetof(CirrusVGAState, vga));})" data-ref="_M/container_of">container_of</a>(<a class="local col8 ref" href="#7568s1" title='s1' data-ref="7568s1">s1</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>, <a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="1174">1174</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="7573start_addr" title='start_addr' data-type='uint32_t' data-ref="7573start_addr">start_addr</dfn>, <dfn class="local col4 decl" id="7574line_offset" title='line_offset' data-type='uint32_t' data-ref="7574line_offset">line_offset</dfn>, <dfn class="local col5 decl" id="7575line_compare" title='line_compare' data-type='uint32_t' data-ref="7575line_compare">line_compare</dfn>;</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>    <a class="local col4 ref" href="#7574line_offset" title='line_offset' data-ref="7574line_offset">line_offset</a> = <a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x13</var>]</td></tr>
<tr><th id="1177">1177</th><td>	| ((<a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x1b</var>] &amp; <var>0x10</var>) &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="1178">1178</th><td>    <a class="local col4 ref" href="#7574line_offset" title='line_offset' data-ref="7574line_offset">line_offset</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="1179">1179</th><td>    *<a class="local col9 ref" href="#7569pline_offset" title='pline_offset' data-ref="7569pline_offset">pline_offset</a> = <a class="local col4 ref" href="#7574line_offset" title='line_offset' data-ref="7574line_offset">line_offset</a>;</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>    <a class="local col3 ref" href="#7573start_addr" title='start_addr' data-ref="7573start_addr">start_addr</a> = (<a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x0c</var>] &lt;&lt; <var>8</var>)</td></tr>
<tr><th id="1182">1182</th><td>	| <a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x0d</var>]</td></tr>
<tr><th id="1183">1183</th><td>	| ((<a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x1b</var>] &amp; <var>0x01</var>) &lt;&lt; <var>16</var>)</td></tr>
<tr><th id="1184">1184</th><td>	| ((<a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x1b</var>] &amp; <var>0x0c</var>) &lt;&lt; <var>15</var>)</td></tr>
<tr><th id="1185">1185</th><td>	| ((<a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x1d</var>] &amp; <var>0x80</var>) &lt;&lt; <var>12</var>);</td></tr>
<tr><th id="1186">1186</th><td>    *<a class="local col0 ref" href="#7570pstart_addr" title='pstart_addr' data-ref="7570pstart_addr">pstart_addr</a> = <a class="local col3 ref" href="#7573start_addr" title='start_addr' data-ref="7573start_addr">start_addr</a>;</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>    <a class="local col5 ref" href="#7575line_compare" title='line_compare' data-ref="7575line_compare">line_compare</a> = <a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x18</var>] |</td></tr>
<tr><th id="1189">1189</th><td>        ((<a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x07</var>] &amp; <var>0x10</var>) &lt;&lt; <var>4</var>) |</td></tr>
<tr><th id="1190">1190</th><td>        ((<a class="local col2 ref" href="#7572s" title='s' data-ref="7572s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x09</var>] &amp; <var>0x40</var>) &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="1191">1191</th><td>    *<a class="local col1 ref" href="#7571pline_compare" title='pline_compare' data-ref="7571pline_compare">pline_compare</a> = <a class="local col5 ref" href="#7575line_compare" title='line_compare' data-ref="7575line_compare">line_compare</a>;</td></tr>
<tr><th id="1192">1192</th><td>}</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="cirrus_get_bpp16_depth" title='cirrus_get_bpp16_depth' data-type='uint32_t cirrus_get_bpp16_depth(CirrusVGAState * s)' data-ref="cirrus_get_bpp16_depth">cirrus_get_bpp16_depth</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col6 decl" id="7576s" title='s' data-type='CirrusVGAState *' data-ref="7576s">s</dfn>)</td></tr>
<tr><th id="1195">1195</th><td>{</td></tr>
<tr><th id="1196">1196</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="7577ret" title='ret' data-type='uint32_t' data-ref="7577ret">ret</dfn> = <var>16</var>;</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>    <b>switch</b> (<a class="local col6 ref" href="#7576s" title='s' data-ref="7576s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_data" title='CirrusVGAState::cirrus_hidden_dac_data' data-use='r' data-ref="CirrusVGAState::cirrus_hidden_dac_data">cirrus_hidden_dac_data</a> &amp; <var>0xf</var>) {</td></tr>
<tr><th id="1199">1199</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1200">1200</th><td>	<a class="local col7 ref" href="#7577ret" title='ret' data-ref="7577ret">ret</a> = <var>15</var>;</td></tr>
<tr><th id="1201">1201</th><td>	<b>break</b>;			<i>/* Sierra HiColor */</i></td></tr>
<tr><th id="1202">1202</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1203">1203</th><td>	<a class="local col7 ref" href="#7577ret" title='ret' data-ref="7577ret">ret</a> = <var>16</var>;</td></tr>
<tr><th id="1204">1204</th><td>	<b>break</b>;			<i>/* XGA HiColor */</i></td></tr>
<tr><th id="1205">1205</th><td>    <b>default</b>:</td></tr>
<tr><th id="1206">1206</th><td><u>#<span data-ppcond="1206">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1207">1207</th><td>	printf(<q>"cirrus: invalid DAC value %x in 16bpp\n"</q>,</td></tr>
<tr><th id="1208">1208</th><td>	       (s-&gt;cirrus_hidden_dac_data &amp; <var>0xf</var>));</td></tr>
<tr><th id="1209">1209</th><td><u>#<span data-ppcond="1206">endif</span></u></td></tr>
<tr><th id="1210">1210</th><td>	<a class="local col7 ref" href="#7577ret" title='ret' data-ref="7577ret">ret</a> = <var>15</var>;		<i>/* XXX */</i></td></tr>
<tr><th id="1211">1211</th><td>	<b>break</b>;</td></tr>
<tr><th id="1212">1212</th><td>    }</td></tr>
<tr><th id="1213">1213</th><td>    <b>return</b> <a class="local col7 ref" href="#7577ret" title='ret' data-ref="7577ret">ret</a>;</td></tr>
<tr><th id="1214">1214</th><td>}</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_get_bpp" title='cirrus_get_bpp' data-type='int cirrus_get_bpp(VGACommonState * s1)' data-ref="cirrus_get_bpp">cirrus_get_bpp</dfn>(<a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col8 decl" id="7578s1" title='s1' data-type='VGACommonState *' data-ref="7578s1">s1</dfn>)</td></tr>
<tr><th id="1217">1217</th><td>{</td></tr>
<tr><th id="1218">1218</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col9 decl" id="7579s" title='s' data-type='CirrusVGAState *' data-ref="7579s">s</dfn> = <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((CirrusVGAState *) 0)-&gt;vga) *__mptr = (s1); (CirrusVGAState *) ((char *) __mptr - __builtin_offsetof(CirrusVGAState, vga));})" data-ref="_M/container_of">container_of</a>(<a class="local col8 ref" href="#7578s1" title='s1' data-ref="7578s1">s1</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>, <a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="1219">1219</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="7580ret" title='ret' data-type='uint32_t' data-ref="7580ret">ret</dfn> = <var>8</var>;</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>    <b>if</b> ((<a class="local col9 ref" href="#7579s" title='s' data-ref="7579s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x07</var>] &amp; <var>0x01</var>) != <var>0</var>) {</td></tr>
<tr><th id="1222">1222</th><td>	<i>/* Cirrus SVGA */</i></td></tr>
<tr><th id="1223">1223</th><td>	<b>switch</b> (<a class="local col9 ref" href="#7579s" title='s' data-ref="7579s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x07</var>] &amp; <a class="macro" href="#68" title="0x0e" data-ref="_M/CIRRUS_SR7_BPP_MASK">CIRRUS_SR7_BPP_MASK</a>) {</td></tr>
<tr><th id="1224">1224</th><td>	<b>case</b> <a class="macro" href="#69" title="0x00" data-ref="_M/CIRRUS_SR7_BPP_8">CIRRUS_SR7_BPP_8</a>:</td></tr>
<tr><th id="1225">1225</th><td>	    <a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a> = <var>8</var>;</td></tr>
<tr><th id="1226">1226</th><td>	    <b>break</b>;</td></tr>
<tr><th id="1227">1227</th><td>	<b>case</b> <a class="macro" href="#70" title="0x02" data-ref="_M/CIRRUS_SR7_BPP_16_DOUBLEVCLK">CIRRUS_SR7_BPP_16_DOUBLEVCLK</a>:</td></tr>
<tr><th id="1228">1228</th><td>	    <a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a> = <a class="tu ref" href="#cirrus_get_bpp16_depth" title='cirrus_get_bpp16_depth' data-use='c' data-ref="cirrus_get_bpp16_depth">cirrus_get_bpp16_depth</a>(<a class="local col9 ref" href="#7579s" title='s' data-ref="7579s">s</a>);</td></tr>
<tr><th id="1229">1229</th><td>	    <b>break</b>;</td></tr>
<tr><th id="1230">1230</th><td>	<b>case</b> <a class="macro" href="#71" title="0x04" data-ref="_M/CIRRUS_SR7_BPP_24">CIRRUS_SR7_BPP_24</a>:</td></tr>
<tr><th id="1231">1231</th><td>	    <a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a> = <var>24</var>;</td></tr>
<tr><th id="1232">1232</th><td>	    <b>break</b>;</td></tr>
<tr><th id="1233">1233</th><td>	<b>case</b> <a class="macro" href="#72" title="0x06" data-ref="_M/CIRRUS_SR7_BPP_16">CIRRUS_SR7_BPP_16</a>:</td></tr>
<tr><th id="1234">1234</th><td>	    <a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a> = <a class="tu ref" href="#cirrus_get_bpp16_depth" title='cirrus_get_bpp16_depth' data-use='c' data-ref="cirrus_get_bpp16_depth">cirrus_get_bpp16_depth</a>(<a class="local col9 ref" href="#7579s" title='s' data-ref="7579s">s</a>);</td></tr>
<tr><th id="1235">1235</th><td>	    <b>break</b>;</td></tr>
<tr><th id="1236">1236</th><td>	<b>case</b> <a class="macro" href="#73" title="0x08" data-ref="_M/CIRRUS_SR7_BPP_32">CIRRUS_SR7_BPP_32</a>:</td></tr>
<tr><th id="1237">1237</th><td>	    <a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a> = <var>32</var>;</td></tr>
<tr><th id="1238">1238</th><td>	    <b>break</b>;</td></tr>
<tr><th id="1239">1239</th><td>	<b>default</b>:</td></tr>
<tr><th id="1240">1240</th><td><u>#<span data-ppcond="1240">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1241">1241</th><td>	    printf(<q>"cirrus: unknown bpp - sr7=%x\n"</q>, s-&gt;vga.sr[<var>0x7</var>]);</td></tr>
<tr><th id="1242">1242</th><td><u>#<span data-ppcond="1240">endif</span></u></td></tr>
<tr><th id="1243">1243</th><td>	    <a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a> = <var>8</var>;</td></tr>
<tr><th id="1244">1244</th><td>	    <b>break</b>;</td></tr>
<tr><th id="1245">1245</th><td>	}</td></tr>
<tr><th id="1246">1246</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1247">1247</th><td>	<i>/* VGA */</i></td></tr>
<tr><th id="1248">1248</th><td>	<a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a> = <var>0</var>;</td></tr>
<tr><th id="1249">1249</th><td>    }</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>    <b>return</b> <a class="local col0 ref" href="#7580ret" title='ret' data-ref="7580ret">ret</a>;</td></tr>
<tr><th id="1252">1252</th><td>}</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_get_resolution" title='cirrus_get_resolution' data-type='void cirrus_get_resolution(VGACommonState * s, int * pwidth, int * pheight)' data-ref="cirrus_get_resolution">cirrus_get_resolution</dfn>(<a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col1 decl" id="7581s" title='s' data-type='VGACommonState *' data-ref="7581s">s</dfn>, <em>int</em> *<dfn class="local col2 decl" id="7582pwidth" title='pwidth' data-type='int *' data-ref="7582pwidth">pwidth</dfn>, <em>int</em> *<dfn class="local col3 decl" id="7583pheight" title='pheight' data-type='int *' data-ref="7583pheight">pheight</dfn>)</td></tr>
<tr><th id="1255">1255</th><td>{</td></tr>
<tr><th id="1256">1256</th><td>    <em>int</em> <dfn class="local col4 decl" id="7584width" title='width' data-type='int' data-ref="7584width">width</dfn>, <dfn class="local col5 decl" id="7585height" title='height' data-type='int' data-ref="7585height">height</dfn>;</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>    <a class="local col4 ref" href="#7584width" title='width' data-ref="7584width">width</a> = (<a class="local col1 ref" href="#7581s" title='s' data-ref="7581s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x01</var>] + <var>1</var>) * <var>8</var>;</td></tr>
<tr><th id="1259">1259</th><td>    <a class="local col5 ref" href="#7585height" title='height' data-ref="7585height">height</a> = <a class="local col1 ref" href="#7581s" title='s' data-ref="7581s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x12</var>] |</td></tr>
<tr><th id="1260">1260</th><td>        ((<a class="local col1 ref" href="#7581s" title='s' data-ref="7581s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x07</var>] &amp; <var>0x02</var>) &lt;&lt; <var>7</var>) |</td></tr>
<tr><th id="1261">1261</th><td>        ((<a class="local col1 ref" href="#7581s" title='s' data-ref="7581s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x07</var>] &amp; <var>0x40</var>) &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="1262">1262</th><td>    <a class="local col5 ref" href="#7585height" title='height' data-ref="7585height">height</a> = (<a class="local col5 ref" href="#7585height" title='height' data-ref="7585height">height</a> + <var>1</var>);</td></tr>
<tr><th id="1263">1263</th><td>    <i>/* interlace support */</i></td></tr>
<tr><th id="1264">1264</th><td>    <b>if</b> (<a class="local col1 ref" href="#7581s" title='s' data-ref="7581s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x1a</var>] &amp; <var>0x01</var>)</td></tr>
<tr><th id="1265">1265</th><td>        <a class="local col5 ref" href="#7585height" title='height' data-ref="7585height">height</a> = <a class="local col5 ref" href="#7585height" title='height' data-ref="7585height">height</a> * <var>2</var>;</td></tr>
<tr><th id="1266">1266</th><td>    *<a class="local col2 ref" href="#7582pwidth" title='pwidth' data-ref="7582pwidth">pwidth</a> = <a class="local col4 ref" href="#7584width" title='width' data-ref="7584width">width</a>;</td></tr>
<tr><th id="1267">1267</th><td>    *<a class="local col3 ref" href="#7583pheight" title='pheight' data-ref="7583pheight">pheight</a> = <a class="local col5 ref" href="#7585height" title='height' data-ref="7585height">height</a>;</td></tr>
<tr><th id="1268">1268</th><td>}</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td><i  data-doc="cirrus_update_bank_ptr">/***************************************</i></td></tr>
<tr><th id="1271">1271</th><td><i  data-doc="cirrus_update_bank_ptr"> *</i></td></tr>
<tr><th id="1272">1272</th><td><i  data-doc="cirrus_update_bank_ptr"> * bank memory</i></td></tr>
<tr><th id="1273">1273</th><td><i  data-doc="cirrus_update_bank_ptr"> *</i></td></tr>
<tr><th id="1274">1274</th><td><i  data-doc="cirrus_update_bank_ptr"> ***************************************/</i></td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_update_bank_ptr" title='cirrus_update_bank_ptr' data-type='void cirrus_update_bank_ptr(CirrusVGAState * s, unsigned int bank_index)' data-ref="cirrus_update_bank_ptr">cirrus_update_bank_ptr</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col6 decl" id="7586s" title='s' data-type='CirrusVGAState *' data-ref="7586s">s</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7587bank_index" title='bank_index' data-type='unsigned int' data-ref="7587bank_index">bank_index</dfn>)</td></tr>
<tr><th id="1277">1277</th><td>{</td></tr>
<tr><th id="1278">1278</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="7588offset" title='offset' data-type='unsigned int' data-ref="7588offset">offset</dfn>;</td></tr>
<tr><th id="1279">1279</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="7589limit" title='limit' data-type='unsigned int' data-ref="7589limit">limit</dfn>;</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>    <b>if</b> ((<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0b</var>] &amp; <var>0x01</var>) != <var>0</var>)	<i>/* dual bank */</i></td></tr>
<tr><th id="1282">1282</th><td>	<a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a> = <a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x09</var> + <a class="local col7 ref" href="#7587bank_index" title='bank_index' data-ref="7587bank_index">bank_index</a>];</td></tr>
<tr><th id="1283">1283</th><td>    <b>else</b>			<i>/* single bank */</i></td></tr>
<tr><th id="1284">1284</th><td>	<a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a> = <a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x09</var>];</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>    <b>if</b> ((<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0b</var>] &amp; <var>0x20</var>) != <var>0</var>)</td></tr>
<tr><th id="1287">1287</th><td>	<a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a> &lt;&lt;= <var>14</var>;</td></tr>
<tr><th id="1288">1288</th><td>    <b>else</b></td></tr>
<tr><th id="1289">1289</th><td>	<a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a> &lt;&lt;= <var>12</var>;</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>    <b>if</b> (<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-use='r' data-ref="CirrusVGAState::real_vram_size">real_vram_size</a> &lt;= <a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a>)</td></tr>
<tr><th id="1292">1292</th><td>	<a class="local col9 ref" href="#7589limit" title='limit' data-ref="7589limit">limit</a> = <var>0</var>;</td></tr>
<tr><th id="1293">1293</th><td>    <b>else</b></td></tr>
<tr><th id="1294">1294</th><td>	<a class="local col9 ref" href="#7589limit" title='limit' data-ref="7589limit">limit</a> = <a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-use='r' data-ref="CirrusVGAState::real_vram_size">real_vram_size</a> - <a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a>;</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>    <b>if</b> (((<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0b</var>] &amp; <var>0x01</var>) == <var>0</var>) &amp;&amp; (<a class="local col7 ref" href="#7587bank_index" title='bank_index' data-ref="7587bank_index">bank_index</a> != <var>0</var>)) {</td></tr>
<tr><th id="1297">1297</th><td>	<b>if</b> (<a class="local col9 ref" href="#7589limit" title='limit' data-ref="7589limit">limit</a> &gt; <var>0x8000</var>) {</td></tr>
<tr><th id="1298">1298</th><td>	    <a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a> += <var>0x8000</var>;</td></tr>
<tr><th id="1299">1299</th><td>	    <a class="local col9 ref" href="#7589limit" title='limit' data-ref="7589limit">limit</a> -= <var>0x8000</var>;</td></tr>
<tr><th id="1300">1300</th><td>	} <b>else</b> {</td></tr>
<tr><th id="1301">1301</th><td>	    <a class="local col9 ref" href="#7589limit" title='limit' data-ref="7589limit">limit</a> = <var>0</var>;</td></tr>
<tr><th id="1302">1302</th><td>	}</td></tr>
<tr><th id="1303">1303</th><td>    }</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>    <b>if</b> (<a class="local col9 ref" href="#7589limit" title='limit' data-ref="7589limit">limit</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="1306">1306</th><td>	<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_base" title='CirrusVGAState::cirrus_bank_base' data-use='w' data-ref="CirrusVGAState::cirrus_bank_base">cirrus_bank_base</a>[<a class="local col7 ref" href="#7587bank_index" title='bank_index' data-ref="7587bank_index">bank_index</a>] = <a class="local col8 ref" href="#7588offset" title='offset' data-ref="7588offset">offset</a>;</td></tr>
<tr><th id="1307">1307</th><td>	<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_limit" title='CirrusVGAState::cirrus_bank_limit' data-use='w' data-ref="CirrusVGAState::cirrus_bank_limit">cirrus_bank_limit</a>[<a class="local col7 ref" href="#7587bank_index" title='bank_index' data-ref="7587bank_index">bank_index</a>] = <a class="local col9 ref" href="#7589limit" title='limit' data-ref="7589limit">limit</a>;</td></tr>
<tr><th id="1308">1308</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1309">1309</th><td>	<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_base" title='CirrusVGAState::cirrus_bank_base' data-use='w' data-ref="CirrusVGAState::cirrus_bank_base">cirrus_bank_base</a>[<a class="local col7 ref" href="#7587bank_index" title='bank_index' data-ref="7587bank_index">bank_index</a>] = <var>0</var>;</td></tr>
<tr><th id="1310">1310</th><td>	<a class="local col6 ref" href="#7586s" title='s' data-ref="7586s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_limit" title='CirrusVGAState::cirrus_bank_limit' data-use='w' data-ref="CirrusVGAState::cirrus_bank_limit">cirrus_bank_limit</a>[<a class="local col7 ref" href="#7587bank_index" title='bank_index' data-ref="7587bank_index">bank_index</a>] = <var>0</var>;</td></tr>
<tr><th id="1311">1311</th><td>    }</td></tr>
<tr><th id="1312">1312</th><td>}</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td><i  data-doc="cirrus_vga_read_sr">/***************************************</i></td></tr>
<tr><th id="1315">1315</th><td><i  data-doc="cirrus_vga_read_sr"> *</i></td></tr>
<tr><th id="1316">1316</th><td><i  data-doc="cirrus_vga_read_sr"> *  I/O access between 0x3c4-0x3c5</i></td></tr>
<tr><th id="1317">1317</th><td><i  data-doc="cirrus_vga_read_sr"> *</i></td></tr>
<tr><th id="1318">1318</th><td><i  data-doc="cirrus_vga_read_sr"> ***************************************/</i></td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_vga_read_sr" title='cirrus_vga_read_sr' data-type='int cirrus_vga_read_sr(CirrusVGAState * s)' data-ref="cirrus_vga_read_sr">cirrus_vga_read_sr</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col0 decl" id="7590s" title='s' data-type='CirrusVGAState *' data-ref="7590s">s</dfn>)</td></tr>
<tr><th id="1321">1321</th><td>{</td></tr>
<tr><th id="1322">1322</th><td>    <b>switch</b> (<a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>) {</td></tr>
<tr><th id="1323">1323</th><td>    <b>case</b> <var>0x00</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1324">1324</th><td>    <b>case</b> <var>0x01</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1325">1325</th><td>    <b>case</b> <var>0x02</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1326">1326</th><td>    <b>case</b> <var>0x03</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1327">1327</th><td>    <b>case</b> <var>0x04</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1328">1328</th><td>	<b>return</b> <a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>];</td></tr>
<tr><th id="1329">1329</th><td>    <b>case</b> <var>0x06</var>:			<i>// Unlock Cirrus extensions</i></td></tr>
<tr><th id="1330">1330</th><td>	<b>return</b> <a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>];</td></tr>
<tr><th id="1331">1331</th><td>    <b>case</b> <var>0x10</var>:</td></tr>
<tr><th id="1332">1332</th><td>    <b>case</b> <var>0x30</var>:</td></tr>
<tr><th id="1333">1333</th><td>    <b>case</b> <var>0x50</var>:</td></tr>
<tr><th id="1334">1334</th><td>    <b>case</b> <var>0x70</var>:			<i>// Graphics Cursor X</i></td></tr>
<tr><th id="1335">1335</th><td>    <b>case</b> <var>0x90</var>:</td></tr>
<tr><th id="1336">1336</th><td>    <b>case</b> <var>0xb0</var>:</td></tr>
<tr><th id="1337">1337</th><td>    <b>case</b> <var>0xd0</var>:</td></tr>
<tr><th id="1338">1338</th><td>    <b>case</b> <var>0xf0</var>:			<i>// Graphics Cursor X</i></td></tr>
<tr><th id="1339">1339</th><td>	<b>return</b> <a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x10</var>];</td></tr>
<tr><th id="1340">1340</th><td>    <b>case</b> <var>0x11</var>:</td></tr>
<tr><th id="1341">1341</th><td>    <b>case</b> <var>0x31</var>:</td></tr>
<tr><th id="1342">1342</th><td>    <b>case</b> <var>0x51</var>:</td></tr>
<tr><th id="1343">1343</th><td>    <b>case</b> <var>0x71</var>:			<i>// Graphics Cursor Y</i></td></tr>
<tr><th id="1344">1344</th><td>    <b>case</b> <var>0x91</var>:</td></tr>
<tr><th id="1345">1345</th><td>    <b>case</b> <var>0xb1</var>:</td></tr>
<tr><th id="1346">1346</th><td>    <b>case</b> <var>0xd1</var>:</td></tr>
<tr><th id="1347">1347</th><td>    <b>case</b> <var>0xf1</var>:			<i>// Graphics Cursor Y</i></td></tr>
<tr><th id="1348">1348</th><td>	<b>return</b> <a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x11</var>];</td></tr>
<tr><th id="1349">1349</th><td>    <b>case</b> <var>0x05</var>:			<i>// ???</i></td></tr>
<tr><th id="1350">1350</th><td>    <b>case</b> <var>0x07</var>:			<i>// Extended Sequencer Mode</i></td></tr>
<tr><th id="1351">1351</th><td>    <b>case</b> <var>0x08</var>:			<i>// EEPROM Control</i></td></tr>
<tr><th id="1352">1352</th><td>    <b>case</b> <var>0x09</var>:			<i>// Scratch Register 0</i></td></tr>
<tr><th id="1353">1353</th><td>    <b>case</b> <var>0x0a</var>:			<i>// Scratch Register 1</i></td></tr>
<tr><th id="1354">1354</th><td>    <b>case</b> <var>0x0b</var>:			<i>// VCLK 0</i></td></tr>
<tr><th id="1355">1355</th><td>    <b>case</b> <var>0x0c</var>:			<i>// VCLK 1</i></td></tr>
<tr><th id="1356">1356</th><td>    <b>case</b> <var>0x0d</var>:			<i>// VCLK 2</i></td></tr>
<tr><th id="1357">1357</th><td>    <b>case</b> <var>0x0e</var>:			<i>// VCLK 3</i></td></tr>
<tr><th id="1358">1358</th><td>    <b>case</b> <var>0x0f</var>:			<i>// DRAM Control</i></td></tr>
<tr><th id="1359">1359</th><td>    <b>case</b> <var>0x12</var>:			<i>// Graphics Cursor Attribute</i></td></tr>
<tr><th id="1360">1360</th><td>    <b>case</b> <var>0x13</var>:			<i>// Graphics Cursor Pattern Address</i></td></tr>
<tr><th id="1361">1361</th><td>    <b>case</b> <var>0x14</var>:			<i>// Scratch Register 2</i></td></tr>
<tr><th id="1362">1362</th><td>    <b>case</b> <var>0x15</var>:			<i>// Scratch Register 3</i></td></tr>
<tr><th id="1363">1363</th><td>    <b>case</b> <var>0x16</var>:			<i>// Performance Tuning Register</i></td></tr>
<tr><th id="1364">1364</th><td>    <b>case</b> <var>0x17</var>:			<i>// Configuration Readback and Extended Control</i></td></tr>
<tr><th id="1365">1365</th><td>    <b>case</b> <var>0x18</var>:			<i>// Signature Generator Control</i></td></tr>
<tr><th id="1366">1366</th><td>    <b>case</b> <var>0x19</var>:			<i>// Signal Generator Result</i></td></tr>
<tr><th id="1367">1367</th><td>    <b>case</b> <var>0x1a</var>:			<i>// Signal Generator Result</i></td></tr>
<tr><th id="1368">1368</th><td>    <b>case</b> <var>0x1b</var>:			<i>// VCLK 0 Denominator &amp; Post</i></td></tr>
<tr><th id="1369">1369</th><td>    <b>case</b> <var>0x1c</var>:			<i>// VCLK 1 Denominator &amp; Post</i></td></tr>
<tr><th id="1370">1370</th><td>    <b>case</b> <var>0x1d</var>:			<i>// VCLK 2 Denominator &amp; Post</i></td></tr>
<tr><th id="1371">1371</th><td>    <b>case</b> <var>0x1e</var>:			<i>// VCLK 3 Denominator &amp; Post</i></td></tr>
<tr><th id="1372">1372</th><td>    <b>case</b> <var>0x1f</var>:			<i>// BIOS Write Enable and MCLK select</i></td></tr>
<tr><th id="1373">1373</th><td><u>#<span data-ppcond="1373">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1374">1374</th><td>	printf(<q>"cirrus: handled inport sr_index %02x\n"</q>, s-&gt;vga.sr_index);</td></tr>
<tr><th id="1375">1375</th><td><u>#<span data-ppcond="1373">endif</span></u></td></tr>
<tr><th id="1376">1376</th><td>	<b>return</b> <a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col0 ref" href="#7590s" title='s' data-ref="7590s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>];</td></tr>
<tr><th id="1377">1377</th><td>    <b>default</b>:</td></tr>
<tr><th id="1378">1378</th><td><u>#<span data-ppcond="1378">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1379">1379</th><td>	printf(<q>"cirrus: inport sr_index %02x\n"</q>, s-&gt;vga.sr_index);</td></tr>
<tr><th id="1380">1380</th><td><u>#<span data-ppcond="1378">endif</span></u></td></tr>
<tr><th id="1381">1381</th><td>	<b>return</b> <var>0xff</var>;</td></tr>
<tr><th id="1382">1382</th><td>	<b>break</b>;</td></tr>
<tr><th id="1383">1383</th><td>    }</td></tr>
<tr><th id="1384">1384</th><td>}</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_vga_write_sr" title='cirrus_vga_write_sr' data-type='void cirrus_vga_write_sr(CirrusVGAState * s, uint32_t val)' data-ref="cirrus_vga_write_sr">cirrus_vga_write_sr</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col1 decl" id="7591s" title='s' data-type='CirrusVGAState *' data-ref="7591s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="7592val" title='val' data-type='uint32_t' data-ref="7592val">val</dfn>)</td></tr>
<tr><th id="1387">1387</th><td>{</td></tr>
<tr><th id="1388">1388</th><td>    <b>switch</b> (<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>) {</td></tr>
<tr><th id="1389">1389</th><td>    <b>case</b> <var>0x00</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1390">1390</th><td>    <b>case</b> <var>0x01</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1391">1391</th><td>    <b>case</b> <var>0x02</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1392">1392</th><td>    <b>case</b> <var>0x03</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1393">1393</th><td>    <b>case</b> <var>0x04</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1394">1394</th><td>	<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>] = <a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a> &amp; <a class="ref" href="vga_int.h.html#sr_mask" title='sr_mask' data-ref="sr_mask">sr_mask</a>[<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>];</td></tr>
<tr><th id="1395">1395</th><td>	<b>if</b> (<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a> == <var>1</var>)</td></tr>
<tr><th id="1396">1396</th><td>            <a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::update_retrace_info" title='VGACommonState::update_retrace_info' data-ref="VGACommonState::update_retrace_info">update_retrace_info</a>(&amp;<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="1397">1397</th><td>        <b>break</b>;</td></tr>
<tr><th id="1398">1398</th><td>    <b>case</b> <var>0x06</var>:			<i>// Unlock Cirrus extensions</i></td></tr>
<tr><th id="1399">1399</th><td>	<a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a> &amp;= <var>0x17</var>;</td></tr>
<tr><th id="1400">1400</th><td>	<b>if</b> (<a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a> == <var>0x12</var>) {</td></tr>
<tr><th id="1401">1401</th><td>	    <a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>] = <var>0x12</var>;</td></tr>
<tr><th id="1402">1402</th><td>	} <b>else</b> {</td></tr>
<tr><th id="1403">1403</th><td>	    <a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>] = <var>0x0f</var>;</td></tr>
<tr><th id="1404">1404</th><td>	}</td></tr>
<tr><th id="1405">1405</th><td>	<b>break</b>;</td></tr>
<tr><th id="1406">1406</th><td>    <b>case</b> <var>0x10</var>:</td></tr>
<tr><th id="1407">1407</th><td>    <b>case</b> <var>0x30</var>:</td></tr>
<tr><th id="1408">1408</th><td>    <b>case</b> <var>0x50</var>:</td></tr>
<tr><th id="1409">1409</th><td>    <b>case</b> <var>0x70</var>:			<i>// Graphics Cursor X</i></td></tr>
<tr><th id="1410">1410</th><td>    <b>case</b> <var>0x90</var>:</td></tr>
<tr><th id="1411">1411</th><td>    <b>case</b> <var>0xb0</var>:</td></tr>
<tr><th id="1412">1412</th><td>    <b>case</b> <var>0xd0</var>:</td></tr>
<tr><th id="1413">1413</th><td>    <b>case</b> <var>0xf0</var>:			<i>// Graphics Cursor X</i></td></tr>
<tr><th id="1414">1414</th><td>	<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x10</var>] = <a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a>;</td></tr>
<tr><th id="1415">1415</th><td>        <a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_x" title='VGACommonState::hw_cursor_x' data-ref="VGACommonState::hw_cursor_x">hw_cursor_x</a> = (<a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a> &lt;&lt; <var>3</var>) | (<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a> &gt;&gt; <var>5</var>);</td></tr>
<tr><th id="1416">1416</th><td>	<b>break</b>;</td></tr>
<tr><th id="1417">1417</th><td>    <b>case</b> <var>0x11</var>:</td></tr>
<tr><th id="1418">1418</th><td>    <b>case</b> <var>0x31</var>:</td></tr>
<tr><th id="1419">1419</th><td>    <b>case</b> <var>0x51</var>:</td></tr>
<tr><th id="1420">1420</th><td>    <b>case</b> <var>0x71</var>:			<i>// Graphics Cursor Y</i></td></tr>
<tr><th id="1421">1421</th><td>    <b>case</b> <var>0x91</var>:</td></tr>
<tr><th id="1422">1422</th><td>    <b>case</b> <var>0xb1</var>:</td></tr>
<tr><th id="1423">1423</th><td>    <b>case</b> <var>0xd1</var>:</td></tr>
<tr><th id="1424">1424</th><td>    <b>case</b> <var>0xf1</var>:			<i>// Graphics Cursor Y</i></td></tr>
<tr><th id="1425">1425</th><td>	<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x11</var>] = <a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a>;</td></tr>
<tr><th id="1426">1426</th><td>        <a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a> = (<a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a> &lt;&lt; <var>3</var>) | (<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a> &gt;&gt; <var>5</var>);</td></tr>
<tr><th id="1427">1427</th><td>	<b>break</b>;</td></tr>
<tr><th id="1428">1428</th><td>    <b>case</b> <var>0x07</var>:			<i>// Extended Sequencer Mode</i></td></tr>
<tr><th id="1429">1429</th><td>    <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>);</td></tr>
<tr><th id="1430">1430</th><td>    <b>case</b> <var>0x08</var>:			<i>// EEPROM Control</i></td></tr>
<tr><th id="1431">1431</th><td>    <b>case</b> <var>0x09</var>:			<i>// Scratch Register 0</i></td></tr>
<tr><th id="1432">1432</th><td>    <b>case</b> <var>0x0a</var>:			<i>// Scratch Register 1</i></td></tr>
<tr><th id="1433">1433</th><td>    <b>case</b> <var>0x0b</var>:			<i>// VCLK 0</i></td></tr>
<tr><th id="1434">1434</th><td>    <b>case</b> <var>0x0c</var>:			<i>// VCLK 1</i></td></tr>
<tr><th id="1435">1435</th><td>    <b>case</b> <var>0x0d</var>:			<i>// VCLK 2</i></td></tr>
<tr><th id="1436">1436</th><td>    <b>case</b> <var>0x0e</var>:			<i>// VCLK 3</i></td></tr>
<tr><th id="1437">1437</th><td>    <b>case</b> <var>0x0f</var>:			<i>// DRAM Control</i></td></tr>
<tr><th id="1438">1438</th><td>    <b>case</b> <var>0x13</var>:			<i>// Graphics Cursor Pattern Address</i></td></tr>
<tr><th id="1439">1439</th><td>    <b>case</b> <var>0x14</var>:			<i>// Scratch Register 2</i></td></tr>
<tr><th id="1440">1440</th><td>    <b>case</b> <var>0x15</var>:			<i>// Scratch Register 3</i></td></tr>
<tr><th id="1441">1441</th><td>    <b>case</b> <var>0x16</var>:			<i>// Performance Tuning Register</i></td></tr>
<tr><th id="1442">1442</th><td>    <b>case</b> <var>0x18</var>:			<i>// Signature Generator Control</i></td></tr>
<tr><th id="1443">1443</th><td>    <b>case</b> <var>0x19</var>:			<i>// Signature Generator Result</i></td></tr>
<tr><th id="1444">1444</th><td>    <b>case</b> <var>0x1a</var>:			<i>// Signature Generator Result</i></td></tr>
<tr><th id="1445">1445</th><td>    <b>case</b> <var>0x1b</var>:			<i>// VCLK 0 Denominator &amp; Post</i></td></tr>
<tr><th id="1446">1446</th><td>    <b>case</b> <var>0x1c</var>:			<i>// VCLK 1 Denominator &amp; Post</i></td></tr>
<tr><th id="1447">1447</th><td>    <b>case</b> <var>0x1d</var>:			<i>// VCLK 2 Denominator &amp; Post</i></td></tr>
<tr><th id="1448">1448</th><td>    <b>case</b> <var>0x1e</var>:			<i>// VCLK 3 Denominator &amp; Post</i></td></tr>
<tr><th id="1449">1449</th><td>    <b>case</b> <var>0x1f</var>:			<i>// BIOS Write Enable and MCLK select</i></td></tr>
<tr><th id="1450">1450</th><td>	<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>] = <a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a>;</td></tr>
<tr><th id="1451">1451</th><td><u>#<span data-ppcond="1451">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1452">1452</th><td>	printf(<q>"cirrus: handled outport sr_index %02x, sr_value %02x\n"</q>,</td></tr>
<tr><th id="1453">1453</th><td>	       s-&gt;vga.sr_index, val);</td></tr>
<tr><th id="1454">1454</th><td><u>#<span data-ppcond="1451">endif</span></u></td></tr>
<tr><th id="1455">1455</th><td>	<b>break</b>;</td></tr>
<tr><th id="1456">1456</th><td>    <b>case</b> <var>0x12</var>:			<i>// Graphics Cursor Attribute</i></td></tr>
<tr><th id="1457">1457</th><td>	<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] = <a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a>;</td></tr>
<tr><th id="1458">1458</th><td>        <a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::force_shadow" title='VGACommonState::force_shadow' data-ref="VGACommonState::force_shadow">force_shadow</a> = !!(<a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a> &amp; <a class="macro" href="#83" title="0x01" data-ref="_M/CIRRUS_CURSOR_SHOW">CIRRUS_CURSOR_SHOW</a>);</td></tr>
<tr><th id="1459">1459</th><td><u>#<span data-ppcond="1459">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1460">1460</th><td>        printf(<q>"cirrus: cursor ctl SR12=%02x (force shadow: %d)\n"</q>,</td></tr>
<tr><th id="1461">1461</th><td>               val, s-&gt;vga.force_shadow);</td></tr>
<tr><th id="1462">1462</th><td><u>#<span data-ppcond="1459">endif</span></u></td></tr>
<tr><th id="1463">1463</th><td>        <b>break</b>;</td></tr>
<tr><th id="1464">1464</th><td>    <b>case</b> <var>0x17</var>:			<i>// Configuration Readback and Extended Control</i></td></tr>
<tr><th id="1465">1465</th><td>	<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>] = (<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>] &amp; <var>0x38</var>)</td></tr>
<tr><th id="1466">1466</th><td>                                   | (<a class="local col2 ref" href="#7592val" title='val' data-ref="7592val">val</a> &amp; <var>0xc7</var>);</td></tr>
<tr><th id="1467">1467</th><td>        <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col1 ref" href="#7591s" title='s' data-ref="7591s">s</a>);</td></tr>
<tr><th id="1468">1468</th><td>        <b>break</b>;</td></tr>
<tr><th id="1469">1469</th><td>    <b>default</b>:</td></tr>
<tr><th id="1470">1470</th><td><u>#<span data-ppcond="1470">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1471">1471</th><td>	printf(<q>"cirrus: outport sr_index %02x, sr_value %02x\n"</q>,</td></tr>
<tr><th id="1472">1472</th><td>               s-&gt;vga.sr_index, val);</td></tr>
<tr><th id="1473">1473</th><td><u>#<span data-ppcond="1470">endif</span></u></td></tr>
<tr><th id="1474">1474</th><td>	<b>break</b>;</td></tr>
<tr><th id="1475">1475</th><td>    }</td></tr>
<tr><th id="1476">1476</th><td>}</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><i  data-doc="cirrus_read_hidden_dac">/***************************************</i></td></tr>
<tr><th id="1479">1479</th><td><i  data-doc="cirrus_read_hidden_dac"> *</i></td></tr>
<tr><th id="1480">1480</th><td><i  data-doc="cirrus_read_hidden_dac"> *  I/O access at 0x3c6</i></td></tr>
<tr><th id="1481">1481</th><td><i  data-doc="cirrus_read_hidden_dac"> *</i></td></tr>
<tr><th id="1482">1482</th><td><i  data-doc="cirrus_read_hidden_dac"> ***************************************/</i></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_read_hidden_dac" title='cirrus_read_hidden_dac' data-type='int cirrus_read_hidden_dac(CirrusVGAState * s)' data-ref="cirrus_read_hidden_dac">cirrus_read_hidden_dac</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col3 decl" id="7593s" title='s' data-type='CirrusVGAState *' data-ref="7593s">s</dfn>)</td></tr>
<tr><th id="1485">1485</th><td>{</td></tr>
<tr><th id="1486">1486</th><td>    <b>if</b> (++<a class="local col3 ref" href="#7593s" title='s' data-ref="7593s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-use='w' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</a> == <var>5</var>) {</td></tr>
<tr><th id="1487">1487</th><td>        <a class="local col3 ref" href="#7593s" title='s' data-ref="7593s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-use='w' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</a> = <var>0</var>;</td></tr>
<tr><th id="1488">1488</th><td>        <b>return</b> <a class="local col3 ref" href="#7593s" title='s' data-ref="7593s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_data" title='CirrusVGAState::cirrus_hidden_dac_data' data-use='r' data-ref="CirrusVGAState::cirrus_hidden_dac_data">cirrus_hidden_dac_data</a>;</td></tr>
<tr><th id="1489">1489</th><td>    }</td></tr>
<tr><th id="1490">1490</th><td>    <b>return</b> <var>0xff</var>;</td></tr>
<tr><th id="1491">1491</th><td>}</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_write_hidden_dac" title='cirrus_write_hidden_dac' data-type='void cirrus_write_hidden_dac(CirrusVGAState * s, int reg_value)' data-ref="cirrus_write_hidden_dac">cirrus_write_hidden_dac</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col4 decl" id="7594s" title='s' data-type='CirrusVGAState *' data-ref="7594s">s</dfn>, <em>int</em> <dfn class="local col5 decl" id="7595reg_value" title='reg_value' data-type='int' data-ref="7595reg_value">reg_value</dfn>)</td></tr>
<tr><th id="1494">1494</th><td>{</td></tr>
<tr><th id="1495">1495</th><td>    <b>if</b> (<a class="local col4 ref" href="#7594s" title='s' data-ref="7594s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-use='r' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</a> == <var>4</var>) {</td></tr>
<tr><th id="1496">1496</th><td>	<a class="local col4 ref" href="#7594s" title='s' data-ref="7594s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_data" title='CirrusVGAState::cirrus_hidden_dac_data' data-use='w' data-ref="CirrusVGAState::cirrus_hidden_dac_data">cirrus_hidden_dac_data</a> = <a class="local col5 ref" href="#7595reg_value" title='reg_value' data-ref="7595reg_value">reg_value</a>;</td></tr>
<tr><th id="1497">1497</th><td><u>#<span data-ppcond="1497">if</span> defined(<span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span>)</u></td></tr>
<tr><th id="1498">1498</th><td>	printf(<q>"cirrus: outport hidden DAC, value %02x\n"</q>, reg_value);</td></tr>
<tr><th id="1499">1499</th><td><u>#<span data-ppcond="1497">endif</span></u></td></tr>
<tr><th id="1500">1500</th><td>    }</td></tr>
<tr><th id="1501">1501</th><td>    <a class="local col4 ref" href="#7594s" title='s' data-ref="7594s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-use='w' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</a> = <var>0</var>;</td></tr>
<tr><th id="1502">1502</th><td>}</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><i  data-doc="cirrus_vga_read_palette">/***************************************</i></td></tr>
<tr><th id="1505">1505</th><td><i  data-doc="cirrus_vga_read_palette"> *</i></td></tr>
<tr><th id="1506">1506</th><td><i  data-doc="cirrus_vga_read_palette"> *  I/O access at 0x3c9</i></td></tr>
<tr><th id="1507">1507</th><td><i  data-doc="cirrus_vga_read_palette"> *</i></td></tr>
<tr><th id="1508">1508</th><td><i  data-doc="cirrus_vga_read_palette"> ***************************************/</i></td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_vga_read_palette" title='cirrus_vga_read_palette' data-type='int cirrus_vga_read_palette(CirrusVGAState * s)' data-ref="cirrus_vga_read_palette">cirrus_vga_read_palette</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col6 decl" id="7596s" title='s' data-type='CirrusVGAState *' data-ref="7596s">s</dfn>)</td></tr>
<tr><th id="1511">1511</th><td>{</td></tr>
<tr><th id="1512">1512</th><td>    <em>int</em> <dfn class="local col7 decl" id="7597val" title='val' data-type='int' data-ref="7597val">val</dfn>;</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>    <b>if</b> ((<a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#84" title="0x02" data-ref="_M/CIRRUS_CURSOR_HIDDENPEL">CIRRUS_CURSOR_HIDDENPEL</a>)) {</td></tr>
<tr><th id="1515">1515</th><td>        <a class="local col7 ref" href="#7597val" title='val' data-ref="7597val">val</a> = <a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_palette" title='CirrusVGAState::cirrus_hidden_palette' data-use='r' data-ref="CirrusVGAState::cirrus_hidden_palette">cirrus_hidden_palette</a>[(<a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_read_index" title='VGACommonState::dac_read_index' data-ref="VGACommonState::dac_read_index">dac_read_index</a> &amp; <var>0x0f</var>) * <var>3</var> +</td></tr>
<tr><th id="1516">1516</th><td>                                       <a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a>];</td></tr>
<tr><th id="1517">1517</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1518">1518</th><td>        <a class="local col7 ref" href="#7597val" title='val' data-ref="7597val">val</a> = <a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::palette" title='VGACommonState::palette' data-ref="VGACommonState::palette">palette</a>[<a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_read_index" title='VGACommonState::dac_read_index' data-ref="VGACommonState::dac_read_index">dac_read_index</a> * <var>3</var> + <a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a>];</td></tr>
<tr><th id="1519">1519</th><td>    }</td></tr>
<tr><th id="1520">1520</th><td>    <b>if</b> (++<a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a> == <var>3</var>) {</td></tr>
<tr><th id="1521">1521</th><td>	<a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a> = <var>0</var>;</td></tr>
<tr><th id="1522">1522</th><td>	<a class="local col6 ref" href="#7596s" title='s' data-ref="7596s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_read_index" title='VGACommonState::dac_read_index' data-ref="VGACommonState::dac_read_index">dac_read_index</a>++;</td></tr>
<tr><th id="1523">1523</th><td>    }</td></tr>
<tr><th id="1524">1524</th><td>    <b>return</b> <a class="local col7 ref" href="#7597val" title='val' data-ref="7597val">val</a>;</td></tr>
<tr><th id="1525">1525</th><td>}</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_vga_write_palette" title='cirrus_vga_write_palette' data-type='void cirrus_vga_write_palette(CirrusVGAState * s, int reg_value)' data-ref="cirrus_vga_write_palette">cirrus_vga_write_palette</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col8 decl" id="7598s" title='s' data-type='CirrusVGAState *' data-ref="7598s">s</dfn>, <em>int</em> <dfn class="local col9 decl" id="7599reg_value" title='reg_value' data-type='int' data-ref="7599reg_value">reg_value</dfn>)</td></tr>
<tr><th id="1528">1528</th><td>{</td></tr>
<tr><th id="1529">1529</th><td>    <a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_cache" title='VGACommonState::dac_cache' data-ref="VGACommonState::dac_cache">dac_cache</a>[<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a>] = <a class="local col9 ref" href="#7599reg_value" title='reg_value' data-ref="7599reg_value">reg_value</a>;</td></tr>
<tr><th id="1530">1530</th><td>    <b>if</b> (++<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a> == <var>3</var>) {</td></tr>
<tr><th id="1531">1531</th><td>        <b>if</b> ((<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#84" title="0x02" data-ref="_M/CIRRUS_CURSOR_HIDDENPEL">CIRRUS_CURSOR_HIDDENPEL</a>)) {</td></tr>
<tr><th id="1532">1532</th><td>            <a class="ref" href="../../../include/string.h.html#memcpy" title='memcpy' data-ref="memcpy">memcpy</a>(&amp;<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_palette" title='CirrusVGAState::cirrus_hidden_palette' data-use='a' data-ref="CirrusVGAState::cirrus_hidden_palette">cirrus_hidden_palette</a>[(<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_write_index" title='VGACommonState::dac_write_index' data-ref="VGACommonState::dac_write_index">dac_write_index</a> &amp; <var>0x0f</var>) * <var>3</var>],</td></tr>
<tr><th id="1533">1533</th><td>                   <a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_cache" title='VGACommonState::dac_cache' data-ref="VGACommonState::dac_cache">dac_cache</a>, <var>3</var>);</td></tr>
<tr><th id="1534">1534</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1535">1535</th><td>            <a class="ref" href="../../../include/string.h.html#memcpy" title='memcpy' data-ref="memcpy">memcpy</a>(&amp;<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::palette" title='VGACommonState::palette' data-ref="VGACommonState::palette">palette</a>[<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_write_index" title='VGACommonState::dac_write_index' data-ref="VGACommonState::dac_write_index">dac_write_index</a> * <var>3</var>], <a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_cache" title='VGACommonState::dac_cache' data-ref="VGACommonState::dac_cache">dac_cache</a>, <var>3</var>);</td></tr>
<tr><th id="1536">1536</th><td>        }</td></tr>
<tr><th id="1537">1537</th><td>        <i>/* XXX update cursor */</i></td></tr>
<tr><th id="1538">1538</th><td>	<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a> = <var>0</var>;</td></tr>
<tr><th id="1539">1539</th><td>	<a class="local col8 ref" href="#7598s" title='s' data-ref="7598s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_write_index" title='VGACommonState::dac_write_index' data-ref="VGACommonState::dac_write_index">dac_write_index</a>++;</td></tr>
<tr><th id="1540">1540</th><td>    }</td></tr>
<tr><th id="1541">1541</th><td>}</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td><i  data-doc="cirrus_vga_read_gr">/***************************************</i></td></tr>
<tr><th id="1544">1544</th><td><i  data-doc="cirrus_vga_read_gr"> *</i></td></tr>
<tr><th id="1545">1545</th><td><i  data-doc="cirrus_vga_read_gr"> *  I/O access between 0x3ce-0x3cf</i></td></tr>
<tr><th id="1546">1546</th><td><i  data-doc="cirrus_vga_read_gr"> *</i></td></tr>
<tr><th id="1547">1547</th><td><i  data-doc="cirrus_vga_read_gr"> ***************************************/</i></td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-type='int cirrus_vga_read_gr(CirrusVGAState * s, unsigned int reg_index)' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col0 decl" id="7600s" title='s' data-type='CirrusVGAState *' data-ref="7600s">s</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="7601reg_index" title='reg_index' data-type='unsigned int' data-ref="7601reg_index">reg_index</dfn>)</td></tr>
<tr><th id="1550">1550</th><td>{</td></tr>
<tr><th id="1551">1551</th><td>    <b>switch</b> (<a class="local col1 ref" href="#7601reg_index" title='reg_index' data-ref="7601reg_index">reg_index</a>) {</td></tr>
<tr><th id="1552">1552</th><td>    <b>case</b> <var>0x00</var>: <i>// Standard VGA, BGCOLOR 0x000000ff</i></td></tr>
<tr><th id="1553">1553</th><td>        <b>return</b> <a class="local col0 ref" href="#7600s" title='s' data-ref="7600s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a>;</td></tr>
<tr><th id="1554">1554</th><td>    <b>case</b> <var>0x01</var>: <i>// Standard VGA, FGCOLOR 0x000000ff</i></td></tr>
<tr><th id="1555">1555</th><td>        <b>return</b> <a class="local col0 ref" href="#7600s" title='s' data-ref="7600s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a>;</td></tr>
<tr><th id="1556">1556</th><td>    <b>case</b> <var>0x02</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1557">1557</th><td>    <b>case</b> <var>0x03</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1558">1558</th><td>    <b>case</b> <var>0x04</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1559">1559</th><td>    <b>case</b> <var>0x06</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1560">1560</th><td>    <b>case</b> <var>0x07</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1561">1561</th><td>    <b>case</b> <var>0x08</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1562">1562</th><td>        <b>return</b> <a class="local col0 ref" href="#7600s" title='s' data-ref="7600s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col0 ref" href="#7600s" title='s' data-ref="7600s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr_index" title='VGACommonState::gr_index' data-ref="VGACommonState::gr_index">gr_index</a>];</td></tr>
<tr><th id="1563">1563</th><td>    <b>case</b> <var>0x05</var>:			<i>// Standard VGA, Cirrus extended mode</i></td></tr>
<tr><th id="1564">1564</th><td>    <b>default</b>:</td></tr>
<tr><th id="1565">1565</th><td>	<b>break</b>;</td></tr>
<tr><th id="1566">1566</th><td>    }</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>    <b>if</b> (<a class="local col1 ref" href="#7601reg_index" title='reg_index' data-ref="7601reg_index">reg_index</a> &lt; <var>0x3a</var>) {</td></tr>
<tr><th id="1569">1569</th><td>	<b>return</b> <a class="local col0 ref" href="#7600s" title='s' data-ref="7600s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col1 ref" href="#7601reg_index" title='reg_index' data-ref="7601reg_index">reg_index</a>];</td></tr>
<tr><th id="1570">1570</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1571">1571</th><td><u>#<span data-ppcond="1571">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1572">1572</th><td>	printf(<q>"cirrus: inport gr_index %02x\n"</q>, reg_index);</td></tr>
<tr><th id="1573">1573</th><td><u>#<span data-ppcond="1571">endif</span></u></td></tr>
<tr><th id="1574">1574</th><td>	<b>return</b> <var>0xff</var>;</td></tr>
<tr><th id="1575">1575</th><td>    }</td></tr>
<tr><th id="1576">1576</th><td>}</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="1579">1579</th><td><dfn class="tu decl def" id="cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-type='void cirrus_vga_write_gr(CirrusVGAState * s, unsigned int reg_index, int reg_value)' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col2 decl" id="7602s" title='s' data-type='CirrusVGAState *' data-ref="7602s">s</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="7603reg_index" title='reg_index' data-type='unsigned int' data-ref="7603reg_index">reg_index</dfn>, <em>int</em> <dfn class="local col4 decl" id="7604reg_value" title='reg_value' data-type='int' data-ref="7604reg_value">reg_value</dfn>)</td></tr>
<tr><th id="1580">1580</th><td>{</td></tr>
<tr><th id="1581">1581</th><td><u>#<span data-ppcond="1581">if</span> defined(<span class="macro" data-ref="_M/DEBUG_BITBLT">DEBUG_BITBLT</span>) &amp;&amp; 0</u></td></tr>
<tr><th id="1582">1582</th><td>    printf(<q>"gr%02x: %02x\n"</q>, reg_index, reg_value);</td></tr>
<tr><th id="1583">1583</th><td><u>#<span data-ppcond="1581">endif</span></u></td></tr>
<tr><th id="1584">1584</th><td>    <b>switch</b> (<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>) {</td></tr>
<tr><th id="1585">1585</th><td>    <b>case</b> <var>0x00</var>:			<i>// Standard VGA, BGCOLOR 0x000000ff</i></td></tr>
<tr><th id="1586">1586</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a> &amp; <a class="ref" href="vga_int.h.html#gr_mask" title='gr_mask' data-ref="gr_mask">gr_mask</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>];</td></tr>
<tr><th id="1587">1587</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='w' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a> = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a>;</td></tr>
<tr><th id="1588">1588</th><td>	<b>break</b>;</td></tr>
<tr><th id="1589">1589</th><td>    <b>case</b> <var>0x01</var>:			<i>// Standard VGA, FGCOLOR 0x000000ff</i></td></tr>
<tr><th id="1590">1590</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a> &amp; <a class="ref" href="vga_int.h.html#gr_mask" title='gr_mask' data-ref="gr_mask">gr_mask</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>];</td></tr>
<tr><th id="1591">1591</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='w' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a> = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a>;</td></tr>
<tr><th id="1592">1592</th><td>	<b>break</b>;</td></tr>
<tr><th id="1593">1593</th><td>    <b>case</b> <var>0x02</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1594">1594</th><td>    <b>case</b> <var>0x03</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1595">1595</th><td>    <b>case</b> <var>0x04</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1596">1596</th><td>    <b>case</b> <var>0x06</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1597">1597</th><td>    <b>case</b> <var>0x07</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1598">1598</th><td>    <b>case</b> <var>0x08</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1599">1599</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a> &amp; <a class="ref" href="vga_int.h.html#gr_mask" title='gr_mask' data-ref="gr_mask">gr_mask</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>];</td></tr>
<tr><th id="1600">1600</th><td>        <b>break</b>;</td></tr>
<tr><th id="1601">1601</th><td>    <b>case</b> <var>0x05</var>:			<i>// Standard VGA, Cirrus extended mode</i></td></tr>
<tr><th id="1602">1602</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a> &amp; <var>0x7f</var>;</td></tr>
<tr><th id="1603">1603</th><td>        <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>);</td></tr>
<tr><th id="1604">1604</th><td>	<b>break</b>;</td></tr>
<tr><th id="1605">1605</th><td>    <b>case</b> <var>0x09</var>:			<i>// bank offset #0</i></td></tr>
<tr><th id="1606">1606</th><td>    <b>case</b> <var>0x0A</var>:			<i>// bank offset #1</i></td></tr>
<tr><th id="1607">1607</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a>;</td></tr>
<tr><th id="1608">1608</th><td>	<a class="tu ref" href="#cirrus_update_bank_ptr" title='cirrus_update_bank_ptr' data-use='c' data-ref="cirrus_update_bank_ptr">cirrus_update_bank_ptr</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>, <var>0</var>);</td></tr>
<tr><th id="1609">1609</th><td>	<a class="tu ref" href="#cirrus_update_bank_ptr" title='cirrus_update_bank_ptr' data-use='c' data-ref="cirrus_update_bank_ptr">cirrus_update_bank_ptr</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>, <var>1</var>);</td></tr>
<tr><th id="1610">1610</th><td>        <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>);</td></tr>
<tr><th id="1611">1611</th><td>        <b>break</b>;</td></tr>
<tr><th id="1612">1612</th><td>    <b>case</b> <var>0x0B</var>:</td></tr>
<tr><th id="1613">1613</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a>;</td></tr>
<tr><th id="1614">1614</th><td>	<a class="tu ref" href="#cirrus_update_bank_ptr" title='cirrus_update_bank_ptr' data-use='c' data-ref="cirrus_update_bank_ptr">cirrus_update_bank_ptr</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>, <var>0</var>);</td></tr>
<tr><th id="1615">1615</th><td>	<a class="tu ref" href="#cirrus_update_bank_ptr" title='cirrus_update_bank_ptr' data-use='c' data-ref="cirrus_update_bank_ptr">cirrus_update_bank_ptr</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>, <var>1</var>);</td></tr>
<tr><th id="1616">1616</th><td>        <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>);</td></tr>
<tr><th id="1617">1617</th><td>	<b>break</b>;</td></tr>
<tr><th id="1618">1618</th><td>    <b>case</b> <var>0x10</var>:			<i>// BGCOLOR 0x0000ff00</i></td></tr>
<tr><th id="1619">1619</th><td>    <b>case</b> <var>0x11</var>:			<i>// FGCOLOR 0x0000ff00</i></td></tr>
<tr><th id="1620">1620</th><td>    <b>case</b> <var>0x12</var>:			<i>// BGCOLOR 0x00ff0000</i></td></tr>
<tr><th id="1621">1621</th><td>    <b>case</b> <var>0x13</var>:			<i>// FGCOLOR 0x00ff0000</i></td></tr>
<tr><th id="1622">1622</th><td>    <b>case</b> <var>0x14</var>:			<i>// BGCOLOR 0xff000000</i></td></tr>
<tr><th id="1623">1623</th><td>    <b>case</b> <var>0x15</var>:			<i>// FGCOLOR 0xff000000</i></td></tr>
<tr><th id="1624">1624</th><td>    <b>case</b> <var>0x20</var>:			<i>// BLT WIDTH 0x0000ff</i></td></tr>
<tr><th id="1625">1625</th><td>    <b>case</b> <var>0x22</var>:			<i>// BLT HEIGHT 0x0000ff</i></td></tr>
<tr><th id="1626">1626</th><td>    <b>case</b> <var>0x24</var>:			<i>// BLT DEST PITCH 0x0000ff</i></td></tr>
<tr><th id="1627">1627</th><td>    <b>case</b> <var>0x26</var>:			<i>// BLT SRC PITCH 0x0000ff</i></td></tr>
<tr><th id="1628">1628</th><td>    <b>case</b> <var>0x28</var>:			<i>// BLT DEST ADDR 0x0000ff</i></td></tr>
<tr><th id="1629">1629</th><td>    <b>case</b> <var>0x29</var>:			<i>// BLT DEST ADDR 0x00ff00</i></td></tr>
<tr><th id="1630">1630</th><td>    <b>case</b> <var>0x2c</var>:			<i>// BLT SRC ADDR 0x0000ff</i></td></tr>
<tr><th id="1631">1631</th><td>    <b>case</b> <var>0x2d</var>:			<i>// BLT SRC ADDR 0x00ff00</i></td></tr>
<tr><th id="1632">1632</th><td>    <b>case</b> <var>0x2f</var>:                  <i>// BLT WRITEMASK</i></td></tr>
<tr><th id="1633">1633</th><td>    <b>case</b> <var>0x30</var>:			<i>// BLT MODE</i></td></tr>
<tr><th id="1634">1634</th><td>    <b>case</b> <var>0x32</var>:			<i>// RASTER OP</i></td></tr>
<tr><th id="1635">1635</th><td>    <b>case</b> <var>0x33</var>:			<i>// BLT MODEEXT</i></td></tr>
<tr><th id="1636">1636</th><td>    <b>case</b> <var>0x34</var>:			<i>// BLT TRANSPARENT COLOR 0x00ff</i></td></tr>
<tr><th id="1637">1637</th><td>    <b>case</b> <var>0x35</var>:			<i>// BLT TRANSPARENT COLOR 0xff00</i></td></tr>
<tr><th id="1638">1638</th><td>    <b>case</b> <var>0x38</var>:			<i>// BLT TRANSPARENT COLOR MASK 0x00ff</i></td></tr>
<tr><th id="1639">1639</th><td>    <b>case</b> <var>0x39</var>:			<i>// BLT TRANSPARENT COLOR MASK 0xff00</i></td></tr>
<tr><th id="1640">1640</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a>;</td></tr>
<tr><th id="1641">1641</th><td>	<b>break</b>;</td></tr>
<tr><th id="1642">1642</th><td>    <b>case</b> <var>0x21</var>:			<i>// BLT WIDTH 0x001f00</i></td></tr>
<tr><th id="1643">1643</th><td>    <b>case</b> <var>0x23</var>:			<i>// BLT HEIGHT 0x001f00</i></td></tr>
<tr><th id="1644">1644</th><td>    <b>case</b> <var>0x25</var>:			<i>// BLT DEST PITCH 0x001f00</i></td></tr>
<tr><th id="1645">1645</th><td>    <b>case</b> <var>0x27</var>:			<i>// BLT SRC PITCH 0x001f00</i></td></tr>
<tr><th id="1646">1646</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a> &amp; <var>0x1f</var>;</td></tr>
<tr><th id="1647">1647</th><td>	<b>break</b>;</td></tr>
<tr><th id="1648">1648</th><td>    <b>case</b> <var>0x2a</var>:			<i>// BLT DEST ADDR 0x3f0000</i></td></tr>
<tr><th id="1649">1649</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a> &amp; <var>0x3f</var>;</td></tr>
<tr><th id="1650">1650</th><td>        <i>/* if auto start mode, starts bit blt now */</i></td></tr>
<tr><th id="1651">1651</th><td>        <b>if</b> (<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x31</var>] &amp; <a class="macro" href="#118" title="0x80" data-ref="_M/CIRRUS_BLT_AUTOSTART">CIRRUS_BLT_AUTOSTART</a>) {</td></tr>
<tr><th id="1652">1652</th><td>            <a class="tu ref" href="#cirrus_bitblt_start" title='cirrus_bitblt_start' data-use='c' data-ref="cirrus_bitblt_start">cirrus_bitblt_start</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>);</td></tr>
<tr><th id="1653">1653</th><td>        }</td></tr>
<tr><th id="1654">1654</th><td>	<b>break</b>;</td></tr>
<tr><th id="1655">1655</th><td>    <b>case</b> <var>0x2e</var>:			<i>// BLT SRC ADDR 0x3f0000</i></td></tr>
<tr><th id="1656">1656</th><td>	<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<a class="local col3 ref" href="#7603reg_index" title='reg_index' data-ref="7603reg_index">reg_index</a>] = <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a> &amp; <var>0x3f</var>;</td></tr>
<tr><th id="1657">1657</th><td>	<b>break</b>;</td></tr>
<tr><th id="1658">1658</th><td>    <b>case</b> <var>0x31</var>:			<i>// BLT STATUS/START</i></td></tr>
<tr><th id="1659">1659</th><td>	<a class="tu ref" href="#cirrus_write_bitblt" title='cirrus_write_bitblt' data-use='c' data-ref="cirrus_write_bitblt">cirrus_write_bitblt</a>(<a class="local col2 ref" href="#7602s" title='s' data-ref="7602s">s</a>, <a class="local col4 ref" href="#7604reg_value" title='reg_value' data-ref="7604reg_value">reg_value</a>);</td></tr>
<tr><th id="1660">1660</th><td>	<b>break</b>;</td></tr>
<tr><th id="1661">1661</th><td>    <b>default</b>:</td></tr>
<tr><th id="1662">1662</th><td><u>#<span data-ppcond="1662">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1663">1663</th><td>	printf(<q>"cirrus: outport gr_index %02x, gr_value %02x\n"</q>, reg_index,</td></tr>
<tr><th id="1664">1664</th><td>	       reg_value);</td></tr>
<tr><th id="1665">1665</th><td><u>#<span data-ppcond="1662">endif</span></u></td></tr>
<tr><th id="1666">1666</th><td>	<b>break</b>;</td></tr>
<tr><th id="1667">1667</th><td>    }</td></tr>
<tr><th id="1668">1668</th><td>}</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><i  data-doc="cirrus_vga_read_cr">/***************************************</i></td></tr>
<tr><th id="1671">1671</th><td><i  data-doc="cirrus_vga_read_cr"> *</i></td></tr>
<tr><th id="1672">1672</th><td><i  data-doc="cirrus_vga_read_cr"> *  I/O access between 0x3d4-0x3d5</i></td></tr>
<tr><th id="1673">1673</th><td><i  data-doc="cirrus_vga_read_cr"> *</i></td></tr>
<tr><th id="1674">1674</th><td><i  data-doc="cirrus_vga_read_cr"> ***************************************/</i></td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_vga_read_cr" title='cirrus_vga_read_cr' data-type='int cirrus_vga_read_cr(CirrusVGAState * s, unsigned int reg_index)' data-ref="cirrus_vga_read_cr">cirrus_vga_read_cr</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col5 decl" id="7605s" title='s' data-type='CirrusVGAState *' data-ref="7605s">s</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="7606reg_index" title='reg_index' data-type='unsigned int' data-ref="7606reg_index">reg_index</dfn>)</td></tr>
<tr><th id="1677">1677</th><td>{</td></tr>
<tr><th id="1678">1678</th><td>    <b>switch</b> (<a class="local col6 ref" href="#7606reg_index" title='reg_index' data-ref="7606reg_index">reg_index</a>) {</td></tr>
<tr><th id="1679">1679</th><td>    <b>case</b> <var>0x00</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1680">1680</th><td>    <b>case</b> <var>0x01</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1681">1681</th><td>    <b>case</b> <var>0x02</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1682">1682</th><td>    <b>case</b> <var>0x03</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1683">1683</th><td>    <b>case</b> <var>0x04</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1684">1684</th><td>    <b>case</b> <var>0x05</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1685">1685</th><td>    <b>case</b> <var>0x06</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1686">1686</th><td>    <b>case</b> <var>0x07</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1687">1687</th><td>    <b>case</b> <var>0x08</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1688">1688</th><td>    <b>case</b> <var>0x09</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1689">1689</th><td>    <b>case</b> <var>0x0a</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1690">1690</th><td>    <b>case</b> <var>0x0b</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1691">1691</th><td>    <b>case</b> <var>0x0c</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1692">1692</th><td>    <b>case</b> <var>0x0d</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1693">1693</th><td>    <b>case</b> <var>0x0e</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1694">1694</th><td>    <b>case</b> <var>0x0f</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1695">1695</th><td>    <b>case</b> <var>0x10</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1696">1696</th><td>    <b>case</b> <var>0x11</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1697">1697</th><td>    <b>case</b> <var>0x12</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1698">1698</th><td>    <b>case</b> <var>0x13</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1699">1699</th><td>    <b>case</b> <var>0x14</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1700">1700</th><td>    <b>case</b> <var>0x15</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1701">1701</th><td>    <b>case</b> <var>0x16</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1702">1702</th><td>    <b>case</b> <var>0x17</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> <var>0x18</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1704">1704</th><td>	<b>return</b> <a class="local col5 ref" href="#7605s" title='s' data-ref="7605s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<a class="local col5 ref" href="#7605s" title='s' data-ref="7605s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>];</td></tr>
<tr><th id="1705">1705</th><td>    <b>case</b> <var>0x24</var>:			<i>// Attribute Controller Toggle Readback (R)</i></td></tr>
<tr><th id="1706">1706</th><td>        <b>return</b> (<a class="local col5 ref" href="#7605s" title='s' data-ref="7605s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::ar_flip_flop" title='VGACommonState::ar_flip_flop' data-ref="VGACommonState::ar_flip_flop">ar_flip_flop</a> &lt;&lt; <var>7</var>);</td></tr>
<tr><th id="1707">1707</th><td>    <b>case</b> <var>0x19</var>:			<i>// Interlace End</i></td></tr>
<tr><th id="1708">1708</th><td>    <b>case</b> <var>0x1a</var>:			<i>// Miscellaneous Control</i></td></tr>
<tr><th id="1709">1709</th><td>    <b>case</b> <var>0x1b</var>:			<i>// Extended Display Control</i></td></tr>
<tr><th id="1710">1710</th><td>    <b>case</b> <var>0x1c</var>:			<i>// Sync Adjust and Genlock</i></td></tr>
<tr><th id="1711">1711</th><td>    <b>case</b> <var>0x1d</var>:			<i>// Overlay Extended Control</i></td></tr>
<tr><th id="1712">1712</th><td>    <b>case</b> <var>0x22</var>:			<i>// Graphics Data Latches Readback (R)</i></td></tr>
<tr><th id="1713">1713</th><td>    <b>case</b> <var>0x25</var>:			<i>// Part Status</i></td></tr>
<tr><th id="1714">1714</th><td>    <b>case</b> <var>0x27</var>:			<i>// Part ID (R)</i></td></tr>
<tr><th id="1715">1715</th><td>	<b>return</b> <a class="local col5 ref" href="#7605s" title='s' data-ref="7605s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<a class="local col5 ref" href="#7605s" title='s' data-ref="7605s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>];</td></tr>
<tr><th id="1716">1716</th><td>    <b>case</b> <var>0x26</var>:			<i>// Attribute Controller Index Readback (R)</i></td></tr>
<tr><th id="1717">1717</th><td>	<b>return</b> <a class="local col5 ref" href="#7605s" title='s' data-ref="7605s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::ar_index" title='VGACommonState::ar_index' data-ref="VGACommonState::ar_index">ar_index</a> &amp; <var>0x3f</var>;</td></tr>
<tr><th id="1718">1718</th><td>	<b>break</b>;</td></tr>
<tr><th id="1719">1719</th><td>    <b>default</b>:</td></tr>
<tr><th id="1720">1720</th><td><u>#<span data-ppcond="1720">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1721">1721</th><td>	printf(<q>"cirrus: inport cr_index %02x\n"</q>, reg_index);</td></tr>
<tr><th id="1722">1722</th><td><u>#<span data-ppcond="1720">endif</span></u></td></tr>
<tr><th id="1723">1723</th><td>	<b>return</b> <var>0xff</var>;</td></tr>
<tr><th id="1724">1724</th><td>    }</td></tr>
<tr><th id="1725">1725</th><td>}</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_vga_write_cr" title='cirrus_vga_write_cr' data-type='void cirrus_vga_write_cr(CirrusVGAState * s, int reg_value)' data-ref="cirrus_vga_write_cr">cirrus_vga_write_cr</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col7 decl" id="7607s" title='s' data-type='CirrusVGAState *' data-ref="7607s">s</dfn>, <em>int</em> <dfn class="local col8 decl" id="7608reg_value" title='reg_value' data-type='int' data-ref="7608reg_value">reg_value</dfn>)</td></tr>
<tr><th id="1728">1728</th><td>{</td></tr>
<tr><th id="1729">1729</th><td>    <b>switch</b> (<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>) {</td></tr>
<tr><th id="1730">1730</th><td>    <b>case</b> <var>0x00</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1731">1731</th><td>    <b>case</b> <var>0x01</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1732">1732</th><td>    <b>case</b> <var>0x02</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1733">1733</th><td>    <b>case</b> <var>0x03</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1734">1734</th><td>    <b>case</b> <var>0x04</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1735">1735</th><td>    <b>case</b> <var>0x05</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1736">1736</th><td>    <b>case</b> <var>0x06</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1737">1737</th><td>    <b>case</b> <var>0x07</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1738">1738</th><td>    <b>case</b> <var>0x08</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1739">1739</th><td>    <b>case</b> <var>0x09</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1740">1740</th><td>    <b>case</b> <var>0x0a</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1741">1741</th><td>    <b>case</b> <var>0x0b</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1742">1742</th><td>    <b>case</b> <var>0x0c</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1743">1743</th><td>    <b>case</b> <var>0x0d</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1744">1744</th><td>    <b>case</b> <var>0x0e</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1745">1745</th><td>    <b>case</b> <var>0x0f</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1746">1746</th><td>    <b>case</b> <var>0x10</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1747">1747</th><td>    <b>case</b> <var>0x11</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1748">1748</th><td>    <b>case</b> <var>0x12</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1749">1749</th><td>    <b>case</b> <var>0x13</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1750">1750</th><td>    <b>case</b> <var>0x14</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1751">1751</th><td>    <b>case</b> <var>0x15</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1752">1752</th><td>    <b>case</b> <var>0x16</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1753">1753</th><td>    <b>case</b> <var>0x17</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1754">1754</th><td>    <b>case</b> <var>0x18</var>:			<i>// Standard VGA</i></td></tr>
<tr><th id="1755">1755</th><td>	<i>/* handle CR0-7 protection */</i></td></tr>
<tr><th id="1756">1756</th><td>	<b>if</b> ((<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x11</var>] &amp; <var>0x80</var>) &amp;&amp; <a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a> &lt;= <var>7</var>) {</td></tr>
<tr><th id="1757">1757</th><td>	    <i>/* can always write bit 4 of CR7 */</i></td></tr>
<tr><th id="1758">1758</th><td>	    <b>if</b> (<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a> == <var>7</var>)</td></tr>
<tr><th id="1759">1759</th><td>		<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>7</var>] = (<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>7</var>] &amp; ~<var>0x10</var>) | (<a class="local col8 ref" href="#7608reg_value" title='reg_value' data-ref="7608reg_value">reg_value</a> &amp; <var>0x10</var>);</td></tr>
<tr><th id="1760">1760</th><td>	    <b>return</b>;</td></tr>
<tr><th id="1761">1761</th><td>	}</td></tr>
<tr><th id="1762">1762</th><td>	<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>] = <a class="local col8 ref" href="#7608reg_value" title='reg_value' data-ref="7608reg_value">reg_value</a>;</td></tr>
<tr><th id="1763">1763</th><td>	<b>switch</b>(<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>) {</td></tr>
<tr><th id="1764">1764</th><td>	<b>case</b> <var>0x00</var>:</td></tr>
<tr><th id="1765">1765</th><td>	<b>case</b> <var>0x04</var>:</td></tr>
<tr><th id="1766">1766</th><td>	<b>case</b> <var>0x05</var>:</td></tr>
<tr><th id="1767">1767</th><td>	<b>case</b> <var>0x06</var>:</td></tr>
<tr><th id="1768">1768</th><td>	<b>case</b> <var>0x07</var>:</td></tr>
<tr><th id="1769">1769</th><td>	<b>case</b> <var>0x11</var>:</td></tr>
<tr><th id="1770">1770</th><td>	<b>case</b> <var>0x17</var>:</td></tr>
<tr><th id="1771">1771</th><td>	    <a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::update_retrace_info" title='VGACommonState::update_retrace_info' data-ref="VGACommonState::update_retrace_info">update_retrace_info</a>(&amp;<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="1772">1772</th><td>	    <b>break</b>;</td></tr>
<tr><th id="1773">1773</th><td>	}</td></tr>
<tr><th id="1774">1774</th><td>        <b>break</b>;</td></tr>
<tr><th id="1775">1775</th><td>    <b>case</b> <var>0x19</var>:			<i>// Interlace End</i></td></tr>
<tr><th id="1776">1776</th><td>    <b>case</b> <var>0x1a</var>:			<i>// Miscellaneous Control</i></td></tr>
<tr><th id="1777">1777</th><td>    <b>case</b> <var>0x1b</var>:			<i>// Extended Display Control</i></td></tr>
<tr><th id="1778">1778</th><td>    <b>case</b> <var>0x1c</var>:			<i>// Sync Adjust and Genlock</i></td></tr>
<tr><th id="1779">1779</th><td>    <b>case</b> <var>0x1d</var>:			<i>// Overlay Extended Control</i></td></tr>
<tr><th id="1780">1780</th><td>	<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<a class="local col7 ref" href="#7607s" title='s' data-ref="7607s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>] = <a class="local col8 ref" href="#7608reg_value" title='reg_value' data-ref="7608reg_value">reg_value</a>;</td></tr>
<tr><th id="1781">1781</th><td><u>#<span data-ppcond="1781">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1782">1782</th><td>	printf(<q>"cirrus: handled outport cr_index %02x, cr_value %02x\n"</q>,</td></tr>
<tr><th id="1783">1783</th><td>	       s-&gt;vga.cr_index, reg_value);</td></tr>
<tr><th id="1784">1784</th><td><u>#<span data-ppcond="1781">endif</span></u></td></tr>
<tr><th id="1785">1785</th><td>	<b>break</b>;</td></tr>
<tr><th id="1786">1786</th><td>    <b>case</b> <var>0x22</var>:			<i>// Graphics Data Latches Readback (R)</i></td></tr>
<tr><th id="1787">1787</th><td>    <b>case</b> <var>0x24</var>:			<i>// Attribute Controller Toggle Readback (R)</i></td></tr>
<tr><th id="1788">1788</th><td>    <b>case</b> <var>0x26</var>:			<i>// Attribute Controller Index Readback (R)</i></td></tr>
<tr><th id="1789">1789</th><td>    <b>case</b> <var>0x27</var>:			<i>// Part ID (R)</i></td></tr>
<tr><th id="1790">1790</th><td>	<b>break</b>;</td></tr>
<tr><th id="1791">1791</th><td>    <b>case</b> <var>0x25</var>:			<i>// Part Status</i></td></tr>
<tr><th id="1792">1792</th><td>    <b>default</b>:</td></tr>
<tr><th id="1793">1793</th><td><u>#<span data-ppcond="1793">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1794">1794</th><td>	printf(<q>"cirrus: outport cr_index %02x, cr_value %02x\n"</q>,</td></tr>
<tr><th id="1795">1795</th><td>               s-&gt;vga.cr_index, reg_value);</td></tr>
<tr><th id="1796">1796</th><td><u>#<span data-ppcond="1793">endif</span></u></td></tr>
<tr><th id="1797">1797</th><td>	<b>break</b>;</td></tr>
<tr><th id="1798">1798</th><td>    }</td></tr>
<tr><th id="1799">1799</th><td>}</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td><i  data-doc="cirrus_mmio_blt_read">/***************************************</i></td></tr>
<tr><th id="1802">1802</th><td><i  data-doc="cirrus_mmio_blt_read"> *</i></td></tr>
<tr><th id="1803">1803</th><td><i  data-doc="cirrus_mmio_blt_read"> *  memory-mapped I/O (bitblt)</i></td></tr>
<tr><th id="1804">1804</th><td><i  data-doc="cirrus_mmio_blt_read"> *</i></td></tr>
<tr><th id="1805">1805</th><td><i  data-doc="cirrus_mmio_blt_read"> ***************************************/</i></td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="cirrus_mmio_blt_read" title='cirrus_mmio_blt_read' data-type='uint8_t cirrus_mmio_blt_read(CirrusVGAState * s, unsigned int address)' data-ref="cirrus_mmio_blt_read">cirrus_mmio_blt_read</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col9 decl" id="7609s" title='s' data-type='CirrusVGAState *' data-ref="7609s">s</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="7610address" title='address' data-type='unsigned int' data-ref="7610address">address</dfn>)</td></tr>
<tr><th id="1808">1808</th><td>{</td></tr>
<tr><th id="1809">1809</th><td>    <em>int</em> <dfn class="local col1 decl" id="7611value" title='value' data-type='int' data-ref="7611value">value</dfn> = <var>0xff</var>;</td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td>    <b>switch</b> (<a class="local col0 ref" href="#7610address" title='address' data-ref="7610address">address</a>) {</td></tr>
<tr><th id="1812">1812</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>0</var>):</td></tr>
<tr><th id="1813">1813</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x00</var>);</td></tr>
<tr><th id="1814">1814</th><td>	<b>break</b>;</td></tr>
<tr><th id="1815">1815</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>1</var>):</td></tr>
<tr><th id="1816">1816</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x10</var>);</td></tr>
<tr><th id="1817">1817</th><td>	<b>break</b>;</td></tr>
<tr><th id="1818">1818</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>2</var>):</td></tr>
<tr><th id="1819">1819</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x12</var>);</td></tr>
<tr><th id="1820">1820</th><td>	<b>break</b>;</td></tr>
<tr><th id="1821">1821</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>3</var>):</td></tr>
<tr><th id="1822">1822</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x14</var>);</td></tr>
<tr><th id="1823">1823</th><td>	<b>break</b>;</td></tr>
<tr><th id="1824">1824</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>0</var>):</td></tr>
<tr><th id="1825">1825</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x01</var>);</td></tr>
<tr><th id="1826">1826</th><td>	<b>break</b>;</td></tr>
<tr><th id="1827">1827</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>1</var>):</td></tr>
<tr><th id="1828">1828</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x11</var>);</td></tr>
<tr><th id="1829">1829</th><td>	<b>break</b>;</td></tr>
<tr><th id="1830">1830</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>2</var>):</td></tr>
<tr><th id="1831">1831</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x13</var>);</td></tr>
<tr><th id="1832">1832</th><td>	<b>break</b>;</td></tr>
<tr><th id="1833">1833</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>3</var>):</td></tr>
<tr><th id="1834">1834</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x15</var>);</td></tr>
<tr><th id="1835">1835</th><td>	<b>break</b>;</td></tr>
<tr><th id="1836">1836</th><td>    <b>case</b> (<a class="macro" href="#149" title="0x08" data-ref="_M/CIRRUS_MMIO_BLTWIDTH">CIRRUS_MMIO_BLTWIDTH</a> + <var>0</var>):</td></tr>
<tr><th id="1837">1837</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x20</var>);</td></tr>
<tr><th id="1838">1838</th><td>	<b>break</b>;</td></tr>
<tr><th id="1839">1839</th><td>    <b>case</b> (<a class="macro" href="#149" title="0x08" data-ref="_M/CIRRUS_MMIO_BLTWIDTH">CIRRUS_MMIO_BLTWIDTH</a> + <var>1</var>):</td></tr>
<tr><th id="1840">1840</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x21</var>);</td></tr>
<tr><th id="1841">1841</th><td>	<b>break</b>;</td></tr>
<tr><th id="1842">1842</th><td>    <b>case</b> (<a class="macro" href="#150" title="0x0a" data-ref="_M/CIRRUS_MMIO_BLTHEIGHT">CIRRUS_MMIO_BLTHEIGHT</a> + <var>0</var>):</td></tr>
<tr><th id="1843">1843</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x22</var>);</td></tr>
<tr><th id="1844">1844</th><td>	<b>break</b>;</td></tr>
<tr><th id="1845">1845</th><td>    <b>case</b> (<a class="macro" href="#150" title="0x0a" data-ref="_M/CIRRUS_MMIO_BLTHEIGHT">CIRRUS_MMIO_BLTHEIGHT</a> + <var>1</var>):</td></tr>
<tr><th id="1846">1846</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x23</var>);</td></tr>
<tr><th id="1847">1847</th><td>	<b>break</b>;</td></tr>
<tr><th id="1848">1848</th><td>    <b>case</b> (<a class="macro" href="#151" title="0x0c" data-ref="_M/CIRRUS_MMIO_BLTDESTPITCH">CIRRUS_MMIO_BLTDESTPITCH</a> + <var>0</var>):</td></tr>
<tr><th id="1849">1849</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x24</var>);</td></tr>
<tr><th id="1850">1850</th><td>	<b>break</b>;</td></tr>
<tr><th id="1851">1851</th><td>    <b>case</b> (<a class="macro" href="#151" title="0x0c" data-ref="_M/CIRRUS_MMIO_BLTDESTPITCH">CIRRUS_MMIO_BLTDESTPITCH</a> + <var>1</var>):</td></tr>
<tr><th id="1852">1852</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x25</var>);</td></tr>
<tr><th id="1853">1853</th><td>	<b>break</b>;</td></tr>
<tr><th id="1854">1854</th><td>    <b>case</b> (<a class="macro" href="#152" title="0x0e" data-ref="_M/CIRRUS_MMIO_BLTSRCPITCH">CIRRUS_MMIO_BLTSRCPITCH</a> + <var>0</var>):</td></tr>
<tr><th id="1855">1855</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x26</var>);</td></tr>
<tr><th id="1856">1856</th><td>	<b>break</b>;</td></tr>
<tr><th id="1857">1857</th><td>    <b>case</b> (<a class="macro" href="#152" title="0x0e" data-ref="_M/CIRRUS_MMIO_BLTSRCPITCH">CIRRUS_MMIO_BLTSRCPITCH</a> + <var>1</var>):</td></tr>
<tr><th id="1858">1858</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x27</var>);</td></tr>
<tr><th id="1859">1859</th><td>	<b>break</b>;</td></tr>
<tr><th id="1860">1860</th><td>    <b>case</b> (<a class="macro" href="#153" title="0x10" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</a> + <var>0</var>):</td></tr>
<tr><th id="1861">1861</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x28</var>);</td></tr>
<tr><th id="1862">1862</th><td>	<b>break</b>;</td></tr>
<tr><th id="1863">1863</th><td>    <b>case</b> (<a class="macro" href="#153" title="0x10" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</a> + <var>1</var>):</td></tr>
<tr><th id="1864">1864</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x29</var>);</td></tr>
<tr><th id="1865">1865</th><td>	<b>break</b>;</td></tr>
<tr><th id="1866">1866</th><td>    <b>case</b> (<a class="macro" href="#153" title="0x10" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</a> + <var>2</var>):</td></tr>
<tr><th id="1867">1867</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x2a</var>);</td></tr>
<tr><th id="1868">1868</th><td>	<b>break</b>;</td></tr>
<tr><th id="1869">1869</th><td>    <b>case</b> (<a class="macro" href="#154" title="0x14" data-ref="_M/CIRRUS_MMIO_BLTSRCADDR">CIRRUS_MMIO_BLTSRCADDR</a> + <var>0</var>):</td></tr>
<tr><th id="1870">1870</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x2c</var>);</td></tr>
<tr><th id="1871">1871</th><td>	<b>break</b>;</td></tr>
<tr><th id="1872">1872</th><td>    <b>case</b> (<a class="macro" href="#154" title="0x14" data-ref="_M/CIRRUS_MMIO_BLTSRCADDR">CIRRUS_MMIO_BLTSRCADDR</a> + <var>1</var>):</td></tr>
<tr><th id="1873">1873</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x2d</var>);</td></tr>
<tr><th id="1874">1874</th><td>	<b>break</b>;</td></tr>
<tr><th id="1875">1875</th><td>    <b>case</b> (<a class="macro" href="#154" title="0x14" data-ref="_M/CIRRUS_MMIO_BLTSRCADDR">CIRRUS_MMIO_BLTSRCADDR</a> + <var>2</var>):</td></tr>
<tr><th id="1876">1876</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x2e</var>);</td></tr>
<tr><th id="1877">1877</th><td>	<b>break</b>;</td></tr>
<tr><th id="1878">1878</th><td>    <b>case</b> <a class="macro" href="#155" title="0x17" data-ref="_M/CIRRUS_MMIO_BLTWRITEMASK">CIRRUS_MMIO_BLTWRITEMASK</a>:</td></tr>
<tr><th id="1879">1879</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x2f</var>);</td></tr>
<tr><th id="1880">1880</th><td>	<b>break</b>;</td></tr>
<tr><th id="1881">1881</th><td>    <b>case</b> <a class="macro" href="#156" title="0x18" data-ref="_M/CIRRUS_MMIO_BLTMODE">CIRRUS_MMIO_BLTMODE</a>:</td></tr>
<tr><th id="1882">1882</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x30</var>);</td></tr>
<tr><th id="1883">1883</th><td>	<b>break</b>;</td></tr>
<tr><th id="1884">1884</th><td>    <b>case</b> <a class="macro" href="#157" title="0x1a" data-ref="_M/CIRRUS_MMIO_BLTROP">CIRRUS_MMIO_BLTROP</a>:</td></tr>
<tr><th id="1885">1885</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x32</var>);</td></tr>
<tr><th id="1886">1886</th><td>	<b>break</b>;</td></tr>
<tr><th id="1887">1887</th><td>    <b>case</b> <a class="macro" href="#158" title="0x1b" data-ref="_M/CIRRUS_MMIO_BLTMODEEXT">CIRRUS_MMIO_BLTMODEEXT</a>:</td></tr>
<tr><th id="1888">1888</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x33</var>);</td></tr>
<tr><th id="1889">1889</th><td>	<b>break</b>;</td></tr>
<tr><th id="1890">1890</th><td>    <b>case</b> (<a class="macro" href="#159" title="0x1c" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLOR">CIRRUS_MMIO_BLTTRANSPARENTCOLOR</a> + <var>0</var>):</td></tr>
<tr><th id="1891">1891</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x34</var>);</td></tr>
<tr><th id="1892">1892</th><td>	<b>break</b>;</td></tr>
<tr><th id="1893">1893</th><td>    <b>case</b> (<a class="macro" href="#159" title="0x1c" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLOR">CIRRUS_MMIO_BLTTRANSPARENTCOLOR</a> + <var>1</var>):</td></tr>
<tr><th id="1894">1894</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x35</var>);</td></tr>
<tr><th id="1895">1895</th><td>	<b>break</b>;</td></tr>
<tr><th id="1896">1896</th><td>    <b>case</b> (<a class="macro" href="#160" title="0x20" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK">CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK</a> + <var>0</var>):</td></tr>
<tr><th id="1897">1897</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x38</var>);</td></tr>
<tr><th id="1898">1898</th><td>	<b>break</b>;</td></tr>
<tr><th id="1899">1899</th><td>    <b>case</b> (<a class="macro" href="#160" title="0x20" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK">CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK</a> + <var>1</var>):</td></tr>
<tr><th id="1900">1900</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x39</var>);</td></tr>
<tr><th id="1901">1901</th><td>	<b>break</b>;</td></tr>
<tr><th id="1902">1902</th><td>    <b>case</b> <a class="macro" href="#175" title="0x40" data-ref="_M/CIRRUS_MMIO_BLTSTATUS">CIRRUS_MMIO_BLTSTATUS</a>:</td></tr>
<tr><th id="1903">1903</th><td>	<a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col9 ref" href="#7609s" title='s' data-ref="7609s">s</a>, <var>0x31</var>);</td></tr>
<tr><th id="1904">1904</th><td>	<b>break</b>;</td></tr>
<tr><th id="1905">1905</th><td>    <b>default</b>:</td></tr>
<tr><th id="1906">1906</th><td><u>#<span data-ppcond="1906">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="1907">1907</th><td>	printf(<q>"cirrus: mmio read - address 0x%04x\n"</q>, address);</td></tr>
<tr><th id="1908">1908</th><td><u>#<span data-ppcond="1906">endif</span></u></td></tr>
<tr><th id="1909">1909</th><td>	<b>break</b>;</td></tr>
<tr><th id="1910">1910</th><td>    }</td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td>    <a class="ref" href="trace.h.html#trace_vga_cirrus_write_blt" title='trace_vga_cirrus_write_blt' data-ref="trace_vga_cirrus_write_blt">trace_vga_cirrus_write_blt</a>(<a class="local col0 ref" href="#7610address" title='address' data-ref="7610address">address</a>, <a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a>);</td></tr>
<tr><th id="1913">1913</th><td>    <b>return</b> (<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>) <a class="local col1 ref" href="#7611value" title='value' data-ref="7611value">value</a>;</td></tr>
<tr><th id="1914">1914</th><td>}</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_mmio_blt_write" title='cirrus_mmio_blt_write' data-type='void cirrus_mmio_blt_write(CirrusVGAState * s, unsigned int address, uint8_t value)' data-ref="cirrus_mmio_blt_write">cirrus_mmio_blt_write</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col2 decl" id="7612s" title='s' data-type='CirrusVGAState *' data-ref="7612s">s</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="7613address" title='address' data-type='unsigned int' data-ref="7613address">address</dfn>,</td></tr>
<tr><th id="1917">1917</th><td>				  <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="7614value" title='value' data-type='uint8_t' data-ref="7614value">value</dfn>)</td></tr>
<tr><th id="1918">1918</th><td>{</td></tr>
<tr><th id="1919">1919</th><td>    <a class="ref" href="trace.h.html#trace_vga_cirrus_write_blt" title='trace_vga_cirrus_write_blt' data-ref="trace_vga_cirrus_write_blt">trace_vga_cirrus_write_blt</a>(<a class="local col3 ref" href="#7613address" title='address' data-ref="7613address">address</a>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1920">1920</th><td>    <b>switch</b> (<a class="local col3 ref" href="#7613address" title='address' data-ref="7613address">address</a>) {</td></tr>
<tr><th id="1921">1921</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>0</var>):</td></tr>
<tr><th id="1922">1922</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x00</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1923">1923</th><td>	<b>break</b>;</td></tr>
<tr><th id="1924">1924</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>1</var>):</td></tr>
<tr><th id="1925">1925</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x10</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1926">1926</th><td>	<b>break</b>;</td></tr>
<tr><th id="1927">1927</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>2</var>):</td></tr>
<tr><th id="1928">1928</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x12</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1929">1929</th><td>	<b>break</b>;</td></tr>
<tr><th id="1930">1930</th><td>    <b>case</b> (<a class="macro" href="#147" title="0x00" data-ref="_M/CIRRUS_MMIO_BLTBGCOLOR">CIRRUS_MMIO_BLTBGCOLOR</a> + <var>3</var>):</td></tr>
<tr><th id="1931">1931</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x14</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1932">1932</th><td>	<b>break</b>;</td></tr>
<tr><th id="1933">1933</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>0</var>):</td></tr>
<tr><th id="1934">1934</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x01</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1935">1935</th><td>	<b>break</b>;</td></tr>
<tr><th id="1936">1936</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>1</var>):</td></tr>
<tr><th id="1937">1937</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x11</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1938">1938</th><td>	<b>break</b>;</td></tr>
<tr><th id="1939">1939</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>2</var>):</td></tr>
<tr><th id="1940">1940</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x13</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1941">1941</th><td>	<b>break</b>;</td></tr>
<tr><th id="1942">1942</th><td>    <b>case</b> (<a class="macro" href="#148" title="0x04" data-ref="_M/CIRRUS_MMIO_BLTFGCOLOR">CIRRUS_MMIO_BLTFGCOLOR</a> + <var>3</var>):</td></tr>
<tr><th id="1943">1943</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x15</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1944">1944</th><td>	<b>break</b>;</td></tr>
<tr><th id="1945">1945</th><td>    <b>case</b> (<a class="macro" href="#149" title="0x08" data-ref="_M/CIRRUS_MMIO_BLTWIDTH">CIRRUS_MMIO_BLTWIDTH</a> + <var>0</var>):</td></tr>
<tr><th id="1946">1946</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x20</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1947">1947</th><td>	<b>break</b>;</td></tr>
<tr><th id="1948">1948</th><td>    <b>case</b> (<a class="macro" href="#149" title="0x08" data-ref="_M/CIRRUS_MMIO_BLTWIDTH">CIRRUS_MMIO_BLTWIDTH</a> + <var>1</var>):</td></tr>
<tr><th id="1949">1949</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x21</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1950">1950</th><td>	<b>break</b>;</td></tr>
<tr><th id="1951">1951</th><td>    <b>case</b> (<a class="macro" href="#150" title="0x0a" data-ref="_M/CIRRUS_MMIO_BLTHEIGHT">CIRRUS_MMIO_BLTHEIGHT</a> + <var>0</var>):</td></tr>
<tr><th id="1952">1952</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x22</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1953">1953</th><td>	<b>break</b>;</td></tr>
<tr><th id="1954">1954</th><td>    <b>case</b> (<a class="macro" href="#150" title="0x0a" data-ref="_M/CIRRUS_MMIO_BLTHEIGHT">CIRRUS_MMIO_BLTHEIGHT</a> + <var>1</var>):</td></tr>
<tr><th id="1955">1955</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x23</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1956">1956</th><td>	<b>break</b>;</td></tr>
<tr><th id="1957">1957</th><td>    <b>case</b> (<a class="macro" href="#151" title="0x0c" data-ref="_M/CIRRUS_MMIO_BLTDESTPITCH">CIRRUS_MMIO_BLTDESTPITCH</a> + <var>0</var>):</td></tr>
<tr><th id="1958">1958</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x24</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1959">1959</th><td>	<b>break</b>;</td></tr>
<tr><th id="1960">1960</th><td>    <b>case</b> (<a class="macro" href="#151" title="0x0c" data-ref="_M/CIRRUS_MMIO_BLTDESTPITCH">CIRRUS_MMIO_BLTDESTPITCH</a> + <var>1</var>):</td></tr>
<tr><th id="1961">1961</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x25</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1962">1962</th><td>	<b>break</b>;</td></tr>
<tr><th id="1963">1963</th><td>    <b>case</b> (<a class="macro" href="#152" title="0x0e" data-ref="_M/CIRRUS_MMIO_BLTSRCPITCH">CIRRUS_MMIO_BLTSRCPITCH</a> + <var>0</var>):</td></tr>
<tr><th id="1964">1964</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x26</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1965">1965</th><td>	<b>break</b>;</td></tr>
<tr><th id="1966">1966</th><td>    <b>case</b> (<a class="macro" href="#152" title="0x0e" data-ref="_M/CIRRUS_MMIO_BLTSRCPITCH">CIRRUS_MMIO_BLTSRCPITCH</a> + <var>1</var>):</td></tr>
<tr><th id="1967">1967</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x27</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1968">1968</th><td>	<b>break</b>;</td></tr>
<tr><th id="1969">1969</th><td>    <b>case</b> (<a class="macro" href="#153" title="0x10" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</a> + <var>0</var>):</td></tr>
<tr><th id="1970">1970</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x28</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1971">1971</th><td>	<b>break</b>;</td></tr>
<tr><th id="1972">1972</th><td>    <b>case</b> (<a class="macro" href="#153" title="0x10" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</a> + <var>1</var>):</td></tr>
<tr><th id="1973">1973</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x29</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1974">1974</th><td>	<b>break</b>;</td></tr>
<tr><th id="1975">1975</th><td>    <b>case</b> (<a class="macro" href="#153" title="0x10" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</a> + <var>2</var>):</td></tr>
<tr><th id="1976">1976</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x2a</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1977">1977</th><td>	<b>break</b>;</td></tr>
<tr><th id="1978">1978</th><td>    <b>case</b> (<a class="macro" href="#153" title="0x10" data-ref="_M/CIRRUS_MMIO_BLTDESTADDR">CIRRUS_MMIO_BLTDESTADDR</a> + <var>3</var>):</td></tr>
<tr><th id="1979">1979</th><td>	<i>/* ignored */</i></td></tr>
<tr><th id="1980">1980</th><td>	<b>break</b>;</td></tr>
<tr><th id="1981">1981</th><td>    <b>case</b> (<a class="macro" href="#154" title="0x14" data-ref="_M/CIRRUS_MMIO_BLTSRCADDR">CIRRUS_MMIO_BLTSRCADDR</a> + <var>0</var>):</td></tr>
<tr><th id="1982">1982</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x2c</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1983">1983</th><td>	<b>break</b>;</td></tr>
<tr><th id="1984">1984</th><td>    <b>case</b> (<a class="macro" href="#154" title="0x14" data-ref="_M/CIRRUS_MMIO_BLTSRCADDR">CIRRUS_MMIO_BLTSRCADDR</a> + <var>1</var>):</td></tr>
<tr><th id="1985">1985</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x2d</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1986">1986</th><td>	<b>break</b>;</td></tr>
<tr><th id="1987">1987</th><td>    <b>case</b> (<a class="macro" href="#154" title="0x14" data-ref="_M/CIRRUS_MMIO_BLTSRCADDR">CIRRUS_MMIO_BLTSRCADDR</a> + <var>2</var>):</td></tr>
<tr><th id="1988">1988</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x2e</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1989">1989</th><td>	<b>break</b>;</td></tr>
<tr><th id="1990">1990</th><td>    <b>case</b> <a class="macro" href="#155" title="0x17" data-ref="_M/CIRRUS_MMIO_BLTWRITEMASK">CIRRUS_MMIO_BLTWRITEMASK</a>:</td></tr>
<tr><th id="1991">1991</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x2f</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1992">1992</th><td>	<b>break</b>;</td></tr>
<tr><th id="1993">1993</th><td>    <b>case</b> <a class="macro" href="#156" title="0x18" data-ref="_M/CIRRUS_MMIO_BLTMODE">CIRRUS_MMIO_BLTMODE</a>:</td></tr>
<tr><th id="1994">1994</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x30</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1995">1995</th><td>	<b>break</b>;</td></tr>
<tr><th id="1996">1996</th><td>    <b>case</b> <a class="macro" href="#157" title="0x1a" data-ref="_M/CIRRUS_MMIO_BLTROP">CIRRUS_MMIO_BLTROP</a>:</td></tr>
<tr><th id="1997">1997</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x32</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="1998">1998</th><td>	<b>break</b>;</td></tr>
<tr><th id="1999">1999</th><td>    <b>case</b> <a class="macro" href="#158" title="0x1b" data-ref="_M/CIRRUS_MMIO_BLTMODEEXT">CIRRUS_MMIO_BLTMODEEXT</a>:</td></tr>
<tr><th id="2000">2000</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x33</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="2001">2001</th><td>	<b>break</b>;</td></tr>
<tr><th id="2002">2002</th><td>    <b>case</b> (<a class="macro" href="#159" title="0x1c" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLOR">CIRRUS_MMIO_BLTTRANSPARENTCOLOR</a> + <var>0</var>):</td></tr>
<tr><th id="2003">2003</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x34</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="2004">2004</th><td>	<b>break</b>;</td></tr>
<tr><th id="2005">2005</th><td>    <b>case</b> (<a class="macro" href="#159" title="0x1c" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLOR">CIRRUS_MMIO_BLTTRANSPARENTCOLOR</a> + <var>1</var>):</td></tr>
<tr><th id="2006">2006</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x35</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="2007">2007</th><td>	<b>break</b>;</td></tr>
<tr><th id="2008">2008</th><td>    <b>case</b> (<a class="macro" href="#160" title="0x20" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK">CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK</a> + <var>0</var>):</td></tr>
<tr><th id="2009">2009</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x38</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="2010">2010</th><td>	<b>break</b>;</td></tr>
<tr><th id="2011">2011</th><td>    <b>case</b> (<a class="macro" href="#160" title="0x20" data-ref="_M/CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK">CIRRUS_MMIO_BLTTRANSPARENTCOLORMASK</a> + <var>1</var>):</td></tr>
<tr><th id="2012">2012</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x39</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="2013">2013</th><td>	<b>break</b>;</td></tr>
<tr><th id="2014">2014</th><td>    <b>case</b> <a class="macro" href="#175" title="0x40" data-ref="_M/CIRRUS_MMIO_BLTSTATUS">CIRRUS_MMIO_BLTSTATUS</a>:</td></tr>
<tr><th id="2015">2015</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7612s" title='s' data-ref="7612s">s</a>, <var>0x31</var>, <a class="local col4 ref" href="#7614value" title='value' data-ref="7614value">value</a>);</td></tr>
<tr><th id="2016">2016</th><td>	<b>break</b>;</td></tr>
<tr><th id="2017">2017</th><td>    <b>default</b>:</td></tr>
<tr><th id="2018">2018</th><td><u>#<span data-ppcond="2018">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="2019">2019</th><td>	printf(<q>"cirrus: mmio write - addr 0x%04x val 0x%02x (ignored)\n"</q>,</td></tr>
<tr><th id="2020">2020</th><td>	       address, value);</td></tr>
<tr><th id="2021">2021</th><td><u>#<span data-ppcond="2018">endif</span></u></td></tr>
<tr><th id="2022">2022</th><td>	<b>break</b>;</td></tr>
<tr><th id="2023">2023</th><td>    }</td></tr>
<tr><th id="2024">2024</th><td>}</td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td><i  data-doc="cirrus_mem_writeb_mode4and5_8bpp">/***************************************</i></td></tr>
<tr><th id="2027">2027</th><td><i  data-doc="cirrus_mem_writeb_mode4and5_8bpp"> *</i></td></tr>
<tr><th id="2028">2028</th><td><i  data-doc="cirrus_mem_writeb_mode4and5_8bpp"> *  write mode 4/5</i></td></tr>
<tr><th id="2029">2029</th><td><i  data-doc="cirrus_mem_writeb_mode4and5_8bpp"> *</i></td></tr>
<tr><th id="2030">2030</th><td><i  data-doc="cirrus_mem_writeb_mode4and5_8bpp"> ***************************************/</i></td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_mem_writeb_mode4and5_8bpp" title='cirrus_mem_writeb_mode4and5_8bpp' data-type='void cirrus_mem_writeb_mode4and5_8bpp(CirrusVGAState * s, unsigned int mode, unsigned int offset, uint32_t mem_value)' data-ref="cirrus_mem_writeb_mode4and5_8bpp">cirrus_mem_writeb_mode4and5_8bpp</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col5 decl" id="7615s" title='s' data-type='CirrusVGAState *' data-ref="7615s">s</dfn>,</td></tr>
<tr><th id="2033">2033</th><td>					     <em>unsigned</em> <dfn class="local col6 decl" id="7616mode" title='mode' data-type='unsigned int' data-ref="7616mode">mode</dfn>,</td></tr>
<tr><th id="2034">2034</th><td>					     <em>unsigned</em> <dfn class="local col7 decl" id="7617offset" title='offset' data-type='unsigned int' data-ref="7617offset">offset</dfn>,</td></tr>
<tr><th id="2035">2035</th><td>					     <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="7618mem_value" title='mem_value' data-type='uint32_t' data-ref="7618mem_value">mem_value</dfn>)</td></tr>
<tr><th id="2036">2036</th><td>{</td></tr>
<tr><th id="2037">2037</th><td>    <em>int</em> <dfn class="local col9 decl" id="7619x" title='x' data-type='int' data-ref="7619x">x</dfn>;</td></tr>
<tr><th id="2038">2038</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="7620val" title='val' data-type='unsigned int' data-ref="7620val">val</dfn> = <a class="local col8 ref" href="#7618mem_value" title='mem_value' data-ref="7618mem_value">mem_value</a>;</td></tr>
<tr><th id="2039">2039</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col1 decl" id="7621dst" title='dst' data-type='uint8_t *' data-ref="7621dst">dst</dfn>;</td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td>    <a class="local col1 ref" href="#7621dst" title='dst' data-ref="7621dst">dst</a> = <a class="local col5 ref" href="#7615s" title='s' data-ref="7615s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + (<a class="local col7 ref" href="#7617offset" title='offset' data-ref="7617offset">offset</a> &amp;= <a class="local col5 ref" href="#7615s" title='s' data-ref="7615s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>);</td></tr>
<tr><th id="2042">2042</th><td>    <b>for</b> (<a class="local col9 ref" href="#7619x" title='x' data-ref="7619x">x</a> = <var>0</var>; <a class="local col9 ref" href="#7619x" title='x' data-ref="7619x">x</a> &lt; <var>8</var>; <a class="local col9 ref" href="#7619x" title='x' data-ref="7619x">x</a>++) {</td></tr>
<tr><th id="2043">2043</th><td>	<b>if</b> (<a class="local col0 ref" href="#7620val" title='val' data-ref="7620val">val</a> &amp; <var>0x80</var>) {</td></tr>
<tr><th id="2044">2044</th><td>	    *<a class="local col1 ref" href="#7621dst" title='dst' data-ref="7621dst">dst</a> = <a class="local col5 ref" href="#7615s" title='s' data-ref="7615s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a>;</td></tr>
<tr><th id="2045">2045</th><td>	} <b>else</b> <b>if</b> (<a class="local col6 ref" href="#7616mode" title='mode' data-ref="7616mode">mode</a> == <var>5</var>) {</td></tr>
<tr><th id="2046">2046</th><td>	    *<a class="local col1 ref" href="#7621dst" title='dst' data-ref="7621dst">dst</a> = <a class="local col5 ref" href="#7615s" title='s' data-ref="7615s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a>;</td></tr>
<tr><th id="2047">2047</th><td>	}</td></tr>
<tr><th id="2048">2048</th><td>	<a class="local col0 ref" href="#7620val" title='val' data-ref="7620val">val</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="2049">2049</th><td>	<a class="local col1 ref" href="#7621dst" title='dst' data-ref="7621dst">dst</a>++;</td></tr>
<tr><th id="2050">2050</th><td>    }</td></tr>
<tr><th id="2051">2051</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_dirty" title='memory_region_set_dirty' data-ref="memory_region_set_dirty">memory_region_set_dirty</a>(&amp;<a class="local col5 ref" href="#7615s" title='s' data-ref="7615s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>, <a class="local col7 ref" href="#7617offset" title='offset' data-ref="7617offset">offset</a>, <var>8</var>);</td></tr>
<tr><th id="2052">2052</th><td>}</td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_mem_writeb_mode4and5_16bpp" title='cirrus_mem_writeb_mode4and5_16bpp' data-type='void cirrus_mem_writeb_mode4and5_16bpp(CirrusVGAState * s, unsigned int mode, unsigned int offset, uint32_t mem_value)' data-ref="cirrus_mem_writeb_mode4and5_16bpp">cirrus_mem_writeb_mode4and5_16bpp</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> * <dfn class="local col2 decl" id="7622s" title='s' data-type='CirrusVGAState *' data-ref="7622s">s</dfn>,</td></tr>
<tr><th id="2055">2055</th><td>					      <em>unsigned</em> <dfn class="local col3 decl" id="7623mode" title='mode' data-type='unsigned int' data-ref="7623mode">mode</dfn>,</td></tr>
<tr><th id="2056">2056</th><td>					      <em>unsigned</em> <dfn class="local col4 decl" id="7624offset" title='offset' data-type='unsigned int' data-ref="7624offset">offset</dfn>,</td></tr>
<tr><th id="2057">2057</th><td>					      <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="7625mem_value" title='mem_value' data-type='uint32_t' data-ref="7625mem_value">mem_value</dfn>)</td></tr>
<tr><th id="2058">2058</th><td>{</td></tr>
<tr><th id="2059">2059</th><td>    <em>int</em> <dfn class="local col6 decl" id="7626x" title='x' data-type='int' data-ref="7626x">x</dfn>;</td></tr>
<tr><th id="2060">2060</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="7627val" title='val' data-type='unsigned int' data-ref="7627val">val</dfn> = <a class="local col5 ref" href="#7625mem_value" title='mem_value' data-ref="7625mem_value">mem_value</a>;</td></tr>
<tr><th id="2061">2061</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col8 decl" id="7628dst" title='dst' data-type='uint8_t *' data-ref="7628dst">dst</dfn>;</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td>    <a class="local col8 ref" href="#7628dst" title='dst' data-ref="7628dst">dst</a> = <a class="local col2 ref" href="#7622s" title='s' data-ref="7622s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + (<a class="local col4 ref" href="#7624offset" title='offset' data-ref="7624offset">offset</a> &amp;= <a class="local col2 ref" href="#7622s" title='s' data-ref="7622s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>);</td></tr>
<tr><th id="2064">2064</th><td>    <b>for</b> (<a class="local col6 ref" href="#7626x" title='x' data-ref="7626x">x</a> = <var>0</var>; <a class="local col6 ref" href="#7626x" title='x' data-ref="7626x">x</a> &lt; <var>8</var>; <a class="local col6 ref" href="#7626x" title='x' data-ref="7626x">x</a>++) {</td></tr>
<tr><th id="2065">2065</th><td>	<b>if</b> (<a class="local col7 ref" href="#7627val" title='val' data-ref="7627val">val</a> &amp; <var>0x80</var>) {</td></tr>
<tr><th id="2066">2066</th><td>	    *<a class="local col8 ref" href="#7628dst" title='dst' data-ref="7628dst">dst</a> = <a class="local col2 ref" href="#7622s" title='s' data-ref="7622s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a>;</td></tr>
<tr><th id="2067">2067</th><td>	    *(<a class="local col8 ref" href="#7628dst" title='dst' data-ref="7628dst">dst</a> + <var>1</var>) = <a class="local col2 ref" href="#7622s" title='s' data-ref="7622s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x11</var>];</td></tr>
<tr><th id="2068">2068</th><td>	} <b>else</b> <b>if</b> (<a class="local col3 ref" href="#7623mode" title='mode' data-ref="7623mode">mode</a> == <var>5</var>) {</td></tr>
<tr><th id="2069">2069</th><td>	    *<a class="local col8 ref" href="#7628dst" title='dst' data-ref="7628dst">dst</a> = <a class="local col2 ref" href="#7622s" title='s' data-ref="7622s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a>;</td></tr>
<tr><th id="2070">2070</th><td>	    *(<a class="local col8 ref" href="#7628dst" title='dst' data-ref="7628dst">dst</a> + <var>1</var>) = <a class="local col2 ref" href="#7622s" title='s' data-ref="7622s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x10</var>];</td></tr>
<tr><th id="2071">2071</th><td>	}</td></tr>
<tr><th id="2072">2072</th><td>	<a class="local col7 ref" href="#7627val" title='val' data-ref="7627val">val</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="2073">2073</th><td>	<a class="local col8 ref" href="#7628dst" title='dst' data-ref="7628dst">dst</a> += <var>2</var>;</td></tr>
<tr><th id="2074">2074</th><td>    }</td></tr>
<tr><th id="2075">2075</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_dirty" title='memory_region_set_dirty' data-ref="memory_region_set_dirty">memory_region_set_dirty</a>(&amp;<a class="local col2 ref" href="#7622s" title='s' data-ref="7622s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>, <a class="local col4 ref" href="#7624offset" title='offset' data-ref="7624offset">offset</a>, <var>16</var>);</td></tr>
<tr><th id="2076">2076</th><td>}</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td><i  data-doc="cirrus_vga_mem_read">/***************************************</i></td></tr>
<tr><th id="2079">2079</th><td><i  data-doc="cirrus_vga_mem_read"> *</i></td></tr>
<tr><th id="2080">2080</th><td><i  data-doc="cirrus_vga_mem_read"> *  memory access between 0xa0000-0xbffff</i></td></tr>
<tr><th id="2081">2081</th><td><i  data-doc="cirrus_vga_mem_read"> *</i></td></tr>
<tr><th id="2082">2082</th><td><i  data-doc="cirrus_vga_mem_read"> ***************************************/</i></td></tr>
<tr><th id="2083">2083</th><td></td></tr>
<tr><th id="2084">2084</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="cirrus_vga_mem_read" title='cirrus_vga_mem_read' data-type='uint64_t cirrus_vga_mem_read(void * opaque, hwaddr addr, uint32_t size)' data-ref="cirrus_vga_mem_read">cirrus_vga_mem_read</dfn>(<em>void</em> *<dfn class="local col9 decl" id="7629opaque" title='opaque' data-type='void *' data-ref="7629opaque">opaque</dfn>,</td></tr>
<tr><th id="2085">2085</th><td>                                    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="7630addr" title='addr' data-type='hwaddr' data-ref="7630addr">addr</dfn>,</td></tr>
<tr><th id="2086">2086</th><td>                                    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="7631size" title='size' data-type='uint32_t' data-ref="7631size">size</dfn>)</td></tr>
<tr><th id="2087">2087</th><td>{</td></tr>
<tr><th id="2088">2088</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col2 decl" id="7632s" title='s' data-type='CirrusVGAState *' data-ref="7632s">s</dfn> = <a class="local col9 ref" href="#7629opaque" title='opaque' data-ref="7629opaque">opaque</a>;</td></tr>
<tr><th id="2089">2089</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="7633bank_index" title='bank_index' data-type='unsigned int' data-ref="7633bank_index">bank_index</dfn>;</td></tr>
<tr><th id="2090">2090</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="7634bank_offset" title='bank_offset' data-type='unsigned int' data-ref="7634bank_offset">bank_offset</dfn>;</td></tr>
<tr><th id="2091">2091</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="7635val" title='val' data-type='uint32_t' data-ref="7635val">val</dfn>;</td></tr>
<tr><th id="2092">2092</th><td></td></tr>
<tr><th id="2093">2093</th><td>    <b>if</b> ((<a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x07</var>] &amp; <var>0x01</var>) == <var>0</var>) {</td></tr>
<tr><th id="2094">2094</th><td>        <b>return</b> <a class="ref" href="vga_int.h.html#vga_mem_readb" title='vga_mem_readb' data-ref="vga_mem_readb">vga_mem_readb</a>(&amp;<a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>, <a class="local col0 ref" href="#7630addr" title='addr' data-ref="7630addr">addr</a>);</td></tr>
<tr><th id="2095">2095</th><td>    }</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td>    <b>if</b> (<a class="local col0 ref" href="#7630addr" title='addr' data-ref="7630addr">addr</a> &lt; <var>0x10000</var>) {</td></tr>
<tr><th id="2098">2098</th><td>	<i>/* XXX handle bitblt */</i></td></tr>
<tr><th id="2099">2099</th><td>	<i>/* video memory */</i></td></tr>
<tr><th id="2100">2100</th><td>	<a class="local col3 ref" href="#7633bank_index" title='bank_index' data-ref="7633bank_index">bank_index</a> = <a class="local col0 ref" href="#7630addr" title='addr' data-ref="7630addr">addr</a> &gt;&gt; <var>15</var>;</td></tr>
<tr><th id="2101">2101</th><td>	<a class="local col4 ref" href="#7634bank_offset" title='bank_offset' data-ref="7634bank_offset">bank_offset</a> = <a class="local col0 ref" href="#7630addr" title='addr' data-ref="7630addr">addr</a> &amp; <var>0x7fff</var>;</td></tr>
<tr><th id="2102">2102</th><td>	<b>if</b> (<a class="local col4 ref" href="#7634bank_offset" title='bank_offset' data-ref="7634bank_offset">bank_offset</a> &lt; <a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_limit" title='CirrusVGAState::cirrus_bank_limit' data-use='r' data-ref="CirrusVGAState::cirrus_bank_limit">cirrus_bank_limit</a>[<a class="local col3 ref" href="#7633bank_index" title='bank_index' data-ref="7633bank_index">bank_index</a>]) {</td></tr>
<tr><th id="2103">2103</th><td>	    <a class="local col4 ref" href="#7634bank_offset" title='bank_offset' data-ref="7634bank_offset">bank_offset</a> += <a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_base" title='CirrusVGAState::cirrus_bank_base' data-use='r' data-ref="CirrusVGAState::cirrus_bank_base">cirrus_bank_base</a>[<a class="local col3 ref" href="#7633bank_index" title='bank_index' data-ref="7633bank_index">bank_index</a>];</td></tr>
<tr><th id="2104">2104</th><td>	    <b>if</b> ((<a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) == <var>0x14</var>) {</td></tr>
<tr><th id="2105">2105</th><td>		<a class="local col4 ref" href="#7634bank_offset" title='bank_offset' data-ref="7634bank_offset">bank_offset</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="2106">2106</th><td>	    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x02</var>) {</td></tr>
<tr><th id="2107">2107</th><td>		<a class="local col4 ref" href="#7634bank_offset" title='bank_offset' data-ref="7634bank_offset">bank_offset</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="2108">2108</th><td>	    }</td></tr>
<tr><th id="2109">2109</th><td>	    <a class="local col4 ref" href="#7634bank_offset" title='bank_offset' data-ref="7634bank_offset">bank_offset</a> &amp;= <a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="2110">2110</th><td>	    <a class="local col5 ref" href="#7635val" title='val' data-ref="7635val">val</a> = *(<a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + <a class="local col4 ref" href="#7634bank_offset" title='bank_offset' data-ref="7634bank_offset">bank_offset</a>);</td></tr>
<tr><th id="2111">2111</th><td>	} <b>else</b></td></tr>
<tr><th id="2112">2112</th><td>	    <a class="local col5 ref" href="#7635val" title='val' data-ref="7635val">val</a> = <var>0xff</var>;</td></tr>
<tr><th id="2113">2113</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#7630addr" title='addr' data-ref="7630addr">addr</a> &gt;= <var>0x18000</var> &amp;&amp; <a class="local col0 ref" href="#7630addr" title='addr' data-ref="7630addr">addr</a> &lt; <var>0x18100</var>) {</td></tr>
<tr><th id="2114">2114</th><td>	<i>/* memory-mapped I/O */</i></td></tr>
<tr><th id="2115">2115</th><td>	<a class="local col5 ref" href="#7635val" title='val' data-ref="7635val">val</a> = <var>0xff</var>;</td></tr>
<tr><th id="2116">2116</th><td>	<b>if</b> ((<a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x17</var>] &amp; <var>0x44</var>) == <var>0x04</var>) {</td></tr>
<tr><th id="2117">2117</th><td>	    <a class="local col5 ref" href="#7635val" title='val' data-ref="7635val">val</a> = <a class="tu ref" href="#cirrus_mmio_blt_read" title='cirrus_mmio_blt_read' data-use='c' data-ref="cirrus_mmio_blt_read">cirrus_mmio_blt_read</a>(<a class="local col2 ref" href="#7632s" title='s' data-ref="7632s">s</a>, <a class="local col0 ref" href="#7630addr" title='addr' data-ref="7630addr">addr</a> &amp; <var>0xff</var>);</td></tr>
<tr><th id="2118">2118</th><td>	}</td></tr>
<tr><th id="2119">2119</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2120">2120</th><td>	<a class="local col5 ref" href="#7635val" title='val' data-ref="7635val">val</a> = <var>0xff</var>;</td></tr>
<tr><th id="2121">2121</th><td><u>#<span data-ppcond="2121">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="2122">2122</th><td>	printf(<q>"cirrus: mem_readb "</q> TARGET_FMT_plx <q>"\n"</q>, addr);</td></tr>
<tr><th id="2123">2123</th><td><u>#<span data-ppcond="2121">endif</span></u></td></tr>
<tr><th id="2124">2124</th><td>    }</td></tr>
<tr><th id="2125">2125</th><td>    <b>return</b> <a class="local col5 ref" href="#7635val" title='val' data-ref="7635val">val</a>;</td></tr>
<tr><th id="2126">2126</th><td>}</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_vga_mem_write" title='cirrus_vga_mem_write' data-type='void cirrus_vga_mem_write(void * opaque, hwaddr addr, uint64_t mem_value, uint32_t size)' data-ref="cirrus_vga_mem_write">cirrus_vga_mem_write</dfn>(<em>void</em> *<dfn class="local col6 decl" id="7636opaque" title='opaque' data-type='void *' data-ref="7636opaque">opaque</dfn>,</td></tr>
<tr><th id="2129">2129</th><td>                                 <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col7 decl" id="7637addr" title='addr' data-type='hwaddr' data-ref="7637addr">addr</dfn>,</td></tr>
<tr><th id="2130">2130</th><td>                                 <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="7638mem_value" title='mem_value' data-type='uint64_t' data-ref="7638mem_value">mem_value</dfn>,</td></tr>
<tr><th id="2131">2131</th><td>                                 <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="7639size" title='size' data-type='uint32_t' data-ref="7639size">size</dfn>)</td></tr>
<tr><th id="2132">2132</th><td>{</td></tr>
<tr><th id="2133">2133</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="7640s" title='s' data-type='CirrusVGAState *' data-ref="7640s">s</dfn> = <a class="local col6 ref" href="#7636opaque" title='opaque' data-ref="7636opaque">opaque</a>;</td></tr>
<tr><th id="2134">2134</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="7641bank_index" title='bank_index' data-type='unsigned int' data-ref="7641bank_index">bank_index</dfn>;</td></tr>
<tr><th id="2135">2135</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="7642bank_offset" title='bank_offset' data-type='unsigned int' data-ref="7642bank_offset">bank_offset</dfn>;</td></tr>
<tr><th id="2136">2136</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="7643mode" title='mode' data-type='unsigned int' data-ref="7643mode">mode</dfn>;</td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td>    <b>if</b> ((<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x07</var>] &amp; <var>0x01</var>) == <var>0</var>) {</td></tr>
<tr><th id="2139">2139</th><td>        <a class="ref" href="vga_int.h.html#vga_mem_writeb" title='vga_mem_writeb' data-ref="vga_mem_writeb">vga_mem_writeb</a>(&amp;<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>, <a class="local col7 ref" href="#7637addr" title='addr' data-ref="7637addr">addr</a>, <a class="local col8 ref" href="#7638mem_value" title='mem_value' data-ref="7638mem_value">mem_value</a>);</td></tr>
<tr><th id="2140">2140</th><td>        <b>return</b>;</td></tr>
<tr><th id="2141">2141</th><td>    }</td></tr>
<tr><th id="2142">2142</th><td></td></tr>
<tr><th id="2143">2143</th><td>    <b>if</b> (<a class="local col7 ref" href="#7637addr" title='addr' data-ref="7637addr">addr</a> &lt; <var>0x10000</var>) {</td></tr>
<tr><th id="2144">2144</th><td>	<b>if</b> (<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> != <a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>) {</td></tr>
<tr><th id="2145">2145</th><td>	    <i>/* bitblt */</i></td></tr>
<tr><th id="2146">2146</th><td>	    *<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a>++ = (<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>) <a class="local col8 ref" href="#7638mem_value" title='mem_value' data-ref="7638mem_value">mem_value</a>;</td></tr>
<tr><th id="2147">2147</th><td>	    <b>if</b> (<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> &gt;= <a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>) {</td></tr>
<tr><th id="2148">2148</th><td>		<a class="tu ref" href="#cirrus_bitblt_cputovideo_next" title='cirrus_bitblt_cputovideo_next' data-use='c' data-ref="cirrus_bitblt_cputovideo_next">cirrus_bitblt_cputovideo_next</a>(<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>);</td></tr>
<tr><th id="2149">2149</th><td>	    }</td></tr>
<tr><th id="2150">2150</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2151">2151</th><td>	    <i>/* video memory */</i></td></tr>
<tr><th id="2152">2152</th><td>	    <a class="local col1 ref" href="#7641bank_index" title='bank_index' data-ref="7641bank_index">bank_index</a> = <a class="local col7 ref" href="#7637addr" title='addr' data-ref="7637addr">addr</a> &gt;&gt; <var>15</var>;</td></tr>
<tr><th id="2153">2153</th><td>	    <a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a> = <a class="local col7 ref" href="#7637addr" title='addr' data-ref="7637addr">addr</a> &amp; <var>0x7fff</var>;</td></tr>
<tr><th id="2154">2154</th><td>	    <b>if</b> (<a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a> &lt; <a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_limit" title='CirrusVGAState::cirrus_bank_limit' data-use='r' data-ref="CirrusVGAState::cirrus_bank_limit">cirrus_bank_limit</a>[<a class="local col1 ref" href="#7641bank_index" title='bank_index' data-ref="7641bank_index">bank_index</a>]) {</td></tr>
<tr><th id="2155">2155</th><td>		<a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a> += <a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_base" title='CirrusVGAState::cirrus_bank_base' data-use='r' data-ref="CirrusVGAState::cirrus_bank_base">cirrus_bank_base</a>[<a class="local col1 ref" href="#7641bank_index" title='bank_index' data-ref="7641bank_index">bank_index</a>];</td></tr>
<tr><th id="2156">2156</th><td>		<b>if</b> ((<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) == <var>0x14</var>) {</td></tr>
<tr><th id="2157">2157</th><td>		    <a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="2158">2158</th><td>		} <b>else</b> <b>if</b> (<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x02</var>) {</td></tr>
<tr><th id="2159">2159</th><td>		    <a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="2160">2160</th><td>		}</td></tr>
<tr><th id="2161">2161</th><td>		<a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a> &amp;= <a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="2162">2162</th><td>		<a class="local col3 ref" href="#7643mode" title='mode' data-ref="7643mode">mode</a> = <a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x05</var>] &amp; <var>0x7</var>;</td></tr>
<tr><th id="2163">2163</th><td>		<b>if</b> (<a class="local col3 ref" href="#7643mode" title='mode' data-ref="7643mode">mode</a> &lt; <var>4</var> || <a class="local col3 ref" href="#7643mode" title='mode' data-ref="7643mode">mode</a> &gt; <var>5</var> || ((<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x4</var>) == <var>0</var>)) {</td></tr>
<tr><th id="2164">2164</th><td>		    *(<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + <a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a>) = <a class="local col8 ref" href="#7638mem_value" title='mem_value' data-ref="7638mem_value">mem_value</a>;</td></tr>
<tr><th id="2165">2165</th><td>                    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_dirty" title='memory_region_set_dirty' data-ref="memory_region_set_dirty">memory_region_set_dirty</a>(&amp;<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>, <a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a>,</td></tr>
<tr><th id="2166">2166</th><td>                                            <b>sizeof</b>(<a class="local col8 ref" href="#7638mem_value" title='mem_value' data-ref="7638mem_value">mem_value</a>));</td></tr>
<tr><th id="2167">2167</th><td>		} <b>else</b> {</td></tr>
<tr><th id="2168">2168</th><td>		    <b>if</b> ((<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) != <var>0x14</var>) {</td></tr>
<tr><th id="2169">2169</th><td>			<a class="tu ref" href="#cirrus_mem_writeb_mode4and5_8bpp" title='cirrus_mem_writeb_mode4and5_8bpp' data-use='c' data-ref="cirrus_mem_writeb_mode4and5_8bpp">cirrus_mem_writeb_mode4and5_8bpp</a>(<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>, <a class="local col3 ref" href="#7643mode" title='mode' data-ref="7643mode">mode</a>,</td></tr>
<tr><th id="2170">2170</th><td>							 <a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a>,</td></tr>
<tr><th id="2171">2171</th><td>							 <a class="local col8 ref" href="#7638mem_value" title='mem_value' data-ref="7638mem_value">mem_value</a>);</td></tr>
<tr><th id="2172">2172</th><td>		    } <b>else</b> {</td></tr>
<tr><th id="2173">2173</th><td>			<a class="tu ref" href="#cirrus_mem_writeb_mode4and5_16bpp" title='cirrus_mem_writeb_mode4and5_16bpp' data-use='c' data-ref="cirrus_mem_writeb_mode4and5_16bpp">cirrus_mem_writeb_mode4and5_16bpp</a>(<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>, <a class="local col3 ref" href="#7643mode" title='mode' data-ref="7643mode">mode</a>,</td></tr>
<tr><th id="2174">2174</th><td>							  <a class="local col2 ref" href="#7642bank_offset" title='bank_offset' data-ref="7642bank_offset">bank_offset</a>,</td></tr>
<tr><th id="2175">2175</th><td>							  <a class="local col8 ref" href="#7638mem_value" title='mem_value' data-ref="7638mem_value">mem_value</a>);</td></tr>
<tr><th id="2176">2176</th><td>		    }</td></tr>
<tr><th id="2177">2177</th><td>		}</td></tr>
<tr><th id="2178">2178</th><td>	    }</td></tr>
<tr><th id="2179">2179</th><td>	}</td></tr>
<tr><th id="2180">2180</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#7637addr" title='addr' data-ref="7637addr">addr</a> &gt;= <var>0x18000</var> &amp;&amp; <a class="local col7 ref" href="#7637addr" title='addr' data-ref="7637addr">addr</a> &lt; <var>0x18100</var>) {</td></tr>
<tr><th id="2181">2181</th><td>	<i>/* memory-mapped I/O */</i></td></tr>
<tr><th id="2182">2182</th><td>	<b>if</b> ((<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x17</var>] &amp; <var>0x44</var>) == <var>0x04</var>) {</td></tr>
<tr><th id="2183">2183</th><td>	    <a class="tu ref" href="#cirrus_mmio_blt_write" title='cirrus_mmio_blt_write' data-use='c' data-ref="cirrus_mmio_blt_write">cirrus_mmio_blt_write</a>(<a class="local col0 ref" href="#7640s" title='s' data-ref="7640s">s</a>, <a class="local col7 ref" href="#7637addr" title='addr' data-ref="7637addr">addr</a> &amp; <var>0xff</var>, <a class="local col8 ref" href="#7638mem_value" title='mem_value' data-ref="7638mem_value">mem_value</a>);</td></tr>
<tr><th id="2184">2184</th><td>	}</td></tr>
<tr><th id="2185">2185</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2186">2186</th><td><u>#<span data-ppcond="2186">ifdef</span> <span class="macro" data-ref="_M/DEBUG_CIRRUS">DEBUG_CIRRUS</span></u></td></tr>
<tr><th id="2187">2187</th><td>        printf(<q>"cirrus: mem_writeb "</q> TARGET_FMT_plx <q>" value 0x%02"</q> PRIu64 <q>"\n"</q>, addr,</td></tr>
<tr><th id="2188">2188</th><td>               mem_value);</td></tr>
<tr><th id="2189">2189</th><td><u>#<span data-ppcond="2186">endif</span></u></td></tr>
<tr><th id="2190">2190</th><td>    }</td></tr>
<tr><th id="2191">2191</th><td>}</td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/exec/memory.h.html#MemoryRegionOps" title='MemoryRegionOps' data-type='struct MemoryRegionOps' data-ref="MemoryRegionOps">MemoryRegionOps</a> <dfn class="tu decl def" id="cirrus_vga_mem_ops" title='cirrus_vga_mem_ops' data-type='const MemoryRegionOps' data-ref="cirrus_vga_mem_ops">cirrus_vga_mem_ops</dfn> = {</td></tr>
<tr><th id="2194">2194</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::read" title='MemoryRegionOps::read' data-ref="MemoryRegionOps::read">read</a> = <a class="tu ref" href="#cirrus_vga_mem_read" title='cirrus_vga_mem_read' data-ref="cirrus_vga_mem_read">cirrus_vga_mem_read</a>,</td></tr>
<tr><th id="2195">2195</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::write" title='MemoryRegionOps::write' data-ref="MemoryRegionOps::write">write</a> = <a class="tu ref" href="#cirrus_vga_mem_write" title='cirrus_vga_mem_write' data-ref="cirrus_vga_mem_write">cirrus_vga_mem_write</a>,</td></tr>
<tr><th id="2196">2196</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::endianness" title='MemoryRegionOps::endianness' data-ref="MemoryRegionOps::endianness">endianness</a> = <a class="enum" href="../../include/exec/cpu-common.h.html#device_endian::DEVICE_LITTLE_ENDIAN" title='device_endian::DEVICE_LITTLE_ENDIAN' data-ref="device_endian::DEVICE_LITTLE_ENDIAN">DEVICE_LITTLE_ENDIAN</a>,</td></tr>
<tr><th id="2197">2197</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::impl" title='MemoryRegionOps::impl' data-ref="MemoryRegionOps::impl">impl</a> = {</td></tr>
<tr><th id="2198">2198</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2199">2199</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2200">2200</th><td>    },</td></tr>
<tr><th id="2201">2201</th><td>};</td></tr>
<tr><th id="2202">2202</th><td></td></tr>
<tr><th id="2203">2203</th><td><i  data-doc="invalidate_cursor1">/***************************************</i></td></tr>
<tr><th id="2204">2204</th><td><i  data-doc="invalidate_cursor1"> *</i></td></tr>
<tr><th id="2205">2205</th><td><i  data-doc="invalidate_cursor1"> *  hardware cursor</i></td></tr>
<tr><th id="2206">2206</th><td><i  data-doc="invalidate_cursor1"> *</i></td></tr>
<tr><th id="2207">2207</th><td><i  data-doc="invalidate_cursor1"> ***************************************/</i></td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="invalidate_cursor1" title='invalidate_cursor1' data-type='void invalidate_cursor1(CirrusVGAState * s)' data-ref="invalidate_cursor1">invalidate_cursor1</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col4 decl" id="7644s" title='s' data-type='CirrusVGAState *' data-ref="7644s">s</dfn>)</td></tr>
<tr><th id="2210">2210</th><td>{</td></tr>
<tr><th id="2211">2211</th><td>    <b>if</b> (<a class="local col4 ref" href="#7644s" title='s' data-ref="7644s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_size" title='CirrusVGAState::last_hw_cursor_size' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_size">last_hw_cursor_size</a>) {</td></tr>
<tr><th id="2212">2212</th><td>        <a class="ref" href="vga_int.h.html#vga_invalidate_scanlines" title='vga_invalidate_scanlines' data-ref="vga_invalidate_scanlines">vga_invalidate_scanlines</a>(&amp;<a class="local col4 ref" href="#7644s" title='s' data-ref="7644s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>,</td></tr>
<tr><th id="2213">2213</th><td>                                 <a class="local col4 ref" href="#7644s" title='s' data-ref="7644s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y" title='CirrusVGAState::last_hw_cursor_y' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_y">last_hw_cursor_y</a> + <a class="local col4 ref" href="#7644s" title='s' data-ref="7644s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y_start" title='CirrusVGAState::last_hw_cursor_y_start' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_y_start">last_hw_cursor_y_start</a>,</td></tr>
<tr><th id="2214">2214</th><td>                                 <a class="local col4 ref" href="#7644s" title='s' data-ref="7644s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y" title='CirrusVGAState::last_hw_cursor_y' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_y">last_hw_cursor_y</a> + <a class="local col4 ref" href="#7644s" title='s' data-ref="7644s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y_end" title='CirrusVGAState::last_hw_cursor_y_end' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_y_end">last_hw_cursor_y_end</a>);</td></tr>
<tr><th id="2215">2215</th><td>    }</td></tr>
<tr><th id="2216">2216</th><td>}</td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="tu decl def" id="cirrus_cursor_compute_yrange" title='cirrus_cursor_compute_yrange' data-type='void cirrus_cursor_compute_yrange(CirrusVGAState * s)' data-ref="cirrus_cursor_compute_yrange">cirrus_cursor_compute_yrange</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col5 decl" id="7645s" title='s' data-type='CirrusVGAState *' data-ref="7645s">s</dfn>)</td></tr>
<tr><th id="2219">2219</th><td>{</td></tr>
<tr><th id="2220">2220</th><td>    <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col6 decl" id="7646src" title='src' data-type='const uint8_t *' data-ref="7646src">src</dfn>;</td></tr>
<tr><th id="2221">2221</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="7647content" title='content' data-type='uint32_t' data-ref="7647content">content</dfn>;</td></tr>
<tr><th id="2222">2222</th><td>    <em>int</em> <dfn class="local col8 decl" id="7648y" title='y' data-type='int' data-ref="7648y">y</dfn>, <dfn class="local col9 decl" id="7649y_min" title='y_min' data-type='int' data-ref="7649y_min">y_min</dfn>, <dfn class="local col0 decl" id="7650y_max" title='y_max' data-type='int' data-ref="7650y_max">y_max</dfn>;</td></tr>
<tr><th id="2223">2223</th><td></td></tr>
<tr><th id="2224">2224</th><td>    <a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a> = <a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + <a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-use='r' data-ref="CirrusVGAState::real_vram_size">real_vram_size</a> - <var>16</var> * <var>1024</var>;</td></tr>
<tr><th id="2225">2225</th><td>    <b>if</b> (<a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#85" title="0x04" data-ref="_M/CIRRUS_CURSOR_LARGE">CIRRUS_CURSOR_LARGE</a>) {</td></tr>
<tr><th id="2226">2226</th><td>        <a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a> += (<a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x13</var>] &amp; <var>0x3c</var>) * <var>256</var>;</td></tr>
<tr><th id="2227">2227</th><td>        <a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a> = <var>64</var>;</td></tr>
<tr><th id="2228">2228</th><td>        <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a> = -<var>1</var>;</td></tr>
<tr><th id="2229">2229</th><td>        <b>for</b>(<a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> = <var>0</var>; <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> &lt; <var>64</var>; <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a>++) {</td></tr>
<tr><th id="2230">2230</th><td>            <a class="local col7 ref" href="#7647content" title='content' data-ref="7647content">content</a> = ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a>)[<var>0</var>] |</td></tr>
<tr><th id="2231">2231</th><td>                ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a>)[<var>1</var>] |</td></tr>
<tr><th id="2232">2232</th><td>                ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a>)[<var>2</var>] |</td></tr>
<tr><th id="2233">2233</th><td>                ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a>)[<var>3</var>];</td></tr>
<tr><th id="2234">2234</th><td>            <b>if</b> (<a class="local col7 ref" href="#7647content" title='content' data-ref="7647content">content</a>) {</td></tr>
<tr><th id="2235">2235</th><td>                <b>if</b> (<a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> &lt; <a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a>)</td></tr>
<tr><th id="2236">2236</th><td>                    <a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a> = <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a>;</td></tr>
<tr><th id="2237">2237</th><td>                <b>if</b> (<a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> &gt; <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a>)</td></tr>
<tr><th id="2238">2238</th><td>                    <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a> = <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a>;</td></tr>
<tr><th id="2239">2239</th><td>            }</td></tr>
<tr><th id="2240">2240</th><td>            <a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a> += <var>16</var>;</td></tr>
<tr><th id="2241">2241</th><td>        }</td></tr>
<tr><th id="2242">2242</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2243">2243</th><td>        <a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a> += (<a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x13</var>] &amp; <var>0x3f</var>) * <var>256</var>;</td></tr>
<tr><th id="2244">2244</th><td>        <a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a> = <var>32</var>;</td></tr>
<tr><th id="2245">2245</th><td>        <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a> = -<var>1</var>;</td></tr>
<tr><th id="2246">2246</th><td>        <b>for</b>(<a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> = <var>0</var>; <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> &lt; <var>32</var>; <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a>++) {</td></tr>
<tr><th id="2247">2247</th><td>            <a class="local col7 ref" href="#7647content" title='content' data-ref="7647content">content</a> = ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a>)[<var>0</var>] |</td></tr>
<tr><th id="2248">2248</th><td>                ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)(<a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a> + <var>128</var>))[<var>0</var>];</td></tr>
<tr><th id="2249">2249</th><td>            <b>if</b> (<a class="local col7 ref" href="#7647content" title='content' data-ref="7647content">content</a>) {</td></tr>
<tr><th id="2250">2250</th><td>                <b>if</b> (<a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> &lt; <a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a>)</td></tr>
<tr><th id="2251">2251</th><td>                    <a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a> = <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a>;</td></tr>
<tr><th id="2252">2252</th><td>                <b>if</b> (<a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a> &gt; <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a>)</td></tr>
<tr><th id="2253">2253</th><td>                    <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a> = <a class="local col8 ref" href="#7648y" title='y' data-ref="7648y">y</a>;</td></tr>
<tr><th id="2254">2254</th><td>            }</td></tr>
<tr><th id="2255">2255</th><td>            <a class="local col6 ref" href="#7646src" title='src' data-ref="7646src">src</a> += <var>4</var>;</td></tr>
<tr><th id="2256">2256</th><td>        }</td></tr>
<tr><th id="2257">2257</th><td>    }</td></tr>
<tr><th id="2258">2258</th><td>    <b>if</b> (<a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a> &gt; <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a>) {</td></tr>
<tr><th id="2259">2259</th><td>        <a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y_start" title='CirrusVGAState::last_hw_cursor_y_start' data-use='w' data-ref="CirrusVGAState::last_hw_cursor_y_start">last_hw_cursor_y_start</a> = <var>0</var>;</td></tr>
<tr><th id="2260">2260</th><td>        <a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y_end" title='CirrusVGAState::last_hw_cursor_y_end' data-use='w' data-ref="CirrusVGAState::last_hw_cursor_y_end">last_hw_cursor_y_end</a> = <var>0</var>;</td></tr>
<tr><th id="2261">2261</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2262">2262</th><td>        <a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y_start" title='CirrusVGAState::last_hw_cursor_y_start' data-use='w' data-ref="CirrusVGAState::last_hw_cursor_y_start">last_hw_cursor_y_start</a> = <a class="local col9 ref" href="#7649y_min" title='y_min' data-ref="7649y_min">y_min</a>;</td></tr>
<tr><th id="2263">2263</th><td>        <a class="local col5 ref" href="#7645s" title='s' data-ref="7645s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y_end" title='CirrusVGAState::last_hw_cursor_y_end' data-use='w' data-ref="CirrusVGAState::last_hw_cursor_y_end">last_hw_cursor_y_end</a> = <a class="local col0 ref" href="#7650y_max" title='y_max' data-ref="7650y_max">y_max</a> + <var>1</var>;</td></tr>
<tr><th id="2264">2264</th><td>    }</td></tr>
<tr><th id="2265">2265</th><td>}</td></tr>
<tr><th id="2266">2266</th><td></td></tr>
<tr><th id="2267">2267</th><td><i  data-doc="cirrus_cursor_invalidate">/* NOTE: we do not currently handle the cursor bitmap change, so we</i></td></tr>
<tr><th id="2268">2268</th><td><i  data-doc="cirrus_cursor_invalidate">   update the cursor only if it moves. */</i></td></tr>
<tr><th id="2269">2269</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_cursor_invalidate" title='cirrus_cursor_invalidate' data-type='void cirrus_cursor_invalidate(VGACommonState * s1)' data-ref="cirrus_cursor_invalidate">cirrus_cursor_invalidate</dfn>(<a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col1 decl" id="7651s1" title='s1' data-type='VGACommonState *' data-ref="7651s1">s1</dfn>)</td></tr>
<tr><th id="2270">2270</th><td>{</td></tr>
<tr><th id="2271">2271</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col2 decl" id="7652s" title='s' data-type='CirrusVGAState *' data-ref="7652s">s</dfn> = <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((CirrusVGAState *) 0)-&gt;vga) *__mptr = (s1); (CirrusVGAState *) ((char *) __mptr - __builtin_offsetof(CirrusVGAState, vga));})" data-ref="_M/container_of">container_of</a>(<a class="local col1 ref" href="#7651s1" title='s1' data-ref="7651s1">s1</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>, <a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="2272">2272</th><td>    <em>int</em> <dfn class="local col3 decl" id="7653size" title='size' data-type='int' data-ref="7653size">size</dfn>;</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td>    <b>if</b> (!(<a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#83" title="0x01" data-ref="_M/CIRRUS_CURSOR_SHOW">CIRRUS_CURSOR_SHOW</a>)) {</td></tr>
<tr><th id="2275">2275</th><td>        <a class="local col3 ref" href="#7653size" title='size' data-ref="7653size">size</a> = <var>0</var>;</td></tr>
<tr><th id="2276">2276</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2277">2277</th><td>        <b>if</b> (<a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#85" title="0x04" data-ref="_M/CIRRUS_CURSOR_LARGE">CIRRUS_CURSOR_LARGE</a>)</td></tr>
<tr><th id="2278">2278</th><td>            <a class="local col3 ref" href="#7653size" title='size' data-ref="7653size">size</a> = <var>64</var>;</td></tr>
<tr><th id="2279">2279</th><td>        <b>else</b></td></tr>
<tr><th id="2280">2280</th><td>            <a class="local col3 ref" href="#7653size" title='size' data-ref="7653size">size</a> = <var>32</var>;</td></tr>
<tr><th id="2281">2281</th><td>    }</td></tr>
<tr><th id="2282">2282</th><td>    <i>/* invalidate last cursor and new cursor if any change */</i></td></tr>
<tr><th id="2283">2283</th><td>    <b>if</b> (<a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_size" title='CirrusVGAState::last_hw_cursor_size' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_size">last_hw_cursor_size</a> != <a class="local col3 ref" href="#7653size" title='size' data-ref="7653size">size</a> ||</td></tr>
<tr><th id="2284">2284</th><td>        <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_x" title='CirrusVGAState::last_hw_cursor_x' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_x">last_hw_cursor_x</a> != <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_x" title='VGACommonState::hw_cursor_x' data-ref="VGACommonState::hw_cursor_x">hw_cursor_x</a> ||</td></tr>
<tr><th id="2285">2285</th><td>        <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y" title='CirrusVGAState::last_hw_cursor_y' data-use='r' data-ref="CirrusVGAState::last_hw_cursor_y">last_hw_cursor_y</a> != <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a>) {</td></tr>
<tr><th id="2286">2286</th><td></td></tr>
<tr><th id="2287">2287</th><td>        <a class="tu ref" href="#invalidate_cursor1" title='invalidate_cursor1' data-use='c' data-ref="invalidate_cursor1">invalidate_cursor1</a>(<a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>);</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>        <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_size" title='CirrusVGAState::last_hw_cursor_size' data-use='w' data-ref="CirrusVGAState::last_hw_cursor_size">last_hw_cursor_size</a> = <a class="local col3 ref" href="#7653size" title='size' data-ref="7653size">size</a>;</td></tr>
<tr><th id="2290">2290</th><td>        <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_x" title='CirrusVGAState::last_hw_cursor_x' data-use='w' data-ref="CirrusVGAState::last_hw_cursor_x">last_hw_cursor_x</a> = <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_x" title='VGACommonState::hw_cursor_x' data-ref="VGACommonState::hw_cursor_x">hw_cursor_x</a>;</td></tr>
<tr><th id="2291">2291</th><td>        <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::last_hw_cursor_y" title='CirrusVGAState::last_hw_cursor_y' data-use='w' data-ref="CirrusVGAState::last_hw_cursor_y">last_hw_cursor_y</a> = <a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a>;</td></tr>
<tr><th id="2292">2292</th><td>        <i>/* compute the real cursor min and max y */</i></td></tr>
<tr><th id="2293">2293</th><td>        <a class="tu ref" href="#cirrus_cursor_compute_yrange" title='cirrus_cursor_compute_yrange' data-use='c' data-ref="cirrus_cursor_compute_yrange">cirrus_cursor_compute_yrange</a>(<a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>);</td></tr>
<tr><th id="2294">2294</th><td>        <a class="tu ref" href="#invalidate_cursor1" title='invalidate_cursor1' data-use='c' data-ref="invalidate_cursor1">invalidate_cursor1</a>(<a class="local col2 ref" href="#7652s" title='s' data-ref="7652s">s</a>);</td></tr>
<tr><th id="2295">2295</th><td>    }</td></tr>
<tr><th id="2296">2296</th><td>}</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vga_draw_cursor_line" title='vga_draw_cursor_line' data-type='void vga_draw_cursor_line(uint8_t * d1, const uint8_t * src1, int poffset, int w, unsigned int color0, unsigned int color1, unsigned int color_xor)' data-ref="vga_draw_cursor_line">vga_draw_cursor_line</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col4 decl" id="7654d1" title='d1' data-type='uint8_t *' data-ref="7654d1">d1</dfn>,</td></tr>
<tr><th id="2299">2299</th><td>                                 <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col5 decl" id="7655src1" title='src1' data-type='const uint8_t *' data-ref="7655src1">src1</dfn>,</td></tr>
<tr><th id="2300">2300</th><td>                                 <em>int</em> <dfn class="local col6 decl" id="7656poffset" title='poffset' data-type='int' data-ref="7656poffset">poffset</dfn>, <em>int</em> <dfn class="local col7 decl" id="7657w" title='w' data-type='int' data-ref="7657w">w</dfn>,</td></tr>
<tr><th id="2301">2301</th><td>                                 <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="7658color0" title='color0' data-type='unsigned int' data-ref="7658color0">color0</dfn>,</td></tr>
<tr><th id="2302">2302</th><td>                                 <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="7659color1" title='color1' data-type='unsigned int' data-ref="7659color1">color1</dfn>,</td></tr>
<tr><th id="2303">2303</th><td>                                 <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="7660color_xor" title='color_xor' data-type='unsigned int' data-ref="7660color_xor">color_xor</dfn>)</td></tr>
<tr><th id="2304">2304</th><td>{</td></tr>
<tr><th id="2305">2305</th><td>    <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col1 decl" id="7661plane0" title='plane0' data-type='const uint8_t *' data-ref="7661plane0">plane0</dfn>, *<dfn class="local col2 decl" id="7662plane1" title='plane1' data-type='const uint8_t *' data-ref="7662plane1">plane1</dfn>;</td></tr>
<tr><th id="2306">2306</th><td>    <em>int</em> <dfn class="local col3 decl" id="7663x" title='x' data-type='int' data-ref="7663x">x</dfn>, <dfn class="local col4 decl" id="7664b0" title='b0' data-type='int' data-ref="7664b0">b0</dfn>, <dfn class="local col5 decl" id="7665b1" title='b1' data-type='int' data-ref="7665b1">b1</dfn>;</td></tr>
<tr><th id="2307">2307</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col6 decl" id="7666d" title='d' data-type='uint8_t *' data-ref="7666d">d</dfn>;</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>    <a class="local col6 ref" href="#7666d" title='d' data-ref="7666d">d</a> = <a class="local col4 ref" href="#7654d1" title='d1' data-ref="7654d1">d1</a>;</td></tr>
<tr><th id="2310">2310</th><td>    <a class="local col1 ref" href="#7661plane0" title='plane0' data-ref="7661plane0">plane0</a> = <a class="local col5 ref" href="#7655src1" title='src1' data-ref="7655src1">src1</a>;</td></tr>
<tr><th id="2311">2311</th><td>    <a class="local col2 ref" href="#7662plane1" title='plane1' data-ref="7662plane1">plane1</a> = <a class="local col5 ref" href="#7655src1" title='src1' data-ref="7655src1">src1</a> + <a class="local col6 ref" href="#7656poffset" title='poffset' data-ref="7656poffset">poffset</a>;</td></tr>
<tr><th id="2312">2312</th><td>    <b>for</b> (<a class="local col3 ref" href="#7663x" title='x' data-ref="7663x">x</a> = <var>0</var>; <a class="local col3 ref" href="#7663x" title='x' data-ref="7663x">x</a> &lt; <a class="local col7 ref" href="#7657w" title='w' data-ref="7657w">w</a>; <a class="local col3 ref" href="#7663x" title='x' data-ref="7663x">x</a>++) {</td></tr>
<tr><th id="2313">2313</th><td>        <a class="local col4 ref" href="#7664b0" title='b0' data-ref="7664b0">b0</a> = (<a class="local col1 ref" href="#7661plane0" title='plane0' data-ref="7661plane0">plane0</a>[<a class="local col3 ref" href="#7663x" title='x' data-ref="7663x">x</a> &gt;&gt; <var>3</var>] &gt;&gt; (<var>7</var> - (<a class="local col3 ref" href="#7663x" title='x' data-ref="7663x">x</a> &amp; <var>7</var>))) &amp; <var>1</var>;</td></tr>
<tr><th id="2314">2314</th><td>        <a class="local col5 ref" href="#7665b1" title='b1' data-ref="7665b1">b1</a> = (<a class="local col2 ref" href="#7662plane1" title='plane1' data-ref="7662plane1">plane1</a>[<a class="local col3 ref" href="#7663x" title='x' data-ref="7663x">x</a> &gt;&gt; <var>3</var>] &gt;&gt; (<var>7</var> - (<a class="local col3 ref" href="#7663x" title='x' data-ref="7663x">x</a> &amp; <var>7</var>))) &amp; <var>1</var>;</td></tr>
<tr><th id="2315">2315</th><td>        <b>switch</b> (<a class="local col4 ref" href="#7664b0" title='b0' data-ref="7664b0">b0</a> | (<a class="local col5 ref" href="#7665b1" title='b1' data-ref="7665b1">b1</a> &lt;&lt; <var>1</var>)) {</td></tr>
<tr><th id="2316">2316</th><td>        <b>case</b> <var>0</var>:</td></tr>
<tr><th id="2317">2317</th><td>            <b>break</b>;</td></tr>
<tr><th id="2318">2318</th><td>        <b>case</b> <var>1</var>:</td></tr>
<tr><th id="2319">2319</th><td>            ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7666d" title='d' data-ref="7666d">d</a>)[<var>0</var>] ^= <a class="local col0 ref" href="#7660color_xor" title='color_xor' data-ref="7660color_xor">color_xor</a>;</td></tr>
<tr><th id="2320">2320</th><td>            <b>break</b>;</td></tr>
<tr><th id="2321">2321</th><td>        <b>case</b> <var>2</var>:</td></tr>
<tr><th id="2322">2322</th><td>            ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7666d" title='d' data-ref="7666d">d</a>)[<var>0</var>] = <a class="local col8 ref" href="#7658color0" title='color0' data-ref="7658color0">color0</a>;</td></tr>
<tr><th id="2323">2323</th><td>            <b>break</b>;</td></tr>
<tr><th id="2324">2324</th><td>        <b>case</b> <var>3</var>:</td></tr>
<tr><th id="2325">2325</th><td>            ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col6 ref" href="#7666d" title='d' data-ref="7666d">d</a>)[<var>0</var>] = <a class="local col9 ref" href="#7659color1" title='color1' data-ref="7659color1">color1</a>;</td></tr>
<tr><th id="2326">2326</th><td>            <b>break</b>;</td></tr>
<tr><th id="2327">2327</th><td>        }</td></tr>
<tr><th id="2328">2328</th><td>        <a class="local col6 ref" href="#7666d" title='d' data-ref="7666d">d</a> += <var>4</var>;</td></tr>
<tr><th id="2329">2329</th><td>    }</td></tr>
<tr><th id="2330">2330</th><td>}</td></tr>
<tr><th id="2331">2331</th><td></td></tr>
<tr><th id="2332">2332</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_cursor_draw_line" title='cirrus_cursor_draw_line' data-type='void cirrus_cursor_draw_line(VGACommonState * s1, uint8_t * d1, int scr_y)' data-ref="cirrus_cursor_draw_line">cirrus_cursor_draw_line</dfn>(<a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col7 decl" id="7667s1" title='s1' data-type='VGACommonState *' data-ref="7667s1">s1</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col8 decl" id="7668d1" title='d1' data-type='uint8_t *' data-ref="7668d1">d1</dfn>, <em>int</em> <dfn class="local col9 decl" id="7669scr_y" title='scr_y' data-type='int' data-ref="7669scr_y">scr_y</dfn>)</td></tr>
<tr><th id="2333">2333</th><td>{</td></tr>
<tr><th id="2334">2334</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="7670s" title='s' data-type='CirrusVGAState *' data-ref="7670s">s</dfn> = <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((CirrusVGAState *) 0)-&gt;vga) *__mptr = (s1); (CirrusVGAState *) ((char *) __mptr - __builtin_offsetof(CirrusVGAState, vga));})" data-ref="_M/container_of">container_of</a>(<a class="local col7 ref" href="#7667s1" title='s1' data-ref="7667s1">s1</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>, <a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="2335">2335</th><td>    <em>int</em> <dfn class="local col1 decl" id="7671w" title='w' data-type='int' data-ref="7671w">w</dfn>, <dfn class="local col2 decl" id="7672h" title='h' data-type='int' data-ref="7672h">h</dfn>, <dfn class="local col3 decl" id="7673x1" title='x1' data-type='int' data-ref="7673x1">x1</dfn>, <dfn class="local col4 decl" id="7674x2" title='x2' data-type='int' data-ref="7674x2">x2</dfn>, <dfn class="local col5 decl" id="7675poffset" title='poffset' data-type='int' data-ref="7675poffset">poffset</dfn>;</td></tr>
<tr><th id="2336">2336</th><td>    <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="7676color0" title='color0' data-type='unsigned int' data-ref="7676color0">color0</dfn>, <dfn class="local col7 decl" id="7677color1" title='color1' data-type='unsigned int' data-ref="7677color1">color1</dfn>;</td></tr>
<tr><th id="2337">2337</th><td>    <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col8 decl" id="7678palette" title='palette' data-type='const uint8_t *' data-ref="7678palette">palette</dfn>, *<dfn class="local col9 decl" id="7679src" title='src' data-type='const uint8_t *' data-ref="7679src">src</dfn>;</td></tr>
<tr><th id="2338">2338</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="7680content" title='content' data-type='uint32_t' data-ref="7680content">content</dfn>;</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td>    <b>if</b> (!(<a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#83" title="0x01" data-ref="_M/CIRRUS_CURSOR_SHOW">CIRRUS_CURSOR_SHOW</a>))</td></tr>
<tr><th id="2341">2341</th><td>        <b>return</b>;</td></tr>
<tr><th id="2342">2342</th><td>    <i>/* fast test to see if the cursor intersects with the scan line */</i></td></tr>
<tr><th id="2343">2343</th><td>    <b>if</b> (<a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#85" title="0x04" data-ref="_M/CIRRUS_CURSOR_LARGE">CIRRUS_CURSOR_LARGE</a>) {</td></tr>
<tr><th id="2344">2344</th><td>        <a class="local col2 ref" href="#7672h" title='h' data-ref="7672h">h</a> = <var>64</var>;</td></tr>
<tr><th id="2345">2345</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2346">2346</th><td>        <a class="local col2 ref" href="#7672h" title='h' data-ref="7672h">h</a> = <var>32</var>;</td></tr>
<tr><th id="2347">2347</th><td>    }</td></tr>
<tr><th id="2348">2348</th><td>    <b>if</b> (<a class="local col9 ref" href="#7669scr_y" title='scr_y' data-ref="7669scr_y">scr_y</a> &lt; <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a> ||</td></tr>
<tr><th id="2349">2349</th><td>        <a class="local col9 ref" href="#7669scr_y" title='scr_y' data-ref="7669scr_y">scr_y</a> &gt;= (<a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a> + <a class="local col2 ref" href="#7672h" title='h' data-ref="7672h">h</a>)) {</td></tr>
<tr><th id="2350">2350</th><td>        <b>return</b>;</td></tr>
<tr><th id="2351">2351</th><td>    }</td></tr>
<tr><th id="2352">2352</th><td></td></tr>
<tr><th id="2353">2353</th><td>    <a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a> = <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-use='r' data-ref="CirrusVGAState::real_vram_size">real_vram_size</a> - <var>16</var> * <var>1024</var>;</td></tr>
<tr><th id="2354">2354</th><td>    <b>if</b> (<a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x12</var>] &amp; <a class="macro" href="#85" title="0x04" data-ref="_M/CIRRUS_CURSOR_LARGE">CIRRUS_CURSOR_LARGE</a>) {</td></tr>
<tr><th id="2355">2355</th><td>        <a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a> += (<a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x13</var>] &amp; <var>0x3c</var>) * <var>256</var>;</td></tr>
<tr><th id="2356">2356</th><td>        <a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a> += (<a class="local col9 ref" href="#7669scr_y" title='scr_y' data-ref="7669scr_y">scr_y</a> - <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a>) * <var>16</var>;</td></tr>
<tr><th id="2357">2357</th><td>        <a class="local col5 ref" href="#7675poffset" title='poffset' data-ref="7675poffset">poffset</a> = <var>8</var>;</td></tr>
<tr><th id="2358">2358</th><td>        <a class="local col0 ref" href="#7680content" title='content' data-ref="7680content">content</a> = ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a>)[<var>0</var>] |</td></tr>
<tr><th id="2359">2359</th><td>            ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a>)[<var>1</var>] |</td></tr>
<tr><th id="2360">2360</th><td>            ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a>)[<var>2</var>] |</td></tr>
<tr><th id="2361">2361</th><td>            ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a>)[<var>3</var>];</td></tr>
<tr><th id="2362">2362</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2363">2363</th><td>        <a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a> += (<a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x13</var>] &amp; <var>0x3f</var>) * <var>256</var>;</td></tr>
<tr><th id="2364">2364</th><td>        <a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a> += (<a class="local col9 ref" href="#7669scr_y" title='scr_y' data-ref="7669scr_y">scr_y</a> - <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a>) * <var>4</var>;</td></tr>
<tr><th id="2365">2365</th><td></td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td>        <a class="local col5 ref" href="#7675poffset" title='poffset' data-ref="7675poffset">poffset</a> = <var>128</var>;</td></tr>
<tr><th id="2368">2368</th><td>        <a class="local col0 ref" href="#7680content" title='content' data-ref="7680content">content</a> = ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)<a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a>)[<var>0</var>] |</td></tr>
<tr><th id="2369">2369</th><td>            ((<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *)(<a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a> + <var>128</var>))[<var>0</var>];</td></tr>
<tr><th id="2370">2370</th><td>    }</td></tr>
<tr><th id="2371">2371</th><td>    <i>/* if nothing to draw, no need to continue */</i></td></tr>
<tr><th id="2372">2372</th><td>    <b>if</b> (!<a class="local col0 ref" href="#7680content" title='content' data-ref="7680content">content</a>)</td></tr>
<tr><th id="2373">2373</th><td>        <b>return</b>;</td></tr>
<tr><th id="2374">2374</th><td>    <a class="local col1 ref" href="#7671w" title='w' data-ref="7671w">w</a> = <a class="local col2 ref" href="#7672h" title='h' data-ref="7672h">h</a>;</td></tr>
<tr><th id="2375">2375</th><td></td></tr>
<tr><th id="2376">2376</th><td>    <a class="local col3 ref" href="#7673x1" title='x1' data-ref="7673x1">x1</a> = <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_x" title='VGACommonState::hw_cursor_x' data-ref="VGACommonState::hw_cursor_x">hw_cursor_x</a>;</td></tr>
<tr><th id="2377">2377</th><td>    <b>if</b> (<a class="local col3 ref" href="#7673x1" title='x1' data-ref="7673x1">x1</a> &gt;= <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::last_scr_width" title='VGACommonState::last_scr_width' data-ref="VGACommonState::last_scr_width">last_scr_width</a>)</td></tr>
<tr><th id="2378">2378</th><td>        <b>return</b>;</td></tr>
<tr><th id="2379">2379</th><td>    <a class="local col4 ref" href="#7674x2" title='x2' data-ref="7674x2">x2</a> = <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_x" title='VGACommonState::hw_cursor_x' data-ref="VGACommonState::hw_cursor_x">hw_cursor_x</a> + <a class="local col1 ref" href="#7671w" title='w' data-ref="7671w">w</a>;</td></tr>
<tr><th id="2380">2380</th><td>    <b>if</b> (<a class="local col4 ref" href="#7674x2" title='x2' data-ref="7674x2">x2</a> &gt; <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::last_scr_width" title='VGACommonState::last_scr_width' data-ref="VGACommonState::last_scr_width">last_scr_width</a>)</td></tr>
<tr><th id="2381">2381</th><td>        <a class="local col4 ref" href="#7674x2" title='x2' data-ref="7674x2">x2</a> = <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::last_scr_width" title='VGACommonState::last_scr_width' data-ref="VGACommonState::last_scr_width">last_scr_width</a>;</td></tr>
<tr><th id="2382">2382</th><td>    <a class="local col1 ref" href="#7671w" title='w' data-ref="7671w">w</a> = <a class="local col4 ref" href="#7674x2" title='x2' data-ref="7674x2">x2</a> - <a class="local col3 ref" href="#7673x1" title='x1' data-ref="7673x1">x1</a>;</td></tr>
<tr><th id="2383">2383</th><td>    <a class="local col8 ref" href="#7678palette" title='palette' data-ref="7678palette">palette</a> = <a class="local col0 ref" href="#7670s" title='s' data-ref="7670s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_palette" title='CirrusVGAState::cirrus_hidden_palette' data-use='r' data-ref="CirrusVGAState::cirrus_hidden_palette">cirrus_hidden_palette</a>;</td></tr>
<tr><th id="2384">2384</th><td>    <a class="local col6 ref" href="#7676color0" title='color0' data-ref="7676color0">color0</a> = <a class="ref" href="../../include/ui/pixel_ops.h.html#rgb_to_pixel32" title='rgb_to_pixel32' data-ref="rgb_to_pixel32">rgb_to_pixel32</a>(<a class="ref" href="vga_int.h.html#c6_to_8" title='c6_to_8' data-ref="c6_to_8">c6_to_8</a>(<a class="local col8 ref" href="#7678palette" title='palette' data-ref="7678palette">palette</a>[<var>0x0</var> * <var>3</var>]),</td></tr>
<tr><th id="2385">2385</th><td>                            <a class="ref" href="vga_int.h.html#c6_to_8" title='c6_to_8' data-ref="c6_to_8">c6_to_8</a>(<a class="local col8 ref" href="#7678palette" title='palette' data-ref="7678palette">palette</a>[<var>0x0</var> * <var>3</var> + <var>1</var>]),</td></tr>
<tr><th id="2386">2386</th><td>                            <a class="ref" href="vga_int.h.html#c6_to_8" title='c6_to_8' data-ref="c6_to_8">c6_to_8</a>(<a class="local col8 ref" href="#7678palette" title='palette' data-ref="7678palette">palette</a>[<var>0x0</var> * <var>3</var> + <var>2</var>]));</td></tr>
<tr><th id="2387">2387</th><td>    <a class="local col7 ref" href="#7677color1" title='color1' data-ref="7677color1">color1</a> = <a class="ref" href="../../include/ui/pixel_ops.h.html#rgb_to_pixel32" title='rgb_to_pixel32' data-ref="rgb_to_pixel32">rgb_to_pixel32</a>(<a class="ref" href="vga_int.h.html#c6_to_8" title='c6_to_8' data-ref="c6_to_8">c6_to_8</a>(<a class="local col8 ref" href="#7678palette" title='palette' data-ref="7678palette">palette</a>[<var>0xf</var> * <var>3</var>]),</td></tr>
<tr><th id="2388">2388</th><td>                            <a class="ref" href="vga_int.h.html#c6_to_8" title='c6_to_8' data-ref="c6_to_8">c6_to_8</a>(<a class="local col8 ref" href="#7678palette" title='palette' data-ref="7678palette">palette</a>[<var>0xf</var> * <var>3</var> + <var>1</var>]),</td></tr>
<tr><th id="2389">2389</th><td>                            <a class="ref" href="vga_int.h.html#c6_to_8" title='c6_to_8' data-ref="c6_to_8">c6_to_8</a>(<a class="local col8 ref" href="#7678palette" title='palette' data-ref="7678palette">palette</a>[<var>0xf</var> * <var>3</var> + <var>2</var>]));</td></tr>
<tr><th id="2390">2390</th><td>    <a class="local col8 ref" href="#7668d1" title='d1' data-ref="7668d1">d1</a> += <a class="local col3 ref" href="#7673x1" title='x1' data-ref="7673x1">x1</a> * <var>4</var>;</td></tr>
<tr><th id="2391">2391</th><td>    <a class="tu ref" href="#vga_draw_cursor_line" title='vga_draw_cursor_line' data-use='c' data-ref="vga_draw_cursor_line">vga_draw_cursor_line</a>(<a class="local col8 ref" href="#7668d1" title='d1' data-ref="7668d1">d1</a>, <a class="local col9 ref" href="#7679src" title='src' data-ref="7679src">src</a>, <a class="local col5 ref" href="#7675poffset" title='poffset' data-ref="7675poffset">poffset</a>, <a class="local col1 ref" href="#7671w" title='w' data-ref="7671w">w</a>, <a class="local col6 ref" href="#7676color0" title='color0' data-ref="7676color0">color0</a>, <a class="local col7 ref" href="#7677color1" title='color1' data-ref="7677color1">color1</a>, <var>0xffffff</var>);</td></tr>
<tr><th id="2392">2392</th><td>}</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td><i  data-doc="cirrus_linear_read">/***************************************</i></td></tr>
<tr><th id="2395">2395</th><td><i  data-doc="cirrus_linear_read"> *</i></td></tr>
<tr><th id="2396">2396</th><td><i  data-doc="cirrus_linear_read"> *  LFB memory access</i></td></tr>
<tr><th id="2397">2397</th><td><i  data-doc="cirrus_linear_read"> *</i></td></tr>
<tr><th id="2398">2398</th><td><i  data-doc="cirrus_linear_read"> ***************************************/</i></td></tr>
<tr><th id="2399">2399</th><td></td></tr>
<tr><th id="2400">2400</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="cirrus_linear_read" title='cirrus_linear_read' data-type='uint64_t cirrus_linear_read(void * opaque, hwaddr addr, unsigned int size)' data-ref="cirrus_linear_read">cirrus_linear_read</dfn>(<em>void</em> *<dfn class="local col1 decl" id="7681opaque" title='opaque' data-type='void *' data-ref="7681opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col2 decl" id="7682addr" title='addr' data-type='hwaddr' data-ref="7682addr">addr</dfn>,</td></tr>
<tr><th id="2401">2401</th><td>                                   <em>unsigned</em> <dfn class="local col3 decl" id="7683size" title='size' data-type='unsigned int' data-ref="7683size">size</dfn>)</td></tr>
<tr><th id="2402">2402</th><td>{</td></tr>
<tr><th id="2403">2403</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col4 decl" id="7684s" title='s' data-type='CirrusVGAState *' data-ref="7684s">s</dfn> = <a class="local col1 ref" href="#7681opaque" title='opaque' data-ref="7681opaque">opaque</a>;</td></tr>
<tr><th id="2404">2404</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="7685ret" title='ret' data-type='uint32_t' data-ref="7685ret">ret</dfn>;</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td>    <a class="local col2 ref" href="#7682addr" title='addr' data-ref="7682addr">addr</a> &amp;= <a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td>    <b>if</b> (((<a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x17</var>] &amp; <var>0x44</var>) == <var>0x44</var>) &amp;&amp;</td></tr>
<tr><th id="2409">2409</th><td>        ((<a class="local col2 ref" href="#7682addr" title='addr' data-ref="7682addr">addr</a> &amp; <a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_mmio_mask" title='CirrusVGAState::linear_mmio_mask' data-use='r' data-ref="CirrusVGAState::linear_mmio_mask">linear_mmio_mask</a>) == <a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_mmio_mask" title='CirrusVGAState::linear_mmio_mask' data-use='r' data-ref="CirrusVGAState::linear_mmio_mask">linear_mmio_mask</a>)) {</td></tr>
<tr><th id="2410">2410</th><td>	<i>/* memory-mapped I/O */</i></td></tr>
<tr><th id="2411">2411</th><td>	<a class="local col5 ref" href="#7685ret" title='ret' data-ref="7685ret">ret</a> = <a class="tu ref" href="#cirrus_mmio_blt_read" title='cirrus_mmio_blt_read' data-use='c' data-ref="cirrus_mmio_blt_read">cirrus_mmio_blt_read</a>(<a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>, <a class="local col2 ref" href="#7682addr" title='addr' data-ref="7682addr">addr</a> &amp; <var>0xff</var>);</td></tr>
<tr><th id="2412">2412</th><td>    } <b>else</b> <b>if</b> (<var>0</var>) {</td></tr>
<tr><th id="2413">2413</th><td>	<i>/* XXX handle bitblt */</i></td></tr>
<tr><th id="2414">2414</th><td>	<a class="local col5 ref" href="#7685ret" title='ret' data-ref="7685ret">ret</a> = <var>0xff</var>;</td></tr>
<tr><th id="2415">2415</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2416">2416</th><td>	<i>/* video memory */</i></td></tr>
<tr><th id="2417">2417</th><td>	<b>if</b> ((<a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) == <var>0x14</var>) {</td></tr>
<tr><th id="2418">2418</th><td>	    <a class="local col2 ref" href="#7682addr" title='addr' data-ref="7682addr">addr</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="2419">2419</th><td>	} <b>else</b> <b>if</b> (<a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x02</var>) {</td></tr>
<tr><th id="2420">2420</th><td>	    <a class="local col2 ref" href="#7682addr" title='addr' data-ref="7682addr">addr</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="2421">2421</th><td>	}</td></tr>
<tr><th id="2422">2422</th><td>	<a class="local col2 ref" href="#7682addr" title='addr' data-ref="7682addr">addr</a> &amp;= <a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="2423">2423</th><td>	<a class="local col5 ref" href="#7685ret" title='ret' data-ref="7685ret">ret</a> = *(<a class="local col4 ref" href="#7684s" title='s' data-ref="7684s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + <a class="local col2 ref" href="#7682addr" title='addr' data-ref="7682addr">addr</a>);</td></tr>
<tr><th id="2424">2424</th><td>    }</td></tr>
<tr><th id="2425">2425</th><td></td></tr>
<tr><th id="2426">2426</th><td>    <b>return</b> <a class="local col5 ref" href="#7685ret" title='ret' data-ref="7685ret">ret</a>;</td></tr>
<tr><th id="2427">2427</th><td>}</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_linear_write" title='cirrus_linear_write' data-type='void cirrus_linear_write(void * opaque, hwaddr addr, uint64_t val, unsigned int size)' data-ref="cirrus_linear_write">cirrus_linear_write</dfn>(<em>void</em> *<dfn class="local col6 decl" id="7686opaque" title='opaque' data-type='void *' data-ref="7686opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col7 decl" id="7687addr" title='addr' data-type='hwaddr' data-ref="7687addr">addr</dfn>,</td></tr>
<tr><th id="2430">2430</th><td>                                <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="7688val" title='val' data-type='uint64_t' data-ref="7688val">val</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="7689size" title='size' data-type='unsigned int' data-ref="7689size">size</dfn>)</td></tr>
<tr><th id="2431">2431</th><td>{</td></tr>
<tr><th id="2432">2432</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="7690s" title='s' data-type='CirrusVGAState *' data-ref="7690s">s</dfn> = <a class="local col6 ref" href="#7686opaque" title='opaque' data-ref="7686opaque">opaque</a>;</td></tr>
<tr><th id="2433">2433</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="7691mode" title='mode' data-type='unsigned int' data-ref="7691mode">mode</dfn>;</td></tr>
<tr><th id="2434">2434</th><td></td></tr>
<tr><th id="2435">2435</th><td>    <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a> &amp;= <a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td>    <b>if</b> (((<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x17</var>] &amp; <var>0x44</var>) == <var>0x44</var>) &amp;&amp;</td></tr>
<tr><th id="2438">2438</th><td>        ((<a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a> &amp; <a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_mmio_mask" title='CirrusVGAState::linear_mmio_mask' data-use='r' data-ref="CirrusVGAState::linear_mmio_mask">linear_mmio_mask</a>) ==  <a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_mmio_mask" title='CirrusVGAState::linear_mmio_mask' data-use='r' data-ref="CirrusVGAState::linear_mmio_mask">linear_mmio_mask</a>)) {</td></tr>
<tr><th id="2439">2439</th><td>	<i>/* memory-mapped I/O */</i></td></tr>
<tr><th id="2440">2440</th><td>	<a class="tu ref" href="#cirrus_mmio_blt_write" title='cirrus_mmio_blt_write' data-use='c' data-ref="cirrus_mmio_blt_write">cirrus_mmio_blt_write</a>(<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>, <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a> &amp; <var>0xff</var>, <a class="local col8 ref" href="#7688val" title='val' data-ref="7688val">val</a>);</td></tr>
<tr><th id="2441">2441</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> != <a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>) {</td></tr>
<tr><th id="2442">2442</th><td>	<i>/* bitblt */</i></td></tr>
<tr><th id="2443">2443</th><td>	*<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a>++ = (<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>) <a class="local col8 ref" href="#7688val" title='val' data-ref="7688val">val</a>;</td></tr>
<tr><th id="2444">2444</th><td>	<b>if</b> (<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> &gt;= <a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>) {</td></tr>
<tr><th id="2445">2445</th><td>	    <a class="tu ref" href="#cirrus_bitblt_cputovideo_next" title='cirrus_bitblt_cputovideo_next' data-use='c' data-ref="cirrus_bitblt_cputovideo_next">cirrus_bitblt_cputovideo_next</a>(<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>);</td></tr>
<tr><th id="2446">2446</th><td>	}</td></tr>
<tr><th id="2447">2447</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2448">2448</th><td>	<i>/* video memory */</i></td></tr>
<tr><th id="2449">2449</th><td>	<b>if</b> ((<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) == <var>0x14</var>) {</td></tr>
<tr><th id="2450">2450</th><td>	    <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="2451">2451</th><td>	} <b>else</b> <b>if</b> (<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x02</var>) {</td></tr>
<tr><th id="2452">2452</th><td>	    <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a> &lt;&lt;= <var>3</var>;</td></tr>
<tr><th id="2453">2453</th><td>	}</td></tr>
<tr><th id="2454">2454</th><td>	<a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a> &amp;= <a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='r' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a>;</td></tr>
<tr><th id="2455">2455</th><td></td></tr>
<tr><th id="2456">2456</th><td>	<a class="local col1 ref" href="#7691mode" title='mode' data-ref="7691mode">mode</a> = <a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x05</var>] &amp; <var>0x7</var>;</td></tr>
<tr><th id="2457">2457</th><td>	<b>if</b> (<a class="local col1 ref" href="#7691mode" title='mode' data-ref="7691mode">mode</a> &lt; <var>4</var> || <a class="local col1 ref" href="#7691mode" title='mode' data-ref="7691mode">mode</a> &gt; <var>5</var> || ((<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x4</var>) == <var>0</var>)) {</td></tr>
<tr><th id="2458">2458</th><td>	    *(<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_ptr" title='VGACommonState::vram_ptr' data-ref="VGACommonState::vram_ptr">vram_ptr</a> + <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a>) = (<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>) <a class="local col8 ref" href="#7688val" title='val' data-ref="7688val">val</a>;</td></tr>
<tr><th id="2459">2459</th><td>            <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_dirty" title='memory_region_set_dirty' data-ref="memory_region_set_dirty">memory_region_set_dirty</a>(&amp;<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>, <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a>, <var>1</var>);</td></tr>
<tr><th id="2460">2460</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2461">2461</th><td>	    <b>if</b> ((<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) != <var>0x14</var>) {</td></tr>
<tr><th id="2462">2462</th><td>		<a class="tu ref" href="#cirrus_mem_writeb_mode4and5_8bpp" title='cirrus_mem_writeb_mode4and5_8bpp' data-use='c' data-ref="cirrus_mem_writeb_mode4and5_8bpp">cirrus_mem_writeb_mode4and5_8bpp</a>(<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>, <a class="local col1 ref" href="#7691mode" title='mode' data-ref="7691mode">mode</a>, <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a>, <a class="local col8 ref" href="#7688val" title='val' data-ref="7688val">val</a>);</td></tr>
<tr><th id="2463">2463</th><td>	    } <b>else</b> {</td></tr>
<tr><th id="2464">2464</th><td>		<a class="tu ref" href="#cirrus_mem_writeb_mode4and5_16bpp" title='cirrus_mem_writeb_mode4and5_16bpp' data-use='c' data-ref="cirrus_mem_writeb_mode4and5_16bpp">cirrus_mem_writeb_mode4and5_16bpp</a>(<a class="local col0 ref" href="#7690s" title='s' data-ref="7690s">s</a>, <a class="local col1 ref" href="#7691mode" title='mode' data-ref="7691mode">mode</a>, <a class="local col7 ref" href="#7687addr" title='addr' data-ref="7687addr">addr</a>, <a class="local col8 ref" href="#7688val" title='val' data-ref="7688val">val</a>);</td></tr>
<tr><th id="2465">2465</th><td>	    }</td></tr>
<tr><th id="2466">2466</th><td>	}</td></tr>
<tr><th id="2467">2467</th><td>    }</td></tr>
<tr><th id="2468">2468</th><td>}</td></tr>
<tr><th id="2469">2469</th><td></td></tr>
<tr><th id="2470">2470</th><td><i  data-doc="cirrus_linear_bitblt_read">/***************************************</i></td></tr>
<tr><th id="2471">2471</th><td><i  data-doc="cirrus_linear_bitblt_read"> *</i></td></tr>
<tr><th id="2472">2472</th><td><i  data-doc="cirrus_linear_bitblt_read"> *  system to screen memory access</i></td></tr>
<tr><th id="2473">2473</th><td><i  data-doc="cirrus_linear_bitblt_read"> *</i></td></tr>
<tr><th id="2474">2474</th><td><i  data-doc="cirrus_linear_bitblt_read"> ***************************************/</i></td></tr>
<tr><th id="2475">2475</th><td></td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="cirrus_linear_bitblt_read" title='cirrus_linear_bitblt_read' data-type='uint64_t cirrus_linear_bitblt_read(void * opaque, hwaddr addr, unsigned int size)' data-ref="cirrus_linear_bitblt_read">cirrus_linear_bitblt_read</dfn>(<em>void</em> *<dfn class="local col2 decl" id="7692opaque" title='opaque' data-type='void *' data-ref="7692opaque">opaque</dfn>,</td></tr>
<tr><th id="2478">2478</th><td>                                          <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col3 decl" id="7693addr" title='addr' data-type='hwaddr' data-ref="7693addr">addr</dfn>,</td></tr>
<tr><th id="2479">2479</th><td>                                          <em>unsigned</em> <dfn class="local col4 decl" id="7694size" title='size' data-type='unsigned int' data-ref="7694size">size</dfn>)</td></tr>
<tr><th id="2480">2480</th><td>{</td></tr>
<tr><th id="2481">2481</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col5 decl" id="7695s" title='s' data-type='CirrusVGAState *' data-ref="7695s">s</dfn> = <a class="local col2 ref" href="#7692opaque" title='opaque' data-ref="7692opaque">opaque</a>;</td></tr>
<tr><th id="2482">2482</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="7696ret" title='ret' data-type='uint32_t' data-ref="7696ret">ret</dfn>;</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>    <i>/* XXX handle bitblt */</i></td></tr>
<tr><th id="2485">2485</th><td>    (<em>void</em>)<a class="local col5 ref" href="#7695s" title='s' data-ref="7695s">s</a>;</td></tr>
<tr><th id="2486">2486</th><td>    <a class="local col6 ref" href="#7696ret" title='ret' data-ref="7696ret">ret</a> = <var>0xff</var>;</td></tr>
<tr><th id="2487">2487</th><td>    <b>return</b> <a class="local col6 ref" href="#7696ret" title='ret' data-ref="7696ret">ret</a>;</td></tr>
<tr><th id="2488">2488</th><td>}</td></tr>
<tr><th id="2489">2489</th><td></td></tr>
<tr><th id="2490">2490</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_linear_bitblt_write" title='cirrus_linear_bitblt_write' data-type='void cirrus_linear_bitblt_write(void * opaque, hwaddr addr, uint64_t val, unsigned int size)' data-ref="cirrus_linear_bitblt_write">cirrus_linear_bitblt_write</dfn>(<em>void</em> *<dfn class="local col7 decl" id="7697opaque" title='opaque' data-type='void *' data-ref="7697opaque">opaque</dfn>,</td></tr>
<tr><th id="2491">2491</th><td>                                       <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="7698addr" title='addr' data-type='hwaddr' data-ref="7698addr">addr</dfn>,</td></tr>
<tr><th id="2492">2492</th><td>                                       <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="7699val" title='val' data-type='uint64_t' data-ref="7699val">val</dfn>,</td></tr>
<tr><th id="2493">2493</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="7700size" title='size' data-type='unsigned int' data-ref="7700size">size</dfn>)</td></tr>
<tr><th id="2494">2494</th><td>{</td></tr>
<tr><th id="2495">2495</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col1 decl" id="7701s" title='s' data-type='CirrusVGAState *' data-ref="7701s">s</dfn> = <a class="local col7 ref" href="#7697opaque" title='opaque' data-ref="7697opaque">opaque</a>;</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>    <b>if</b> (<a class="local col1 ref" href="#7701s" title='s' data-ref="7701s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> != <a class="local col1 ref" href="#7701s" title='s' data-ref="7701s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>) {</td></tr>
<tr><th id="2498">2498</th><td>	<i>/* bitblt */</i></td></tr>
<tr><th id="2499">2499</th><td>	*<a class="local col1 ref" href="#7701s" title='s' data-ref="7701s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='w' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a>++ = (<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>) <a class="local col9 ref" href="#7699val" title='val' data-ref="7699val">val</a>;</td></tr>
<tr><th id="2500">2500</th><td>	<b>if</b> (<a class="local col1 ref" href="#7701s" title='s' data-ref="7701s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> &gt;= <a class="local col1 ref" href="#7701s" title='s' data-ref="7701s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>) {</td></tr>
<tr><th id="2501">2501</th><td>	    <a class="tu ref" href="#cirrus_bitblt_cputovideo_next" title='cirrus_bitblt_cputovideo_next' data-use='c' data-ref="cirrus_bitblt_cputovideo_next">cirrus_bitblt_cputovideo_next</a>(<a class="local col1 ref" href="#7701s" title='s' data-ref="7701s">s</a>);</td></tr>
<tr><th id="2502">2502</th><td>	}</td></tr>
<tr><th id="2503">2503</th><td>    }</td></tr>
<tr><th id="2504">2504</th><td>}</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/exec/memory.h.html#MemoryRegionOps" title='MemoryRegionOps' data-type='struct MemoryRegionOps' data-ref="MemoryRegionOps">MemoryRegionOps</a> <dfn class="tu decl def" id="cirrus_linear_bitblt_io_ops" title='cirrus_linear_bitblt_io_ops' data-type='const MemoryRegionOps' data-ref="cirrus_linear_bitblt_io_ops">cirrus_linear_bitblt_io_ops</dfn> = {</td></tr>
<tr><th id="2507">2507</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::read" title='MemoryRegionOps::read' data-ref="MemoryRegionOps::read">read</a> = <a class="tu ref" href="#cirrus_linear_bitblt_read" title='cirrus_linear_bitblt_read' data-ref="cirrus_linear_bitblt_read">cirrus_linear_bitblt_read</a>,</td></tr>
<tr><th id="2508">2508</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::write" title='MemoryRegionOps::write' data-ref="MemoryRegionOps::write">write</a> = <a class="tu ref" href="#cirrus_linear_bitblt_write" title='cirrus_linear_bitblt_write' data-ref="cirrus_linear_bitblt_write">cirrus_linear_bitblt_write</a>,</td></tr>
<tr><th id="2509">2509</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::endianness" title='MemoryRegionOps::endianness' data-ref="MemoryRegionOps::endianness">endianness</a> = <a class="enum" href="../../include/exec/cpu-common.h.html#device_endian::DEVICE_LITTLE_ENDIAN" title='device_endian::DEVICE_LITTLE_ENDIAN' data-ref="device_endian::DEVICE_LITTLE_ENDIAN">DEVICE_LITTLE_ENDIAN</a>,</td></tr>
<tr><th id="2510">2510</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::impl" title='MemoryRegionOps::impl' data-ref="MemoryRegionOps::impl">impl</a> = {</td></tr>
<tr><th id="2511">2511</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2512">2512</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2513">2513</th><td>    },</td></tr>
<tr><th id="2514">2514</th><td>};</td></tr>
<tr><th id="2515">2515</th><td></td></tr>
<tr><th id="2516">2516</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="map_linear_vram_bank" title='map_linear_vram_bank' data-type='void map_linear_vram_bank(CirrusVGAState * s, unsigned int bank)' data-ref="map_linear_vram_bank">map_linear_vram_bank</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col2 decl" id="7702s" title='s' data-type='CirrusVGAState *' data-ref="7702s">s</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="7703bank" title='bank' data-type='unsigned int' data-ref="7703bank">bank</dfn>)</td></tr>
<tr><th id="2517">2517</th><td>{</td></tr>
<tr><th id="2518">2518</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> *<dfn class="local col4 decl" id="7704mr" title='mr' data-type='MemoryRegion *' data-ref="7704mr">mr</dfn> = &amp;<a class="local col2 ref" href="#7702s" title='s' data-ref="7702s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank" title='CirrusVGAState::cirrus_bank' data-use='a' data-ref="CirrusVGAState::cirrus_bank">cirrus_bank</a>[<a class="local col3 ref" href="#7703bank" title='bank' data-ref="7703bank">bank</a>];</td></tr>
<tr><th id="2519">2519</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col5 decl" id="7705enabled" title='enabled' data-type='_Bool' data-ref="7705enabled">enabled</dfn> = !(<a class="local col2 ref" href="#7702s" title='s' data-ref="7702s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> != <a class="local col2 ref" href="#7702s" title='s' data-ref="7702s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>)</td></tr>
<tr><th id="2520">2520</th><td>        &amp;&amp; !((<a class="local col2 ref" href="#7702s" title='s' data-ref="7702s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x07</var>] &amp; <var>0x01</var>) == <var>0</var>)</td></tr>
<tr><th id="2521">2521</th><td>        &amp;&amp; !((<a class="local col2 ref" href="#7702s" title='s' data-ref="7702s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) == <var>0x14</var>)</td></tr>
<tr><th id="2522">2522</th><td>        &amp;&amp; !(<a class="local col2 ref" href="#7702s" title='s' data-ref="7702s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x02</var>);</td></tr>
<tr><th id="2523">2523</th><td></td></tr>
<tr><th id="2524">2524</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(<a class="local col4 ref" href="#7704mr" title='mr' data-ref="7704mr">mr</a>, <a class="local col5 ref" href="#7705enabled" title='enabled' data-ref="7705enabled">enabled</a>);</td></tr>
<tr><th id="2525">2525</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_alias_offset" title='memory_region_set_alias_offset' data-ref="memory_region_set_alias_offset">memory_region_set_alias_offset</a>(<a class="local col4 ref" href="#7704mr" title='mr' data-ref="7704mr">mr</a>, <a class="local col2 ref" href="#7702s" title='s' data-ref="7702s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank_base" title='CirrusVGAState::cirrus_bank_base' data-use='r' data-ref="CirrusVGAState::cirrus_bank_base">cirrus_bank_base</a>[<a class="local col3 ref" href="#7703bank" title='bank' data-ref="7703bank">bank</a>]);</td></tr>
<tr><th id="2526">2526</th><td>}</td></tr>
<tr><th id="2527">2527</th><td></td></tr>
<tr><th id="2528">2528</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="map_linear_vram" title='map_linear_vram' data-type='void map_linear_vram(CirrusVGAState * s)' data-ref="map_linear_vram">map_linear_vram</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col6 decl" id="7706s" title='s' data-type='CirrusVGAState *' data-ref="7706s">s</dfn>)</td></tr>
<tr><th id="2529">2529</th><td>{</td></tr>
<tr><th id="2530">2530</th><td>    <b>if</b> (<a class="local col6 ref" href="#7706s" title='s' data-ref="7706s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::bustype" title='CirrusVGAState::bustype' data-use='r' data-ref="CirrusVGAState::bustype">bustype</a> == <a class="macro" href="#89" title="0x20" data-ref="_M/CIRRUS_BUSTYPE_PCI">CIRRUS_BUSTYPE_PCI</a> &amp;&amp; !<a class="local col6 ref" href="#7706s" title='s' data-ref="7706s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_vram" title='CirrusVGAState::linear_vram' data-use='r' data-ref="CirrusVGAState::linear_vram">linear_vram</a>) {</td></tr>
<tr><th id="2531">2531</th><td>        <a class="local col6 ref" href="#7706s" title='s' data-ref="7706s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_vram" title='CirrusVGAState::linear_vram' data-use='w' data-ref="CirrusVGAState::linear_vram">linear_vram</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="2532">2532</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion_overlap" title='memory_region_add_subregion_overlap' data-ref="memory_region_add_subregion_overlap">memory_region_add_subregion_overlap</a>(&amp;<a class="local col6 ref" href="#7706s" title='s' data-ref="7706s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::pci_bar" title='CirrusVGAState::pci_bar' data-use='a' data-ref="CirrusVGAState::pci_bar">pci_bar</a>, <var>0</var>, &amp;<a class="local col6 ref" href="#7706s" title='s' data-ref="7706s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>, <var>1</var>);</td></tr>
<tr><th id="2533">2533</th><td>    }</td></tr>
<tr><th id="2534">2534</th><td>    <a class="tu ref" href="#map_linear_vram_bank" title='map_linear_vram_bank' data-use='c' data-ref="map_linear_vram_bank">map_linear_vram_bank</a>(<a class="local col6 ref" href="#7706s" title='s' data-ref="7706s">s</a>, <var>0</var>);</td></tr>
<tr><th id="2535">2535</th><td>    <a class="tu ref" href="#map_linear_vram_bank" title='map_linear_vram_bank' data-use='c' data-ref="map_linear_vram_bank">map_linear_vram_bank</a>(<a class="local col6 ref" href="#7706s" title='s' data-ref="7706s">s</a>, <var>1</var>);</td></tr>
<tr><th id="2536">2536</th><td>}</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="unmap_linear_vram" title='unmap_linear_vram' data-type='void unmap_linear_vram(CirrusVGAState * s)' data-ref="unmap_linear_vram">unmap_linear_vram</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col7 decl" id="7707s" title='s' data-type='CirrusVGAState *' data-ref="7707s">s</dfn>)</td></tr>
<tr><th id="2539">2539</th><td>{</td></tr>
<tr><th id="2540">2540</th><td>    <b>if</b> (<a class="local col7 ref" href="#7707s" title='s' data-ref="7707s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::bustype" title='CirrusVGAState::bustype' data-use='r' data-ref="CirrusVGAState::bustype">bustype</a> == <a class="macro" href="#89" title="0x20" data-ref="_M/CIRRUS_BUSTYPE_PCI">CIRRUS_BUSTYPE_PCI</a> &amp;&amp; <a class="local col7 ref" href="#7707s" title='s' data-ref="7707s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_vram" title='CirrusVGAState::linear_vram' data-use='r' data-ref="CirrusVGAState::linear_vram">linear_vram</a>) {</td></tr>
<tr><th id="2541">2541</th><td>        <a class="local col7 ref" href="#7707s" title='s' data-ref="7707s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_vram" title='CirrusVGAState::linear_vram' data-use='w' data-ref="CirrusVGAState::linear_vram">linear_vram</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="2542">2542</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_del_subregion" title='memory_region_del_subregion' data-ref="memory_region_del_subregion">memory_region_del_subregion</a>(&amp;<a class="local col7 ref" href="#7707s" title='s' data-ref="7707s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::pci_bar" title='CirrusVGAState::pci_bar' data-use='a' data-ref="CirrusVGAState::pci_bar">pci_bar</a>, &amp;<a class="local col7 ref" href="#7707s" title='s' data-ref="7707s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>);</td></tr>
<tr><th id="2543">2543</th><td>    }</td></tr>
<tr><th id="2544">2544</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(&amp;<a class="local col7 ref" href="#7707s" title='s' data-ref="7707s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank" title='CirrusVGAState::cirrus_bank' data-use='a' data-ref="CirrusVGAState::cirrus_bank">cirrus_bank</a>[<var>0</var>], <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="2545">2545</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(&amp;<a class="local col7 ref" href="#7707s" title='s' data-ref="7707s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank" title='CirrusVGAState::cirrus_bank' data-use='a' data-ref="CirrusVGAState::cirrus_bank">cirrus_bank</a>[<var>1</var>], <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="2546">2546</th><td>}</td></tr>
<tr><th id="2547">2547</th><td></td></tr>
<tr><th id="2548">2548</th><td><i  data-doc="cirrus_update_memory_access">/* Compute the memory access functions */</i></td></tr>
<tr><th id="2549">2549</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_update_memory_access" title='cirrus_update_memory_access' data-type='void cirrus_update_memory_access(CirrusVGAState * s)' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col8 decl" id="7708s" title='s' data-type='CirrusVGAState *' data-ref="7708s">s</dfn>)</td></tr>
<tr><th id="2550">2550</th><td>{</td></tr>
<tr><th id="2551">2551</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="7709mode" title='mode' data-type='unsigned int' data-ref="7709mode">mode</dfn>;</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_transaction_begin" title='memory_region_transaction_begin' data-ref="memory_region_transaction_begin">memory_region_transaction_begin</a>();</td></tr>
<tr><th id="2554">2554</th><td>    <b>if</b> ((<a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x17</var>] &amp; <var>0x44</var>) == <var>0x44</var>) {</td></tr>
<tr><th id="2555">2555</th><td>        <b>goto</b> <a class="lbl" href="#7710generic_io" data-ref="7710generic_io">generic_io</a>;</td></tr>
<tr><th id="2556">2556</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr" title='CirrusVGAState::cirrus_srcptr' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr">cirrus_srcptr</a> != <a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_srcptr_end" title='CirrusVGAState::cirrus_srcptr_end' data-use='r' data-ref="CirrusVGAState::cirrus_srcptr_end">cirrus_srcptr_end</a>) {</td></tr>
<tr><th id="2557">2557</th><td>        <b>goto</b> <a class="lbl" href="#7710generic_io" data-ref="7710generic_io">generic_io</a>;</td></tr>
<tr><th id="2558">2558</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2559">2559</th><td>	<b>if</b> ((<a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x14</var>) == <var>0x14</var>) {</td></tr>
<tr><th id="2560">2560</th><td>            <b>goto</b> <a class="lbl" href="#7710generic_io" data-ref="7710generic_io">generic_io</a>;</td></tr>
<tr><th id="2561">2561</th><td>	} <b>else</b> <b>if</b> (<a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x02</var>) {</td></tr>
<tr><th id="2562">2562</th><td>            <b>goto</b> <a class="lbl" href="#7710generic_io" data-ref="7710generic_io">generic_io</a>;</td></tr>
<tr><th id="2563">2563</th><td>        }</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td>	<a class="local col9 ref" href="#7709mode" title='mode' data-ref="7709mode">mode</a> = <a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x05</var>] &amp; <var>0x7</var>;</td></tr>
<tr><th id="2566">2566</th><td>	<b>if</b> (<a class="local col9 ref" href="#7709mode" title='mode' data-ref="7709mode">mode</a> &lt; <var>4</var> || <a class="local col9 ref" href="#7709mode" title='mode' data-ref="7709mode">mode</a> &gt; <var>5</var> || ((<a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x0B</var>] &amp; <var>0x4</var>) == <var>0</var>)) {</td></tr>
<tr><th id="2567">2567</th><td>            <a class="tu ref" href="#map_linear_vram" title='map_linear_vram' data-use='c' data-ref="map_linear_vram">map_linear_vram</a>(<a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>);</td></tr>
<tr><th id="2568">2568</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2569">2569</th><td>        <dfn class="lbl" id="7710generic_io" data-ref="7710generic_io">generic_io</dfn>:</td></tr>
<tr><th id="2570">2570</th><td>            <a class="tu ref" href="#unmap_linear_vram" title='unmap_linear_vram' data-use='c' data-ref="unmap_linear_vram">unmap_linear_vram</a>(<a class="local col8 ref" href="#7708s" title='s' data-ref="7708s">s</a>);</td></tr>
<tr><th id="2571">2571</th><td>        }</td></tr>
<tr><th id="2572">2572</th><td>    }</td></tr>
<tr><th id="2573">2573</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_transaction_commit" title='memory_region_transaction_commit' data-ref="memory_region_transaction_commit">memory_region_transaction_commit</a>();</td></tr>
<tr><th id="2574">2574</th><td>}</td></tr>
<tr><th id="2575">2575</th><td></td></tr>
<tr><th id="2576">2576</th><td></td></tr>
<tr><th id="2577">2577</th><td><i  data-doc="cirrus_vga_ioport_read">/* I/O ports */</i></td></tr>
<tr><th id="2578">2578</th><td></td></tr>
<tr><th id="2579">2579</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="cirrus_vga_ioport_read" title='cirrus_vga_ioport_read' data-type='uint64_t cirrus_vga_ioport_read(void * opaque, hwaddr addr, unsigned int size)' data-ref="cirrus_vga_ioport_read">cirrus_vga_ioport_read</dfn>(<em>void</em> *<dfn class="local col1 decl" id="7711opaque" title='opaque' data-type='void *' data-ref="7711opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col2 decl" id="7712addr" title='addr' data-type='hwaddr' data-ref="7712addr">addr</dfn>,</td></tr>
<tr><th id="2580">2580</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="7713size" title='size' data-type='unsigned int' data-ref="7713size">size</dfn>)</td></tr>
<tr><th id="2581">2581</th><td>{</td></tr>
<tr><th id="2582">2582</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col4 decl" id="7714c" title='c' data-type='CirrusVGAState *' data-ref="7714c">c</dfn> = <a class="local col1 ref" href="#7711opaque" title='opaque' data-ref="7711opaque">opaque</a>;</td></tr>
<tr><th id="2583">2583</th><td>    <a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col5 decl" id="7715s" title='s' data-type='VGACommonState *' data-ref="7715s">s</dfn> = &amp;<a class="local col4 ref" href="#7714c" title='c' data-ref="7714c">c</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>;</td></tr>
<tr><th id="2584">2584</th><td>    <em>int</em> <dfn class="local col6 decl" id="7716val" title='val' data-type='int' data-ref="7716val">val</dfn>, <dfn class="local col7 decl" id="7717index" title='index' data-type='int' data-ref="7717index">index</dfn>;</td></tr>
<tr><th id="2585">2585</th><td></td></tr>
<tr><th id="2586">2586</th><td>    <a class="local col2 ref" href="#7712addr" title='addr' data-ref="7712addr">addr</a> += <var>0x3b0</var>;</td></tr>
<tr><th id="2587">2587</th><td></td></tr>
<tr><th id="2588">2588</th><td>    <b>if</b> (<a class="ref" href="vga_int.h.html#vga_ioport_invalid" title='vga_ioport_invalid' data-ref="vga_ioport_invalid">vga_ioport_invalid</a>(<a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>, <a class="local col2 ref" href="#7712addr" title='addr' data-ref="7712addr">addr</a>)) {</td></tr>
<tr><th id="2589">2589</th><td>	<a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <var>0xff</var>;</td></tr>
<tr><th id="2590">2590</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2591">2591</th><td>	<b>switch</b> (<a class="local col2 ref" href="#7712addr" title='addr' data-ref="7712addr">addr</a>) {</td></tr>
<tr><th id="2592">2592</th><td>	<b>case</b> <var>0x3c0</var>:</td></tr>
<tr><th id="2593">2593</th><td>	    <b>if</b> (<a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_flip_flop" title='VGACommonState::ar_flip_flop' data-ref="VGACommonState::ar_flip_flop">ar_flip_flop</a> == <var>0</var>) {</td></tr>
<tr><th id="2594">2594</th><td>		<a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_index" title='VGACommonState::ar_index' data-ref="VGACommonState::ar_index">ar_index</a>;</td></tr>
<tr><th id="2595">2595</th><td>	    } <b>else</b> {</td></tr>
<tr><th id="2596">2596</th><td>		<a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <var>0</var>;</td></tr>
<tr><th id="2597">2597</th><td>	    }</td></tr>
<tr><th id="2598">2598</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2599">2599</th><td>	<b>case</b> <var>0x3c1</var>:</td></tr>
<tr><th id="2600">2600</th><td>	    <a class="local col7 ref" href="#7717index" title='index' data-ref="7717index">index</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_index" title='VGACommonState::ar_index' data-ref="VGACommonState::ar_index">ar_index</a> &amp; <var>0x1f</var>;</td></tr>
<tr><th id="2601">2601</th><td>	    <b>if</b> (<a class="local col7 ref" href="#7717index" title='index' data-ref="7717index">index</a> &lt; <var>21</var>)</td></tr>
<tr><th id="2602">2602</th><td>		<a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>[<a class="local col7 ref" href="#7717index" title='index' data-ref="7717index">index</a>];</td></tr>
<tr><th id="2603">2603</th><td>	    <b>else</b></td></tr>
<tr><th id="2604">2604</th><td>		<a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <var>0</var>;</td></tr>
<tr><th id="2605">2605</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2606">2606</th><td>	<b>case</b> <var>0x3c2</var>:</td></tr>
<tr><th id="2607">2607</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::st00" title='VGACommonState::st00' data-ref="VGACommonState::st00">st00</a>;</td></tr>
<tr><th id="2608">2608</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2609">2609</th><td>	<b>case</b> <var>0x3c4</var>:</td></tr>
<tr><th id="2610">2610</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>;</td></tr>
<tr><th id="2611">2611</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2612">2612</th><td>	<b>case</b> <var>0x3c5</var>:</td></tr>
<tr><th id="2613">2613</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="tu ref" href="#cirrus_vga_read_sr" title='cirrus_vga_read_sr' data-use='c' data-ref="cirrus_vga_read_sr">cirrus_vga_read_sr</a>(<a class="local col4 ref" href="#7714c" title='c' data-ref="7714c">c</a>);</td></tr>
<tr><th id="2614">2614</th><td>            <b>break</b>;</td></tr>
<tr><th id="2615">2615</th><td><u>#<span data-ppcond="2615">ifdef</span> <span class="macro" data-ref="_M/DEBUG_VGA_REG">DEBUG_VGA_REG</span></u></td></tr>
<tr><th id="2616">2616</th><td>	    printf(<q>"vga: read SR%x = 0x%02x\n"</q>, s-&gt;sr_index, val);</td></tr>
<tr><th id="2617">2617</th><td><u>#<span data-ppcond="2615">endif</span></u></td></tr>
<tr><th id="2618">2618</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2619">2619</th><td>	<b>case</b> <var>0x3c6</var>:</td></tr>
<tr><th id="2620">2620</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="tu ref" href="#cirrus_read_hidden_dac" title='cirrus_read_hidden_dac' data-use='c' data-ref="cirrus_read_hidden_dac">cirrus_read_hidden_dac</a>(<a class="local col4 ref" href="#7714c" title='c' data-ref="7714c">c</a>);</td></tr>
<tr><th id="2621">2621</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2622">2622</th><td>	<b>case</b> <var>0x3c7</var>:</td></tr>
<tr><th id="2623">2623</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_state" title='VGACommonState::dac_state' data-ref="VGACommonState::dac_state">dac_state</a>;</td></tr>
<tr><th id="2624">2624</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2625">2625</th><td>	<b>case</b> <var>0x3c8</var>:</td></tr>
<tr><th id="2626">2626</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_write_index" title='VGACommonState::dac_write_index' data-ref="VGACommonState::dac_write_index">dac_write_index</a>;</td></tr>
<tr><th id="2627">2627</th><td>	    <a class="local col4 ref" href="#7714c" title='c' data-ref="7714c">c</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-use='w' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</a> = <var>0</var>;</td></tr>
<tr><th id="2628">2628</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2629">2629</th><td>        <b>case</b> <var>0x3c9</var>:</td></tr>
<tr><th id="2630">2630</th><td>            <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="tu ref" href="#cirrus_vga_read_palette" title='cirrus_vga_read_palette' data-use='c' data-ref="cirrus_vga_read_palette">cirrus_vga_read_palette</a>(<a class="local col4 ref" href="#7714c" title='c' data-ref="7714c">c</a>);</td></tr>
<tr><th id="2631">2631</th><td>            <b>break</b>;</td></tr>
<tr><th id="2632">2632</th><td>	<b>case</b> <var>0x3ca</var>:</td></tr>
<tr><th id="2633">2633</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::fcr" title='VGACommonState::fcr' data-ref="VGACommonState::fcr">fcr</a>;</td></tr>
<tr><th id="2634">2634</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2635">2635</th><td>	<b>case</b> <var>0x3cc</var>:</td></tr>
<tr><th id="2636">2636</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::msr" title='VGACommonState::msr' data-ref="VGACommonState::msr">msr</a>;</td></tr>
<tr><th id="2637">2637</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2638">2638</th><td>	<b>case</b> <var>0x3ce</var>:</td></tr>
<tr><th id="2639">2639</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::gr_index" title='VGACommonState::gr_index' data-ref="VGACommonState::gr_index">gr_index</a>;</td></tr>
<tr><th id="2640">2640</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2641">2641</th><td>	<b>case</b> <var>0x3cf</var>:</td></tr>
<tr><th id="2642">2642</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="tu ref" href="#cirrus_vga_read_gr" title='cirrus_vga_read_gr' data-use='c' data-ref="cirrus_vga_read_gr">cirrus_vga_read_gr</a>(<a class="local col4 ref" href="#7714c" title='c' data-ref="7714c">c</a>, <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::gr_index" title='VGACommonState::gr_index' data-ref="VGACommonState::gr_index">gr_index</a>);</td></tr>
<tr><th id="2643">2643</th><td><u>#<span data-ppcond="2643">ifdef</span> <span class="macro" data-ref="_M/DEBUG_VGA_REG">DEBUG_VGA_REG</span></u></td></tr>
<tr><th id="2644">2644</th><td>	    printf(<q>"vga: read GR%x = 0x%02x\n"</q>, s-&gt;gr_index, val);</td></tr>
<tr><th id="2645">2645</th><td><u>#<span data-ppcond="2643">endif</span></u></td></tr>
<tr><th id="2646">2646</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2647">2647</th><td>	<b>case</b> <var>0x3b4</var>:</td></tr>
<tr><th id="2648">2648</th><td>	<b>case</b> <var>0x3d4</var>:</td></tr>
<tr><th id="2649">2649</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>;</td></tr>
<tr><th id="2650">2650</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2651">2651</th><td>	<b>case</b> <var>0x3b5</var>:</td></tr>
<tr><th id="2652">2652</th><td>	<b>case</b> <var>0x3d5</var>:</td></tr>
<tr><th id="2653">2653</th><td>            <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="tu ref" href="#cirrus_vga_read_cr" title='cirrus_vga_read_cr' data-use='c' data-ref="cirrus_vga_read_cr">cirrus_vga_read_cr</a>(<a class="local col4 ref" href="#7714c" title='c' data-ref="7714c">c</a>, <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>);</td></tr>
<tr><th id="2654">2654</th><td><u>#<span data-ppcond="2654">ifdef</span> <span class="macro" data-ref="_M/DEBUG_VGA_REG">DEBUG_VGA_REG</span></u></td></tr>
<tr><th id="2655">2655</th><td>	    printf(<q>"vga: read CR%x = 0x%02x\n"</q>, s-&gt;cr_index, val);</td></tr>
<tr><th id="2656">2656</th><td><u>#<span data-ppcond="2654">endif</span></u></td></tr>
<tr><th id="2657">2657</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2658">2658</th><td>	<b>case</b> <var>0x3ba</var>:</td></tr>
<tr><th id="2659">2659</th><td>	<b>case</b> <var>0x3da</var>:</td></tr>
<tr><th id="2660">2660</th><td>	    <i>/* just toggle to fool polling */</i></td></tr>
<tr><th id="2661">2661</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::st01" title='VGACommonState::st01' data-ref="VGACommonState::st01">st01</a> = <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::retrace" title='VGACommonState::retrace' data-ref="VGACommonState::retrace">retrace</a>(<a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>);</td></tr>
<tr><th id="2662">2662</th><td>	    <a class="local col5 ref" href="#7715s" title='s' data-ref="7715s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_flip_flop" title='VGACommonState::ar_flip_flop' data-ref="VGACommonState::ar_flip_flop">ar_flip_flop</a> = <var>0</var>;</td></tr>
<tr><th id="2663">2663</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2664">2664</th><td>	<b>default</b>:</td></tr>
<tr><th id="2665">2665</th><td>	    <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a> = <var>0x00</var>;</td></tr>
<tr><th id="2666">2666</th><td>	    <b>break</b>;</td></tr>
<tr><th id="2667">2667</th><td>	}</td></tr>
<tr><th id="2668">2668</th><td>    }</td></tr>
<tr><th id="2669">2669</th><td>    <a class="ref" href="trace.h.html#trace_vga_cirrus_read_io" title='trace_vga_cirrus_read_io' data-ref="trace_vga_cirrus_read_io">trace_vga_cirrus_read_io</a>(<a class="local col2 ref" href="#7712addr" title='addr' data-ref="7712addr">addr</a>, <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a>);</td></tr>
<tr><th id="2670">2670</th><td>    <b>return</b> <a class="local col6 ref" href="#7716val" title='val' data-ref="7716val">val</a>;</td></tr>
<tr><th id="2671">2671</th><td>}</td></tr>
<tr><th id="2672">2672</th><td></td></tr>
<tr><th id="2673">2673</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_vga_ioport_write" title='cirrus_vga_ioport_write' data-type='void cirrus_vga_ioport_write(void * opaque, hwaddr addr, uint64_t val, unsigned int size)' data-ref="cirrus_vga_ioport_write">cirrus_vga_ioport_write</dfn>(<em>void</em> *<dfn class="local col8 decl" id="7718opaque" title='opaque' data-type='void *' data-ref="7718opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col9 decl" id="7719addr" title='addr' data-type='hwaddr' data-ref="7719addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="7720val" title='val' data-type='uint64_t' data-ref="7720val">val</dfn>,</td></tr>
<tr><th id="2674">2674</th><td>                                    <em>unsigned</em> <dfn class="local col1 decl" id="7721size" title='size' data-type='unsigned int' data-ref="7721size">size</dfn>)</td></tr>
<tr><th id="2675">2675</th><td>{</td></tr>
<tr><th id="2676">2676</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col2 decl" id="7722c" title='c' data-type='CirrusVGAState *' data-ref="7722c">c</dfn> = <a class="local col8 ref" href="#7718opaque" title='opaque' data-ref="7718opaque">opaque</a>;</td></tr>
<tr><th id="2677">2677</th><td>    <a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col3 decl" id="7723s" title='s' data-type='VGACommonState *' data-ref="7723s">s</dfn> = &amp;<a class="local col2 ref" href="#7722c" title='c' data-ref="7722c">c</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>;</td></tr>
<tr><th id="2678">2678</th><td>    <em>int</em> <dfn class="local col4 decl" id="7724index" title='index' data-type='int' data-ref="7724index">index</dfn>;</td></tr>
<tr><th id="2679">2679</th><td></td></tr>
<tr><th id="2680">2680</th><td>    <a class="local col9 ref" href="#7719addr" title='addr' data-ref="7719addr">addr</a> += <var>0x3b0</var>;</td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td>    <i>/* check port range access depending on color/monochrome mode */</i></td></tr>
<tr><th id="2683">2683</th><td>    <b>if</b> (<a class="ref" href="vga_int.h.html#vga_ioport_invalid" title='vga_ioport_invalid' data-ref="vga_ioport_invalid">vga_ioport_invalid</a>(<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>, <a class="local col9 ref" href="#7719addr" title='addr' data-ref="7719addr">addr</a>)) {</td></tr>
<tr><th id="2684">2684</th><td>	<b>return</b>;</td></tr>
<tr><th id="2685">2685</th><td>    }</td></tr>
<tr><th id="2686">2686</th><td>    <a class="ref" href="trace.h.html#trace_vga_cirrus_write_io" title='trace_vga_cirrus_write_io' data-ref="trace_vga_cirrus_write_io">trace_vga_cirrus_write_io</a>(<a class="local col9 ref" href="#7719addr" title='addr' data-ref="7719addr">addr</a>, <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>);</td></tr>
<tr><th id="2687">2687</th><td></td></tr>
<tr><th id="2688">2688</th><td>    <b>switch</b> (<a class="local col9 ref" href="#7719addr" title='addr' data-ref="7719addr">addr</a>) {</td></tr>
<tr><th id="2689">2689</th><td>    <b>case</b> <var>0x3c0</var>:</td></tr>
<tr><th id="2690">2690</th><td>	<b>if</b> (<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_flip_flop" title='VGACommonState::ar_flip_flop' data-ref="VGACommonState::ar_flip_flop">ar_flip_flop</a> == <var>0</var>) {</td></tr>
<tr><th id="2691">2691</th><td>	    <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp;= <var>0x3f</var>;</td></tr>
<tr><th id="2692">2692</th><td>	    <a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_index" title='VGACommonState::ar_index' data-ref="VGACommonState::ar_index">ar_index</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>;</td></tr>
<tr><th id="2693">2693</th><td>	} <b>else</b> {</td></tr>
<tr><th id="2694">2694</th><td>	    <a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a> = <a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_index" title='VGACommonState::ar_index' data-ref="VGACommonState::ar_index">ar_index</a> &amp; <var>0x1f</var>;</td></tr>
<tr><th id="2695">2695</th><td>	    <b>switch</b> (<a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a>) {</td></tr>
<tr><th id="2696">2696</th><td>	    <b>case</b> <var>0x00</var> ... <var>0x0f</var>:</td></tr>
<tr><th id="2697">2697</th><td>		<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>[<a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a>] = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp; <var>0x3f</var>;</td></tr>
<tr><th id="2698">2698</th><td>		<b>break</b>;</td></tr>
<tr><th id="2699">2699</th><td>	    <b>case</b> <var>0x10</var>:</td></tr>
<tr><th id="2700">2700</th><td>		<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>[<a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a>] = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp; ~<var>0x10</var>;</td></tr>
<tr><th id="2701">2701</th><td>		<b>break</b>;</td></tr>
<tr><th id="2702">2702</th><td>	    <b>case</b> <var>0x11</var>:</td></tr>
<tr><th id="2703">2703</th><td>		<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>[<a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a>] = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>;</td></tr>
<tr><th id="2704">2704</th><td>		<b>break</b>;</td></tr>
<tr><th id="2705">2705</th><td>	    <b>case</b> <var>0x12</var>:</td></tr>
<tr><th id="2706">2706</th><td>		<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>[<a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a>] = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp; ~<var>0xc0</var>;</td></tr>
<tr><th id="2707">2707</th><td>		<b>break</b>;</td></tr>
<tr><th id="2708">2708</th><td>	    <b>case</b> <var>0x13</var>:</td></tr>
<tr><th id="2709">2709</th><td>		<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>[<a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a>] = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp; ~<var>0xf0</var>;</td></tr>
<tr><th id="2710">2710</th><td>		<b>break</b>;</td></tr>
<tr><th id="2711">2711</th><td>	    <b>case</b> <var>0x14</var>:</td></tr>
<tr><th id="2712">2712</th><td>		<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>[<a class="local col4 ref" href="#7724index" title='index' data-ref="7724index">index</a>] = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp; ~<var>0xf0</var>;</td></tr>
<tr><th id="2713">2713</th><td>		<b>break</b>;</td></tr>
<tr><th id="2714">2714</th><td>	    <b>default</b>:</td></tr>
<tr><th id="2715">2715</th><td>		<b>break</b>;</td></tr>
<tr><th id="2716">2716</th><td>	    }</td></tr>
<tr><th id="2717">2717</th><td>	}</td></tr>
<tr><th id="2718">2718</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::ar_flip_flop" title='VGACommonState::ar_flip_flop' data-ref="VGACommonState::ar_flip_flop">ar_flip_flop</a> ^= <var>1</var>;</td></tr>
<tr><th id="2719">2719</th><td>	<b>break</b>;</td></tr>
<tr><th id="2720">2720</th><td>    <b>case</b> <var>0x3c2</var>:</td></tr>
<tr><th id="2721">2721</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::msr" title='VGACommonState::msr' data-ref="VGACommonState::msr">msr</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp; ~<var>0x10</var>;</td></tr>
<tr><th id="2722">2722</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::update_retrace_info" title='VGACommonState::update_retrace_info' data-ref="VGACommonState::update_retrace_info">update_retrace_info</a>(<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>);</td></tr>
<tr><th id="2723">2723</th><td>	<b>break</b>;</td></tr>
<tr><th id="2724">2724</th><td>    <b>case</b> <var>0x3c4</var>:</td></tr>
<tr><th id="2725">2725</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>;</td></tr>
<tr><th id="2726">2726</th><td>	<b>break</b>;</td></tr>
<tr><th id="2727">2727</th><td>    <b>case</b> <var>0x3c5</var>:</td></tr>
<tr><th id="2728">2728</th><td><u>#<span data-ppcond="2728">ifdef</span> <span class="macro" data-ref="_M/DEBUG_VGA_REG">DEBUG_VGA_REG</span></u></td></tr>
<tr><th id="2729">2729</th><td>	printf(<q>"vga: write SR%x = 0x%02"</q> PRIu64 <q>"\n"</q>, s-&gt;sr_index, val);</td></tr>
<tr><th id="2730">2730</th><td><u>#<span data-ppcond="2728">endif</span></u></td></tr>
<tr><th id="2731">2731</th><td>	<a class="tu ref" href="#cirrus_vga_write_sr" title='cirrus_vga_write_sr' data-use='c' data-ref="cirrus_vga_write_sr">cirrus_vga_write_sr</a>(<a class="local col2 ref" href="#7722c" title='c' data-ref="7722c">c</a>, <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>);</td></tr>
<tr><th id="2732">2732</th><td>        <b>break</b>;</td></tr>
<tr><th id="2733">2733</th><td>    <b>case</b> <var>0x3c6</var>:</td></tr>
<tr><th id="2734">2734</th><td>	<a class="tu ref" href="#cirrus_write_hidden_dac" title='cirrus_write_hidden_dac' data-use='c' data-ref="cirrus_write_hidden_dac">cirrus_write_hidden_dac</a>(<a class="local col2 ref" href="#7722c" title='c' data-ref="7722c">c</a>, <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>);</td></tr>
<tr><th id="2735">2735</th><td>	<b>break</b>;</td></tr>
<tr><th id="2736">2736</th><td>    <b>case</b> <var>0x3c7</var>:</td></tr>
<tr><th id="2737">2737</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_read_index" title='VGACommonState::dac_read_index' data-ref="VGACommonState::dac_read_index">dac_read_index</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>;</td></tr>
<tr><th id="2738">2738</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a> = <var>0</var>;</td></tr>
<tr><th id="2739">2739</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_state" title='VGACommonState::dac_state' data-ref="VGACommonState::dac_state">dac_state</a> = <var>3</var>;</td></tr>
<tr><th id="2740">2740</th><td>	<b>break</b>;</td></tr>
<tr><th id="2741">2741</th><td>    <b>case</b> <var>0x3c8</var>:</td></tr>
<tr><th id="2742">2742</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_write_index" title='VGACommonState::dac_write_index' data-ref="VGACommonState::dac_write_index">dac_write_index</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>;</td></tr>
<tr><th id="2743">2743</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a> = <var>0</var>;</td></tr>
<tr><th id="2744">2744</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::dac_state" title='VGACommonState::dac_state' data-ref="VGACommonState::dac_state">dac_state</a> = <var>0</var>;</td></tr>
<tr><th id="2745">2745</th><td>	<b>break</b>;</td></tr>
<tr><th id="2746">2746</th><td>    <b>case</b> <var>0x3c9</var>:</td></tr>
<tr><th id="2747">2747</th><td>        <a class="tu ref" href="#cirrus_vga_write_palette" title='cirrus_vga_write_palette' data-use='c' data-ref="cirrus_vga_write_palette">cirrus_vga_write_palette</a>(<a class="local col2 ref" href="#7722c" title='c' data-ref="7722c">c</a>, <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>);</td></tr>
<tr><th id="2748">2748</th><td>        <b>break</b>;</td></tr>
<tr><th id="2749">2749</th><td>    <b>case</b> <var>0x3ce</var>:</td></tr>
<tr><th id="2750">2750</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::gr_index" title='VGACommonState::gr_index' data-ref="VGACommonState::gr_index">gr_index</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>;</td></tr>
<tr><th id="2751">2751</th><td>	<b>break</b>;</td></tr>
<tr><th id="2752">2752</th><td>    <b>case</b> <var>0x3cf</var>:</td></tr>
<tr><th id="2753">2753</th><td><u>#<span data-ppcond="2753">ifdef</span> <span class="macro" data-ref="_M/DEBUG_VGA_REG">DEBUG_VGA_REG</span></u></td></tr>
<tr><th id="2754">2754</th><td>	printf(<q>"vga: write GR%x = 0x%02"</q> PRIu64 <q>"\n"</q>, s-&gt;gr_index, val);</td></tr>
<tr><th id="2755">2755</th><td><u>#<span data-ppcond="2753">endif</span></u></td></tr>
<tr><th id="2756">2756</th><td>	<a class="tu ref" href="#cirrus_vga_write_gr" title='cirrus_vga_write_gr' data-use='c' data-ref="cirrus_vga_write_gr">cirrus_vga_write_gr</a>(<a class="local col2 ref" href="#7722c" title='c' data-ref="7722c">c</a>, <a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::gr_index" title='VGACommonState::gr_index' data-ref="VGACommonState::gr_index">gr_index</a>, <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>);</td></tr>
<tr><th id="2757">2757</th><td>	<b>break</b>;</td></tr>
<tr><th id="2758">2758</th><td>    <b>case</b> <var>0x3b4</var>:</td></tr>
<tr><th id="2759">2759</th><td>    <b>case</b> <var>0x3d4</var>:</td></tr>
<tr><th id="2760">2760</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>;</td></tr>
<tr><th id="2761">2761</th><td>	<b>break</b>;</td></tr>
<tr><th id="2762">2762</th><td>    <b>case</b> <var>0x3b5</var>:</td></tr>
<tr><th id="2763">2763</th><td>    <b>case</b> <var>0x3d5</var>:</td></tr>
<tr><th id="2764">2764</th><td><u>#<span data-ppcond="2764">ifdef</span> <span class="macro" data-ref="_M/DEBUG_VGA_REG">DEBUG_VGA_REG</span></u></td></tr>
<tr><th id="2765">2765</th><td>	printf(<q>"vga: write CR%x = 0x%02"</q>PRIu64<q>"\n"</q>, s-&gt;cr_index, val);</td></tr>
<tr><th id="2766">2766</th><td><u>#<span data-ppcond="2764">endif</span></u></td></tr>
<tr><th id="2767">2767</th><td>	<a class="tu ref" href="#cirrus_vga_write_cr" title='cirrus_vga_write_cr' data-use='c' data-ref="cirrus_vga_write_cr">cirrus_vga_write_cr</a>(<a class="local col2 ref" href="#7722c" title='c' data-ref="7722c">c</a>, <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a>);</td></tr>
<tr><th id="2768">2768</th><td>	<b>break</b>;</td></tr>
<tr><th id="2769">2769</th><td>    <b>case</b> <var>0x3ba</var>:</td></tr>
<tr><th id="2770">2770</th><td>    <b>case</b> <var>0x3da</var>:</td></tr>
<tr><th id="2771">2771</th><td>	<a class="local col3 ref" href="#7723s" title='s' data-ref="7723s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::fcr" title='VGACommonState::fcr' data-ref="VGACommonState::fcr">fcr</a> = <a class="local col0 ref" href="#7720val" title='val' data-ref="7720val">val</a> &amp; <var>0x10</var>;</td></tr>
<tr><th id="2772">2772</th><td>	<b>break</b>;</td></tr>
<tr><th id="2773">2773</th><td>    }</td></tr>
<tr><th id="2774">2774</th><td>}</td></tr>
<tr><th id="2775">2775</th><td></td></tr>
<tr><th id="2776">2776</th><td><i  data-doc="cirrus_mmio_read">/***************************************</i></td></tr>
<tr><th id="2777">2777</th><td><i  data-doc="cirrus_mmio_read"> *</i></td></tr>
<tr><th id="2778">2778</th><td><i  data-doc="cirrus_mmio_read"> *  memory-mapped I/O access</i></td></tr>
<tr><th id="2779">2779</th><td><i  data-doc="cirrus_mmio_read"> *</i></td></tr>
<tr><th id="2780">2780</th><td><i  data-doc="cirrus_mmio_read"> ***************************************/</i></td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="cirrus_mmio_read" title='cirrus_mmio_read' data-type='uint64_t cirrus_mmio_read(void * opaque, hwaddr addr, unsigned int size)' data-ref="cirrus_mmio_read">cirrus_mmio_read</dfn>(<em>void</em> *<dfn class="local col5 decl" id="7725opaque" title='opaque' data-type='void *' data-ref="7725opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col6 decl" id="7726addr" title='addr' data-type='hwaddr' data-ref="7726addr">addr</dfn>,</td></tr>
<tr><th id="2783">2783</th><td>                                 <em>unsigned</em> <dfn class="local col7 decl" id="7727size" title='size' data-type='unsigned int' data-ref="7727size">size</dfn>)</td></tr>
<tr><th id="2784">2784</th><td>{</td></tr>
<tr><th id="2785">2785</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col8 decl" id="7728s" title='s' data-type='CirrusVGAState *' data-ref="7728s">s</dfn> = <a class="local col5 ref" href="#7725opaque" title='opaque' data-ref="7725opaque">opaque</a>;</td></tr>
<tr><th id="2786">2786</th><td></td></tr>
<tr><th id="2787">2787</th><td>    <b>if</b> (<a class="local col6 ref" href="#7726addr" title='addr' data-ref="7726addr">addr</a> &gt;= <var>0x100</var>) {</td></tr>
<tr><th id="2788">2788</th><td>        <b>return</b> <a class="tu ref" href="#cirrus_mmio_blt_read" title='cirrus_mmio_blt_read' data-use='c' data-ref="cirrus_mmio_blt_read">cirrus_mmio_blt_read</a>(<a class="local col8 ref" href="#7728s" title='s' data-ref="7728s">s</a>, <a class="local col6 ref" href="#7726addr" title='addr' data-ref="7726addr">addr</a> - <var>0x100</var>);</td></tr>
<tr><th id="2789">2789</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2790">2790</th><td>        <b>return</b> <a class="tu ref" href="#cirrus_vga_ioport_read" title='cirrus_vga_ioport_read' data-use='c' data-ref="cirrus_vga_ioport_read">cirrus_vga_ioport_read</a>(<a class="local col8 ref" href="#7728s" title='s' data-ref="7728s">s</a>, <a class="local col6 ref" href="#7726addr" title='addr' data-ref="7726addr">addr</a> + <var>0x10</var>, <a class="local col7 ref" href="#7727size" title='size' data-ref="7727size">size</a>);</td></tr>
<tr><th id="2791">2791</th><td>    }</td></tr>
<tr><th id="2792">2792</th><td>}</td></tr>
<tr><th id="2793">2793</th><td></td></tr>
<tr><th id="2794">2794</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_mmio_write" title='cirrus_mmio_write' data-type='void cirrus_mmio_write(void * opaque, hwaddr addr, uint64_t val, unsigned int size)' data-ref="cirrus_mmio_write">cirrus_mmio_write</dfn>(<em>void</em> *<dfn class="local col9 decl" id="7729opaque" title='opaque' data-type='void *' data-ref="7729opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="7730addr" title='addr' data-type='hwaddr' data-ref="7730addr">addr</dfn>,</td></tr>
<tr><th id="2795">2795</th><td>                              <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="7731val" title='val' data-type='uint64_t' data-ref="7731val">val</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="7732size" title='size' data-type='unsigned int' data-ref="7732size">size</dfn>)</td></tr>
<tr><th id="2796">2796</th><td>{</td></tr>
<tr><th id="2797">2797</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col3 decl" id="7733s" title='s' data-type='CirrusVGAState *' data-ref="7733s">s</dfn> = <a class="local col9 ref" href="#7729opaque" title='opaque' data-ref="7729opaque">opaque</a>;</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>    <b>if</b> (<a class="local col0 ref" href="#7730addr" title='addr' data-ref="7730addr">addr</a> &gt;= <var>0x100</var>) {</td></tr>
<tr><th id="2800">2800</th><td>	<a class="tu ref" href="#cirrus_mmio_blt_write" title='cirrus_mmio_blt_write' data-use='c' data-ref="cirrus_mmio_blt_write">cirrus_mmio_blt_write</a>(<a class="local col3 ref" href="#7733s" title='s' data-ref="7733s">s</a>, <a class="local col0 ref" href="#7730addr" title='addr' data-ref="7730addr">addr</a> - <var>0x100</var>, <a class="local col1 ref" href="#7731val" title='val' data-ref="7731val">val</a>);</td></tr>
<tr><th id="2801">2801</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2802">2802</th><td>        <a class="tu ref" href="#cirrus_vga_ioport_write" title='cirrus_vga_ioport_write' data-use='c' data-ref="cirrus_vga_ioport_write">cirrus_vga_ioport_write</a>(<a class="local col3 ref" href="#7733s" title='s' data-ref="7733s">s</a>, <a class="local col0 ref" href="#7730addr" title='addr' data-ref="7730addr">addr</a> + <var>0x10</var>, <a class="local col1 ref" href="#7731val" title='val' data-ref="7731val">val</a>, <a class="local col2 ref" href="#7732size" title='size' data-ref="7732size">size</a>);</td></tr>
<tr><th id="2803">2803</th><td>    }</td></tr>
<tr><th id="2804">2804</th><td>}</td></tr>
<tr><th id="2805">2805</th><td></td></tr>
<tr><th id="2806">2806</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/exec/memory.h.html#MemoryRegionOps" title='MemoryRegionOps' data-type='struct MemoryRegionOps' data-ref="MemoryRegionOps">MemoryRegionOps</a> <dfn class="tu decl def" id="cirrus_mmio_io_ops" title='cirrus_mmio_io_ops' data-type='const MemoryRegionOps' data-ref="cirrus_mmio_io_ops">cirrus_mmio_io_ops</dfn> = {</td></tr>
<tr><th id="2807">2807</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::read" title='MemoryRegionOps::read' data-ref="MemoryRegionOps::read">read</a> = <a class="tu ref" href="#cirrus_mmio_read" title='cirrus_mmio_read' data-ref="cirrus_mmio_read">cirrus_mmio_read</a>,</td></tr>
<tr><th id="2808">2808</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::write" title='MemoryRegionOps::write' data-ref="MemoryRegionOps::write">write</a> = <a class="tu ref" href="#cirrus_mmio_write" title='cirrus_mmio_write' data-ref="cirrus_mmio_write">cirrus_mmio_write</a>,</td></tr>
<tr><th id="2809">2809</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::endianness" title='MemoryRegionOps::endianness' data-ref="MemoryRegionOps::endianness">endianness</a> = <a class="enum" href="../../include/exec/cpu-common.h.html#device_endian::DEVICE_LITTLE_ENDIAN" title='device_endian::DEVICE_LITTLE_ENDIAN' data-ref="device_endian::DEVICE_LITTLE_ENDIAN">DEVICE_LITTLE_ENDIAN</a>,</td></tr>
<tr><th id="2810">2810</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::impl" title='MemoryRegionOps::impl' data-ref="MemoryRegionOps::impl">impl</a> = {</td></tr>
<tr><th id="2811">2811</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2812">2812</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2813">2813</th><td>    },</td></tr>
<tr><th id="2814">2814</th><td>};</td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td><i  data-doc="cirrus_post_load">/* load/save state */</i></td></tr>
<tr><th id="2817">2817</th><td></td></tr>
<tr><th id="2818">2818</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="cirrus_post_load" title='cirrus_post_load' data-type='int cirrus_post_load(void * opaque, int version_id)' data-ref="cirrus_post_load">cirrus_post_load</dfn>(<em>void</em> *<dfn class="local col4 decl" id="7734opaque" title='opaque' data-type='void *' data-ref="7734opaque">opaque</dfn>, <em>int</em> <dfn class="local col5 decl" id="7735version_id" title='version_id' data-type='int' data-ref="7735version_id">version_id</dfn>)</td></tr>
<tr><th id="2819">2819</th><td>{</td></tr>
<tr><th id="2820">2820</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col6 decl" id="7736s" title='s' data-type='CirrusVGAState *' data-ref="7736s">s</dfn> = <a class="local col4 ref" href="#7734opaque" title='opaque' data-ref="7734opaque">opaque</a>;</td></tr>
<tr><th id="2821">2821</th><td></td></tr>
<tr><th id="2822">2822</th><td>    <a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x00</var>] = <a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a> &amp; <var>0x0f</var>;</td></tr>
<tr><th id="2823">2823</th><td>    <a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x01</var>] = <a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a> &amp; <var>0x0f</var>;</td></tr>
<tr><th id="2824">2824</th><td></td></tr>
<tr><th id="2825">2825</th><td>    <a class="tu ref" href="#cirrus_update_memory_access" title='cirrus_update_memory_access' data-use='c' data-ref="cirrus_update_memory_access">cirrus_update_memory_access</a>(<a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>);</td></tr>
<tr><th id="2826">2826</th><td>    <i>/* force refresh */</i></td></tr>
<tr><th id="2827">2827</th><td>    <a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::graphic_mode" title='VGACommonState::graphic_mode' data-ref="VGACommonState::graphic_mode">graphic_mode</a> = -<var>1</var>;</td></tr>
<tr><th id="2828">2828</th><td>    <a class="tu ref" href="#cirrus_update_bank_ptr" title='cirrus_update_bank_ptr' data-use='c' data-ref="cirrus_update_bank_ptr">cirrus_update_bank_ptr</a>(<a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>, <var>0</var>);</td></tr>
<tr><th id="2829">2829</th><td>    <a class="tu ref" href="#cirrus_update_bank_ptr" title='cirrus_update_bank_ptr' data-use='c' data-ref="cirrus_update_bank_ptr">cirrus_update_bank_ptr</a>(<a class="local col6 ref" href="#7736s" title='s' data-ref="7736s">s</a>, <var>1</var>);</td></tr>
<tr><th id="2830">2830</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2831">2831</th><td>}</td></tr>
<tr><th id="2832">2832</th><td></td></tr>
<tr><th id="2833">2833</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/migration/vmstate.h.html#VMStateDescription" title='VMStateDescription' data-type='struct VMStateDescription' data-ref="VMStateDescription">VMStateDescription</a> <dfn class="tu decl def" id="vmstate_cirrus_vga" title='vmstate_cirrus_vga' data-type='const VMStateDescription' data-ref="vmstate_cirrus_vga">vmstate_cirrus_vga</dfn> = {</td></tr>
<tr><th id="2834">2834</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::name" title='VMStateDescription::name' data-ref="VMStateDescription::name">name</a> = <q>"cirrus_vga"</q>,</td></tr>
<tr><th id="2835">2835</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::version_id" title='VMStateDescription::version_id' data-ref="VMStateDescription::version_id">version_id</a> = <var>2</var>,</td></tr>
<tr><th id="2836">2836</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::minimum_version_id" title='VMStateDescription::minimum_version_id' data-ref="VMStateDescription::minimum_version_id">minimum_version_id</a> = <var>1</var>,</td></tr>
<tr><th id="2837">2837</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::post_load" title='VMStateDescription::post_load' data-ref="VMStateDescription::post_load">post_load</a> = <a class="tu ref" href="#cirrus_post_load" title='cirrus_post_load' data-ref="cirrus_post_load">cirrus_post_load</a>,</td></tr>
<tr><th id="2838">2838</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::fields" title='VMStateDescription::fields' data-ref="VMStateDescription::fields">fields</a> = (<a class="typedef" href="../../include/migration/vmstate.h.html#VMStateField" title='VMStateField' data-type='struct VMStateField' data-ref="VMStateField">VMStateField</a>[]) {</td></tr>
<tr><th id="2839">2839</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#773" title="{ .name = (&quot;vga.latch&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint32_t), .info = &amp;(vmstate_info_uint32), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.latch) + ((uint32_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.latch)*)0)), }" data-ref="_M/VMSTATE_UINT32">VMSTATE_UINT32</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::latch" title='VGACommonState::latch' data-ref="VGACommonState::latch">latch</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2840">2840</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.sr_index&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.sr_index) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.sr_index)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr_index" title='VGACommonState::sr_index' data-ref="VGACommonState::sr_index">sr_index</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2841">2841</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#959" title="{ .name = (&quot;vga.sr&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = (sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.sr)) - 0), .info = &amp;vmstate_info_buffer, .flags = VMS_BUFFER, .offset = (__builtin_offsetof(CirrusVGAState, vga.sr) + ((uint8_t(*)[sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.sr))])0 - (typeof(((CirrusVGAState *)0)-&gt;vga.sr)*)0)) + 0, }" data-ref="_M/VMSTATE_BUFFER">VMSTATE_BUFFER</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2842">2842</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.gr_index&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.gr_index) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.gr_index)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr_index" title='VGACommonState::gr_index' data-ref="VGACommonState::gr_index">gr_index</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2843">2843</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;cirrus_shadow_gr0&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, cirrus_shadow_gr0) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;cirrus_shadow_gr0)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr0" title='CirrusVGAState::cirrus_shadow_gr0' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr0">cirrus_shadow_gr0</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2844">2844</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;cirrus_shadow_gr1&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, cirrus_shadow_gr1) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;cirrus_shadow_gr1)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::cirrus_shadow_gr1" title='CirrusVGAState::cirrus_shadow_gr1' data-use='r' data-ref="CirrusVGAState::cirrus_shadow_gr1">cirrus_shadow_gr1</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2845">2845</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#968" title="{ .name = (&quot;vga.gr&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = (sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.gr)) - 2), .info = &amp;vmstate_info_buffer, .flags = VMS_BUFFER, .offset = (__builtin_offsetof(CirrusVGAState, vga.gr) + ((uint8_t(*)[sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.gr))])0 - (typeof(((CirrusVGAState *)0)-&gt;vga.gr)*)0)) + 2, }" data-ref="_M/VMSTATE_BUFFER_START_MIDDLE">VMSTATE_BUFFER_START_MIDDLE</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>, <var>2</var>),</td></tr>
<tr><th id="2846">2846</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.ar_index&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.ar_index) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.ar_index)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::ar_index" title='VGACommonState::ar_index' data-ref="VGACommonState::ar_index">ar_index</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2847">2847</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#959" title="{ .name = (&quot;vga.ar&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = (sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.ar)) - 0), .info = &amp;vmstate_info_buffer, .flags = VMS_BUFFER, .offset = (__builtin_offsetof(CirrusVGAState, vga.ar) + ((uint8_t(*)[sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.ar))])0 - (typeof(((CirrusVGAState *)0)-&gt;vga.ar)*)0)) + 0, }" data-ref="_M/VMSTATE_BUFFER">VMSTATE_BUFFER</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::ar" title='VGACommonState::ar' data-ref="VGACommonState::ar">ar</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2848">2848</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#764" title="{ .name = (&quot;vga.ar_flip_flop&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(int32_t), .info = &amp;(vmstate_info_int32), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.ar_flip_flop) + ((int32_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.ar_flip_flop)*)0)), }" data-ref="_M/VMSTATE_INT32">VMSTATE_INT32</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::ar_flip_flop" title='VGACommonState::ar_flip_flop' data-ref="VGACommonState::ar_flip_flop">ar_flip_flop</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2849">2849</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.cr_index&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.cr_index) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.cr_index)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr_index" title='VGACommonState::cr_index' data-ref="VGACommonState::cr_index">cr_index</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2850">2850</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#959" title="{ .name = (&quot;vga.cr&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = (sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.cr)) - 0), .info = &amp;vmstate_info_buffer, .flags = VMS_BUFFER, .offset = (__builtin_offsetof(CirrusVGAState, vga.cr) + ((uint8_t(*)[sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.cr))])0 - (typeof(((CirrusVGAState *)0)-&gt;vga.cr)*)0)) + 0, }" data-ref="_M/VMSTATE_BUFFER">VMSTATE_BUFFER</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2851">2851</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.msr&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.msr) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.msr)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::msr" title='VGACommonState::msr' data-ref="VGACommonState::msr">msr</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2852">2852</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.fcr&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.fcr) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.fcr)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::fcr" title='VGACommonState::fcr' data-ref="VGACommonState::fcr">fcr</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2853">2853</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.st00&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.st00) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.st00)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::st00" title='VGACommonState::st00' data-ref="VGACommonState::st00">st00</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2854">2854</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.st01&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.st01) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.st01)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::st01" title='VGACommonState::st01' data-ref="VGACommonState::st01">st01</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2855">2855</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.dac_state&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.dac_state) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.dac_state)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_state" title='VGACommonState::dac_state' data-ref="VGACommonState::dac_state">dac_state</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2856">2856</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.dac_sub_index&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.dac_sub_index) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.dac_sub_index)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_sub_index" title='VGACommonState::dac_sub_index' data-ref="VGACommonState::dac_sub_index">dac_sub_index</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2857">2857</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.dac_read_index&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.dac_read_index) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.dac_read_index)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_read_index" title='VGACommonState::dac_read_index' data-ref="VGACommonState::dac_read_index">dac_read_index</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2858">2858</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;vga.dac_write_index&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.dac_write_index) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.dac_write_index)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_write_index" title='VGACommonState::dac_write_index' data-ref="VGACommonState::dac_write_index">dac_write_index</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2859">2859</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#959" title="{ .name = (&quot;vga.dac_cache&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = (sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.dac_cache)) - 0), .info = &amp;vmstate_info_buffer, .flags = VMS_BUFFER, .offset = (__builtin_offsetof(CirrusVGAState, vga.dac_cache) + ((uint8_t(*)[sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.dac_cache))])0 - (typeof(((CirrusVGAState *)0)-&gt;vga.dac_cache)*)0)) + 0, }" data-ref="_M/VMSTATE_BUFFER">VMSTATE_BUFFER</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::dac_cache" title='VGACommonState::dac_cache' data-ref="VGACommonState::dac_cache">dac_cache</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2860">2860</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#959" title="{ .name = (&quot;vga.palette&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = (sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.palette)) - 0), .info = &amp;vmstate_info_buffer, .flags = VMS_BUFFER, .offset = (__builtin_offsetof(CirrusVGAState, vga.palette) + ((uint8_t(*)[sizeof(typeof(((CirrusVGAState *)0)-&gt;vga.palette))])0 - (typeof(((CirrusVGAState *)0)-&gt;vga.palette)*)0)) + 0, }" data-ref="_M/VMSTATE_BUFFER">VMSTATE_BUFFER</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::palette" title='VGACommonState::palette' data-ref="VGACommonState::palette">palette</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2861">2861</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#764" title="{ .name = (&quot;vga.bank_offset&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(int32_t), .info = &amp;(vmstate_info_int32), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.bank_offset) + ((int32_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.bank_offset)*)0)), }" data-ref="_M/VMSTATE_INT32">VMSTATE_INT32</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::bank_offset" title='VGACommonState::bank_offset' data-ref="VGACommonState::bank_offset">bank_offset</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2862">2862</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;cirrus_hidden_dac_lockindex&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, cirrus_hidden_dac_lockindex) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;cirrus_hidden_dac_lockindex)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-use='r' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2863">2863</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;cirrus_hidden_dac_data&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, cirrus_hidden_dac_data) + ((uint8_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;cirrus_hidden_dac_data)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_data" title='CirrusVGAState::cirrus_hidden_dac_data' data-use='r' data-ref="CirrusVGAState::cirrus_hidden_dac_data">cirrus_hidden_dac_data</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2864">2864</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#773" title="{ .name = (&quot;vga.hw_cursor_x&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint32_t), .info = &amp;(vmstate_info_uint32), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.hw_cursor_x) + ((uint32_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.hw_cursor_x)*)0)), }" data-ref="_M/VMSTATE_UINT32">VMSTATE_UINT32</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_x" title='VGACommonState::hw_cursor_x' data-ref="VGACommonState::hw_cursor_x">hw_cursor_x</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2865">2865</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#773" title="{ .name = (&quot;vga.hw_cursor_y&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint32_t), .info = &amp;(vmstate_info_uint32), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(CirrusVGAState, vga.hw_cursor_y) + ((uint32_t*)0 - (typeof(((CirrusVGAState *)0)-&gt;vga.hw_cursor_y)*)0)), }" data-ref="_M/VMSTATE_UINT32">VMSTATE_UINT32</a>(<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_cursor_y" title='VGACommonState::hw_cursor_y' data-ref="VGACommonState::hw_cursor_y">hw_cursor_y</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2866">2866</th><td>        <i>/* XXX: we do not save the bitblt state - we assume we do not save</i></td></tr>
<tr><th id="2867">2867</th><td><i>           the state when the blitter is active */</i></td></tr>
<tr><th id="2868">2868</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#992" title="{}" data-ref="_M/VMSTATE_END_OF_LIST">VMSTATE_END_OF_LIST</a>()</td></tr>
<tr><th id="2869">2869</th><td>    }</td></tr>
<tr><th id="2870">2870</th><td>};</td></tr>
<tr><th id="2871">2871</th><td></td></tr>
<tr><th id="2872">2872</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/migration/vmstate.h.html#VMStateDescription" title='VMStateDescription' data-type='struct VMStateDescription' data-ref="VMStateDescription">VMStateDescription</a> <dfn class="tu decl def" id="vmstate_pci_cirrus_vga" title='vmstate_pci_cirrus_vga' data-type='const VMStateDescription' data-ref="vmstate_pci_cirrus_vga">vmstate_pci_cirrus_vga</dfn> = {</td></tr>
<tr><th id="2873">2873</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::name" title='VMStateDescription::name' data-ref="VMStateDescription::name">name</a> = <q>"cirrus_vga"</q>,</td></tr>
<tr><th id="2874">2874</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::version_id" title='VMStateDescription::version_id' data-ref="VMStateDescription::version_id">version_id</a> = <var>2</var>,</td></tr>
<tr><th id="2875">2875</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::minimum_version_id" title='VMStateDescription::minimum_version_id' data-ref="VMStateDescription::minimum_version_id">minimum_version_id</a> = <var>2</var>,</td></tr>
<tr><th id="2876">2876</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::fields" title='VMStateDescription::fields' data-ref="VMStateDescription::fields">fields</a> = (<a class="typedef" href="../../include/migration/vmstate.h.html#VMStateField" title='VMStateField' data-type='struct VMStateField' data-ref="VMStateField">VMStateField</a>[]) {</td></tr>
<tr><th id="2877">2877</th><td>        <a class="macro" href="../../include/hw/pci/pci.h.html#808" title="{ .name = (&quot;dev&quot;), .size = sizeof(PCIDevice), .vmsd = &amp;vmstate_pci_device, .flags = VMS_STRUCT, .offset = (__builtin_offsetof(PCICirrusVGAState, dev) + ((PCIDevice*)0 - (typeof(((PCICirrusVGAState *)0)-&gt;dev)*)0)), }" data-ref="_M/VMSTATE_PCI_DEVICE">VMSTATE_PCI_DEVICE</a>(<a class="tu ref" href="#PCICirrusVGAState::dev" title='PCICirrusVGAState::dev' data-use='r' data-ref="PCICirrusVGAState::dev">dev</a>, <a class="typedef" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-type='struct PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a>),</td></tr>
<tr><th id="2878">2878</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#714" title="{ .name = (&quot;cirrus_vga&quot;), .version_id = (0), .field_exists = (((void*)0)), .vmsd = &amp;(vmstate_cirrus_vga), .size = sizeof(CirrusVGAState), .flags = VMS_STRUCT, .offset = (__builtin_offsetof(PCICirrusVGAState, cirrus_vga) + ((CirrusVGAState*)0 - (typeof(((PCICirrusVGAState *)0)-&gt;cirrus_vga)*)0)), }" data-ref="_M/VMSTATE_STRUCT">VMSTATE_STRUCT</a>(<a class="tu ref" href="#PCICirrusVGAState::cirrus_vga" title='PCICirrusVGAState::cirrus_vga' data-use='r' data-ref="PCICirrusVGAState::cirrus_vga">cirrus_vga</a>, <a class="typedef" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-type='struct PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a>, <var>0</var>,</td></tr>
<tr><th id="2879">2879</th><td>                       <a class="tu ref" href="#vmstate_cirrus_vga" title='vmstate_cirrus_vga' data-use='a' data-ref="vmstate_cirrus_vga">vmstate_cirrus_vga</a>, <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a>),</td></tr>
<tr><th id="2880">2880</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#992" title="{}" data-ref="_M/VMSTATE_END_OF_LIST">VMSTATE_END_OF_LIST</a>()</td></tr>
<tr><th id="2881">2881</th><td>    }</td></tr>
<tr><th id="2882">2882</th><td>};</td></tr>
<tr><th id="2883">2883</th><td></td></tr>
<tr><th id="2884">2884</th><td><i  data-doc="cirrus_reset">/***************************************</i></td></tr>
<tr><th id="2885">2885</th><td><i  data-doc="cirrus_reset"> *</i></td></tr>
<tr><th id="2886">2886</th><td><i  data-doc="cirrus_reset"> *  initialize</i></td></tr>
<tr><th id="2887">2887</th><td><i  data-doc="cirrus_reset"> *</i></td></tr>
<tr><th id="2888">2888</th><td><i  data-doc="cirrus_reset"> ***************************************/</i></td></tr>
<tr><th id="2889">2889</th><td></td></tr>
<tr><th id="2890">2890</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_reset" title='cirrus_reset' data-type='void cirrus_reset(void * opaque)' data-ref="cirrus_reset">cirrus_reset</dfn>(<em>void</em> *<dfn class="local col7 decl" id="7737opaque" title='opaque' data-type='void *' data-ref="7737opaque">opaque</dfn>)</td></tr>
<tr><th id="2891">2891</th><td>{</td></tr>
<tr><th id="2892">2892</th><td>    <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col8 decl" id="7738s" title='s' data-type='CirrusVGAState *' data-ref="7738s">s</dfn> = <a class="local col7 ref" href="#7737opaque" title='opaque' data-ref="7737opaque">opaque</a>;</td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td>    <a class="ref" href="vga_int.h.html#vga_common_reset" title='vga_common_reset' data-ref="vga_common_reset">vga_common_reset</a>(&amp;<a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="2895">2895</th><td>    <a class="tu ref" href="#unmap_linear_vram" title='unmap_linear_vram' data-use='c' data-ref="unmap_linear_vram">unmap_linear_vram</a>(<a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>);</td></tr>
<tr><th id="2896">2896</th><td>    <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x06</var>] = <var>0x0f</var>;</td></tr>
<tr><th id="2897">2897</th><td>    <b>if</b> (<a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::device_id" title='CirrusVGAState::device_id' data-use='r' data-ref="CirrusVGAState::device_id">device_id</a> == <a class="macro" href="#63" title="(0x2E&lt;&lt;2)" data-ref="_M/CIRRUS_ID_CLGD5446">CIRRUS_ID_CLGD5446</a>) {</td></tr>
<tr><th id="2898">2898</th><td>        <i>/* 4MB 64 bit memory config, always PCI */</i></td></tr>
<tr><th id="2899">2899</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x1F</var>] = <var>0x2d</var>;		<i>// MemClock</i></td></tr>
<tr><th id="2900">2900</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::gr" title='VGACommonState::gr' data-ref="VGACommonState::gr">gr</a>[<var>0x18</var>] = <var>0x0f</var>;             <i>// fastest memory configuration</i></td></tr>
<tr><th id="2901">2901</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x0f</var>] = <var>0x98</var>;</td></tr>
<tr><th id="2902">2902</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x17</var>] = <var>0x20</var>;</td></tr>
<tr><th id="2903">2903</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x15</var>] = <var>0x04</var>; <i>/* memory size, 3=2MB, 4=4MB */</i></td></tr>
<tr><th id="2904">2904</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2905">2905</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x1F</var>] = <var>0x22</var>;		<i>// MemClock</i></td></tr>
<tr><th id="2906">2906</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x0F</var>] = <a class="macro" href="#79" title="0x18" data-ref="_M/CIRRUS_MEMSIZE_2M">CIRRUS_MEMSIZE_2M</a>;</td></tr>
<tr><th id="2907">2907</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x17</var>] = <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::bustype" title='CirrusVGAState::bustype' data-use='r' data-ref="CirrusVGAState::bustype">bustype</a>;</td></tr>
<tr><th id="2908">2908</th><td>        <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::sr" title='VGACommonState::sr' data-ref="VGACommonState::sr">sr</a>[<var>0x15</var>] = <var>0x03</var>; <i>/* memory size, 3=2MB, 4=4MB */</i></td></tr>
<tr><th id="2909">2909</th><td>    }</td></tr>
<tr><th id="2910">2910</th><td>    <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cr" title='VGACommonState::cr' data-ref="VGACommonState::cr">cr</a>[<var>0x27</var>] = <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::device_id" title='CirrusVGAState::device_id' data-use='r' data-ref="CirrusVGAState::device_id">device_id</a>;</td></tr>
<tr><th id="2911">2911</th><td></td></tr>
<tr><th id="2912">2912</th><td>    <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_lockindex" title='CirrusVGAState::cirrus_hidden_dac_lockindex' data-use='w' data-ref="CirrusVGAState::cirrus_hidden_dac_lockindex">cirrus_hidden_dac_lockindex</a> = <var>5</var>;</td></tr>
<tr><th id="2913">2913</th><td>    <a class="local col8 ref" href="#7738s" title='s' data-ref="7738s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_hidden_dac_data" title='CirrusVGAState::cirrus_hidden_dac_data' data-use='w' data-ref="CirrusVGAState::cirrus_hidden_dac_data">cirrus_hidden_dac_data</a> = <var>0</var>;</td></tr>
<tr><th id="2914">2914</th><td>}</td></tr>
<tr><th id="2915">2915</th><td></td></tr>
<tr><th id="2916">2916</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/exec/memory.h.html#MemoryRegionOps" title='MemoryRegionOps' data-type='struct MemoryRegionOps' data-ref="MemoryRegionOps">MemoryRegionOps</a> <dfn class="tu decl def" id="cirrus_linear_io_ops" title='cirrus_linear_io_ops' data-type='const MemoryRegionOps' data-ref="cirrus_linear_io_ops">cirrus_linear_io_ops</dfn> = {</td></tr>
<tr><th id="2917">2917</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::read" title='MemoryRegionOps::read' data-ref="MemoryRegionOps::read">read</a> = <a class="tu ref" href="#cirrus_linear_read" title='cirrus_linear_read' data-ref="cirrus_linear_read">cirrus_linear_read</a>,</td></tr>
<tr><th id="2918">2918</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::write" title='MemoryRegionOps::write' data-ref="MemoryRegionOps::write">write</a> = <a class="tu ref" href="#cirrus_linear_write" title='cirrus_linear_write' data-ref="cirrus_linear_write">cirrus_linear_write</a>,</td></tr>
<tr><th id="2919">2919</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::endianness" title='MemoryRegionOps::endianness' data-ref="MemoryRegionOps::endianness">endianness</a> = <a class="enum" href="../../include/exec/cpu-common.h.html#device_endian::DEVICE_LITTLE_ENDIAN" title='device_endian::DEVICE_LITTLE_ENDIAN' data-ref="device_endian::DEVICE_LITTLE_ENDIAN">DEVICE_LITTLE_ENDIAN</a>,</td></tr>
<tr><th id="2920">2920</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::impl" title='MemoryRegionOps::impl' data-ref="MemoryRegionOps::impl">impl</a> = {</td></tr>
<tr><th id="2921">2921</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2922">2922</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2923">2923</th><td>    },</td></tr>
<tr><th id="2924">2924</th><td>};</td></tr>
<tr><th id="2925">2925</th><td></td></tr>
<tr><th id="2926">2926</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/exec/memory.h.html#MemoryRegionOps" title='MemoryRegionOps' data-type='struct MemoryRegionOps' data-ref="MemoryRegionOps">MemoryRegionOps</a> <dfn class="tu decl def" id="cirrus_vga_io_ops" title='cirrus_vga_io_ops' data-type='const MemoryRegionOps' data-ref="cirrus_vga_io_ops">cirrus_vga_io_ops</dfn> = {</td></tr>
<tr><th id="2927">2927</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::read" title='MemoryRegionOps::read' data-ref="MemoryRegionOps::read">read</a> = <a class="tu ref" href="#cirrus_vga_ioport_read" title='cirrus_vga_ioport_read' data-ref="cirrus_vga_ioport_read">cirrus_vga_ioport_read</a>,</td></tr>
<tr><th id="2928">2928</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::write" title='MemoryRegionOps::write' data-ref="MemoryRegionOps::write">write</a> = <a class="tu ref" href="#cirrus_vga_ioport_write" title='cirrus_vga_ioport_write' data-ref="cirrus_vga_ioport_write">cirrus_vga_ioport_write</a>,</td></tr>
<tr><th id="2929">2929</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::endianness" title='MemoryRegionOps::endianness' data-ref="MemoryRegionOps::endianness">endianness</a> = <a class="enum" href="../../include/exec/cpu-common.h.html#device_endian::DEVICE_LITTLE_ENDIAN" title='device_endian::DEVICE_LITTLE_ENDIAN' data-ref="device_endian::DEVICE_LITTLE_ENDIAN">DEVICE_LITTLE_ENDIAN</a>,</td></tr>
<tr><th id="2930">2930</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::impl" title='MemoryRegionOps::impl' data-ref="MemoryRegionOps::impl">impl</a> = {</td></tr>
<tr><th id="2931">2931</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2932">2932</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>1</var>,</td></tr>
<tr><th id="2933">2933</th><td>    },</td></tr>
<tr><th id="2934">2934</th><td>};</td></tr>
<tr><th id="2935">2935</th><td></td></tr>
<tr><th id="2936">2936</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_init_common" title='cirrus_init_common' data-type='void cirrus_init_common(CirrusVGAState * s, Object * owner, int device_id, int is_pci, MemoryRegion * system_memory, MemoryRegion * system_io)' data-ref="cirrus_init_common">cirrus_init_common</dfn>(<a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col9 decl" id="7739s" title='s' data-type='CirrusVGAState *' data-ref="7739s">s</dfn>, <a class="typedef" href="../../include/qom/object.h.html#Object" title='Object' data-type='struct Object' data-ref="Object">Object</a> *<dfn class="local col0 decl" id="7740owner" title='owner' data-type='Object *' data-ref="7740owner">owner</dfn>,</td></tr>
<tr><th id="2937">2937</th><td>                               <em>int</em> <dfn class="local col1 decl" id="7741device_id" title='device_id' data-type='int' data-ref="7741device_id">device_id</dfn>, <em>int</em> <dfn class="local col2 decl" id="7742is_pci" title='is_pci' data-type='int' data-ref="7742is_pci">is_pci</dfn>,</td></tr>
<tr><th id="2938">2938</th><td>                               <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> *<dfn class="local col3 decl" id="7743system_memory" title='system_memory' data-type='MemoryRegion *' data-ref="7743system_memory">system_memory</dfn>,</td></tr>
<tr><th id="2939">2939</th><td>                               <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> *<dfn class="local col4 decl" id="7744system_io" title='system_io' data-type='MemoryRegion *' data-ref="7744system_io">system_io</dfn>)</td></tr>
<tr><th id="2940">2940</th><td>{</td></tr>
<tr><th id="2941">2941</th><td>    <em>int</em> <dfn class="local col5 decl" id="7745i" title='i' data-type='int' data-ref="7745i">i</dfn>;</td></tr>
<tr><th id="2942">2942</th><td>    <em>static</em> <em>int</em> <dfn class="local col6 decl" id="7746inited" title='inited' data-type='int' data-ref="7746inited">inited</dfn>;</td></tr>
<tr><th id="2943">2943</th><td></td></tr>
<tr><th id="2944">2944</th><td>    <b>if</b> (!<a class="local col6 ref" href="#7746inited" title='inited' data-ref="7746inited">inited</a>) {</td></tr>
<tr><th id="2945">2945</th><td>        <a class="local col6 ref" href="#7746inited" title='inited' data-ref="7746inited">inited</a> = <var>1</var>;</td></tr>
<tr><th id="2946">2946</th><td>        <b>for</b>(<a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a> = <var>0</var>;<a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a> &lt; <var>256</var>; <a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a>++)</td></tr>
<tr><th id="2947">2947</th><td>            <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a>] = <a class="macro" href="#138" title="2" data-ref="_M/CIRRUS_ROP_NOP_INDEX">CIRRUS_ROP_NOP_INDEX</a>; <i>/* nop rop */</i></td></tr>
<tr><th id="2948">2948</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#121" title="0x00" data-ref="_M/CIRRUS_ROP_0">CIRRUS_ROP_0</a>] = <var>0</var>;</td></tr>
<tr><th id="2949">2949</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#122" title="0x05" data-ref="_M/CIRRUS_ROP_SRC_AND_DST">CIRRUS_ROP_SRC_AND_DST</a>] = <var>1</var>;</td></tr>
<tr><th id="2950">2950</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#123" title="0x06" data-ref="_M/CIRRUS_ROP_NOP">CIRRUS_ROP_NOP</a>] = <var>2</var>;</td></tr>
<tr><th id="2951">2951</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#124" title="0x09" data-ref="_M/CIRRUS_ROP_SRC_AND_NOTDST">CIRRUS_ROP_SRC_AND_NOTDST</a>] = <var>3</var>;</td></tr>
<tr><th id="2952">2952</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#125" title="0x0b" data-ref="_M/CIRRUS_ROP_NOTDST">CIRRUS_ROP_NOTDST</a>] = <var>4</var>;</td></tr>
<tr><th id="2953">2953</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#126" title="0x0d" data-ref="_M/CIRRUS_ROP_SRC">CIRRUS_ROP_SRC</a>] = <var>5</var>;</td></tr>
<tr><th id="2954">2954</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#127" title="0x0e" data-ref="_M/CIRRUS_ROP_1">CIRRUS_ROP_1</a>] = <var>6</var>;</td></tr>
<tr><th id="2955">2955</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#128" title="0x50" data-ref="_M/CIRRUS_ROP_NOTSRC_AND_DST">CIRRUS_ROP_NOTSRC_AND_DST</a>] = <var>7</var>;</td></tr>
<tr><th id="2956">2956</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#129" title="0x59" data-ref="_M/CIRRUS_ROP_SRC_XOR_DST">CIRRUS_ROP_SRC_XOR_DST</a>] = <var>8</var>;</td></tr>
<tr><th id="2957">2957</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#130" title="0x6d" data-ref="_M/CIRRUS_ROP_SRC_OR_DST">CIRRUS_ROP_SRC_OR_DST</a>] = <var>9</var>;</td></tr>
<tr><th id="2958">2958</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#131" title="0x90" data-ref="_M/CIRRUS_ROP_NOTSRC_OR_NOTDST">CIRRUS_ROP_NOTSRC_OR_NOTDST</a>] = <var>10</var>;</td></tr>
<tr><th id="2959">2959</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#132" title="0x95" data-ref="_M/CIRRUS_ROP_SRC_NOTXOR_DST">CIRRUS_ROP_SRC_NOTXOR_DST</a>] = <var>11</var>;</td></tr>
<tr><th id="2960">2960</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#133" title="0xad" data-ref="_M/CIRRUS_ROP_SRC_OR_NOTDST">CIRRUS_ROP_SRC_OR_NOTDST</a>] = <var>12</var>;</td></tr>
<tr><th id="2961">2961</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#134" title="0xd0" data-ref="_M/CIRRUS_ROP_NOTSRC">CIRRUS_ROP_NOTSRC</a>] = <var>13</var>;</td></tr>
<tr><th id="2962">2962</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#135" title="0xd6" data-ref="_M/CIRRUS_ROP_NOTSRC_OR_DST">CIRRUS_ROP_NOTSRC_OR_DST</a>] = <var>14</var>;</td></tr>
<tr><th id="2963">2963</th><td>        <a class="tu ref" href="#rop_to_index" title='rop_to_index' data-use='w' data-ref="rop_to_index">rop_to_index</a>[<a class="macro" href="#136" title="0xda" data-ref="_M/CIRRUS_ROP_NOTSRC_AND_NOTDST">CIRRUS_ROP_NOTSRC_AND_NOTDST</a>] = <var>15</var>;</td></tr>
<tr><th id="2964">2964</th><td>        <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::device_id" title='CirrusVGAState::device_id' data-use='w' data-ref="CirrusVGAState::device_id">device_id</a> = <a class="local col1 ref" href="#7741device_id" title='device_id' data-ref="7741device_id">device_id</a>;</td></tr>
<tr><th id="2965">2965</th><td>        <b>if</b> (<a class="local col2 ref" href="#7742is_pci" title='is_pci' data-ref="7742is_pci">is_pci</a>)</td></tr>
<tr><th id="2966">2966</th><td>            <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::bustype" title='CirrusVGAState::bustype' data-use='w' data-ref="CirrusVGAState::bustype">bustype</a> = <a class="macro" href="#89" title="0x20" data-ref="_M/CIRRUS_BUSTYPE_PCI">CIRRUS_BUSTYPE_PCI</a>;</td></tr>
<tr><th id="2967">2967</th><td>        <b>else</b></td></tr>
<tr><th id="2968">2968</th><td>            <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::bustype" title='CirrusVGAState::bustype' data-use='w' data-ref="CirrusVGAState::bustype">bustype</a> = <a class="macro" href="#91" title="0x38" data-ref="_M/CIRRUS_BUSTYPE_ISA">CIRRUS_BUSTYPE_ISA</a>;</td></tr>
<tr><th id="2969">2969</th><td>    }</td></tr>
<tr><th id="2970">2970</th><td></td></tr>
<tr><th id="2971">2971</th><td>    <i>/* Register ioport 0x3b0 - 0x3df */</i></td></tr>
<tr><th id="2972">2972</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_io" title='memory_region_init_io' data-ref="memory_region_init_io">memory_region_init_io</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_vga_io" title='CirrusVGAState::cirrus_vga_io' data-use='a' data-ref="CirrusVGAState::cirrus_vga_io">cirrus_vga_io</a>, <a class="local col0 ref" href="#7740owner" title='owner' data-ref="7740owner">owner</a>, &amp;<a class="tu ref" href="#cirrus_vga_io_ops" title='cirrus_vga_io_ops' data-use='a' data-ref="cirrus_vga_io_ops">cirrus_vga_io_ops</a>, <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>,</td></tr>
<tr><th id="2973">2973</th><td>                          <q>"cirrus-io"</q>, <var>0x30</var>);</td></tr>
<tr><th id="2974">2974</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_flush_coalesced" title='memory_region_set_flush_coalesced' data-ref="memory_region_set_flush_coalesced">memory_region_set_flush_coalesced</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_vga_io" title='CirrusVGAState::cirrus_vga_io' data-use='a' data-ref="CirrusVGAState::cirrus_vga_io">cirrus_vga_io</a>);</td></tr>
<tr><th id="2975">2975</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion" title='memory_region_add_subregion' data-ref="memory_region_add_subregion">memory_region_add_subregion</a>(<a class="local col4 ref" href="#7744system_io" title='system_io' data-ref="7744system_io">system_io</a>, <var>0x3b0</var>, &amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_vga_io" title='CirrusVGAState::cirrus_vga_io' data-use='a' data-ref="CirrusVGAState::cirrus_vga_io">cirrus_vga_io</a>);</td></tr>
<tr><th id="2976">2976</th><td></td></tr>
<tr><th id="2977">2977</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init" title='memory_region_init' data-ref="memory_region_init">memory_region_init</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::low_mem_container" title='CirrusVGAState::low_mem_container' data-use='a' data-ref="CirrusVGAState::low_mem_container">low_mem_container</a>, <a class="local col0 ref" href="#7740owner" title='owner' data-ref="7740owner">owner</a>,</td></tr>
<tr><th id="2978">2978</th><td>                       <q>"cirrus-lowmem-container"</q>,</td></tr>
<tr><th id="2979">2979</th><td>                       <var>0x20000</var>);</td></tr>
<tr><th id="2980">2980</th><td></td></tr>
<tr><th id="2981">2981</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_io" title='memory_region_init_io' data-ref="memory_region_init_io">memory_region_init_io</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::low_mem" title='CirrusVGAState::low_mem' data-use='a' data-ref="CirrusVGAState::low_mem">low_mem</a>, <a class="local col0 ref" href="#7740owner" title='owner' data-ref="7740owner">owner</a>, &amp;<a class="tu ref" href="#cirrus_vga_mem_ops" title='cirrus_vga_mem_ops' data-use='a' data-ref="cirrus_vga_mem_ops">cirrus_vga_mem_ops</a>, <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>,</td></tr>
<tr><th id="2982">2982</th><td>                          <q>"cirrus-low-memory"</q>, <var>0x20000</var>);</td></tr>
<tr><th id="2983">2983</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion" title='memory_region_add_subregion' data-ref="memory_region_add_subregion">memory_region_add_subregion</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::low_mem_container" title='CirrusVGAState::low_mem_container' data-use='a' data-ref="CirrusVGAState::low_mem_container">low_mem_container</a>, <var>0</var>, &amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::low_mem" title='CirrusVGAState::low_mem' data-use='a' data-ref="CirrusVGAState::low_mem">low_mem</a>);</td></tr>
<tr><th id="2984">2984</th><td>    <b>for</b> (<a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a> = <var>0</var>; <a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a> &lt; <var>2</var>; ++<a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a>) {</td></tr>
<tr><th id="2985">2985</th><td>        <em>static</em> <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="7747names" title='names' data-type='const char *[2]' data-ref="7747names">names</dfn>[] = { <q>"vga.bank0"</q>, <q>"vga.bank1"</q> };</td></tr>
<tr><th id="2986">2986</th><td>        <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> *<dfn class="local col8 decl" id="7748bank" title='bank' data-type='MemoryRegion *' data-ref="7748bank">bank</dfn> = &amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_bank" title='CirrusVGAState::cirrus_bank' data-use='a' data-ref="CirrusVGAState::cirrus_bank">cirrus_bank</a>[<a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a>];</td></tr>
<tr><th id="2987">2987</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_alias" title='memory_region_init_alias' data-ref="memory_region_init_alias">memory_region_init_alias</a>(<a class="local col8 ref" href="#7748bank" title='bank' data-ref="7748bank">bank</a>, <a class="local col0 ref" href="#7740owner" title='owner' data-ref="7740owner">owner</a>, <a class="local col7 ref" href="#7747names" title='names' data-ref="7747names">names</a>[<a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a>], &amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram" title='VGACommonState::vram' data-ref="VGACommonState::vram">vram</a>,</td></tr>
<tr><th id="2988">2988</th><td>                                 <var>0</var>, <var>0x8000</var>);</td></tr>
<tr><th id="2989">2989</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(<a class="local col8 ref" href="#7748bank" title='bank' data-ref="7748bank">bank</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="2990">2990</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion_overlap" title='memory_region_add_subregion_overlap' data-ref="memory_region_add_subregion_overlap">memory_region_add_subregion_overlap</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::low_mem_container" title='CirrusVGAState::low_mem_container' data-use='a' data-ref="CirrusVGAState::low_mem_container">low_mem_container</a>, <a class="local col5 ref" href="#7745i" title='i' data-ref="7745i">i</a> * <var>0x8000</var>,</td></tr>
<tr><th id="2991">2991</th><td>                                            <a class="local col8 ref" href="#7748bank" title='bank' data-ref="7748bank">bank</a>, <var>1</var>);</td></tr>
<tr><th id="2992">2992</th><td>    }</td></tr>
<tr><th id="2993">2993</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion_overlap" title='memory_region_add_subregion_overlap' data-ref="memory_region_add_subregion_overlap">memory_region_add_subregion_overlap</a>(<a class="local col3 ref" href="#7743system_memory" title='system_memory' data-ref="7743system_memory">system_memory</a>,</td></tr>
<tr><th id="2994">2994</th><td>                                        <var>0x000a0000</var>,</td></tr>
<tr><th id="2995">2995</th><td>                                        &amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::low_mem_container" title='CirrusVGAState::low_mem_container' data-use='a' data-ref="CirrusVGAState::low_mem_container">low_mem_container</a>,</td></tr>
<tr><th id="2996">2996</th><td>                                        <var>1</var>);</td></tr>
<tr><th id="2997">2997</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_coalescing" title='memory_region_set_coalescing' data-ref="memory_region_set_coalescing">memory_region_set_coalescing</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::low_mem" title='CirrusVGAState::low_mem' data-use='a' data-ref="CirrusVGAState::low_mem">low_mem</a>);</td></tr>
<tr><th id="2998">2998</th><td></td></tr>
<tr><th id="2999">2999</th><td>    <i>/* I/O handler for LFB */</i></td></tr>
<tr><th id="3000">3000</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_io" title='memory_region_init_io' data-ref="memory_region_init_io">memory_region_init_io</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_linear_io" title='CirrusVGAState::cirrus_linear_io' data-use='a' data-ref="CirrusVGAState::cirrus_linear_io">cirrus_linear_io</a>, <a class="local col0 ref" href="#7740owner" title='owner' data-ref="7740owner">owner</a>, &amp;<a class="tu ref" href="#cirrus_linear_io_ops" title='cirrus_linear_io_ops' data-use='a' data-ref="cirrus_linear_io_ops">cirrus_linear_io_ops</a>, <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>,</td></tr>
<tr><th id="3001">3001</th><td>                          <q>"cirrus-linear-io"</q>, <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a></td></tr>
<tr><th id="3002">3002</th><td>                                              * <var>1024</var> * <var>1024</var>);</td></tr>
<tr><th id="3003">3003</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_flush_coalesced" title='memory_region_set_flush_coalesced' data-ref="memory_region_set_flush_coalesced">memory_region_set_flush_coalesced</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_linear_io" title='CirrusVGAState::cirrus_linear_io' data-use='a' data-ref="CirrusVGAState::cirrus_linear_io">cirrus_linear_io</a>);</td></tr>
<tr><th id="3004">3004</th><td></td></tr>
<tr><th id="3005">3005</th><td>    <i>/* I/O handler for LFB */</i></td></tr>
<tr><th id="3006">3006</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_io" title='memory_region_init_io' data-ref="memory_region_init_io">memory_region_init_io</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_linear_bitblt_io" title='CirrusVGAState::cirrus_linear_bitblt_io' data-use='a' data-ref="CirrusVGAState::cirrus_linear_bitblt_io">cirrus_linear_bitblt_io</a>, <a class="local col0 ref" href="#7740owner" title='owner' data-ref="7740owner">owner</a>,</td></tr>
<tr><th id="3007">3007</th><td>                          &amp;<a class="tu ref" href="#cirrus_linear_bitblt_io_ops" title='cirrus_linear_bitblt_io_ops' data-use='a' data-ref="cirrus_linear_bitblt_io_ops">cirrus_linear_bitblt_io_ops</a>,</td></tr>
<tr><th id="3008">3008</th><td>                          <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>,</td></tr>
<tr><th id="3009">3009</th><td>                          <q>"cirrus-bitblt-mmio"</q>,</td></tr>
<tr><th id="3010">3010</th><td>                          <var>0x400000</var>);</td></tr>
<tr><th id="3011">3011</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_flush_coalesced" title='memory_region_set_flush_coalesced' data-ref="memory_region_set_flush_coalesced">memory_region_set_flush_coalesced</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_linear_bitblt_io" title='CirrusVGAState::cirrus_linear_bitblt_io' data-use='a' data-ref="CirrusVGAState::cirrus_linear_bitblt_io">cirrus_linear_bitblt_io</a>);</td></tr>
<tr><th id="3012">3012</th><td></td></tr>
<tr><th id="3013">3013</th><td>    <i>/* I/O handler for memory-mapped I/O */</i></td></tr>
<tr><th id="3014">3014</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_io" title='memory_region_init_io' data-ref="memory_region_init_io">memory_region_init_io</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_mmio_io" title='CirrusVGAState::cirrus_mmio_io' data-use='a' data-ref="CirrusVGAState::cirrus_mmio_io">cirrus_mmio_io</a>, <a class="local col0 ref" href="#7740owner" title='owner' data-ref="7740owner">owner</a>, &amp;<a class="tu ref" href="#cirrus_mmio_io_ops" title='cirrus_mmio_io_ops' data-use='a' data-ref="cirrus_mmio_io_ops">cirrus_mmio_io_ops</a>, <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>,</td></tr>
<tr><th id="3015">3015</th><td>                          <q>"cirrus-mmio"</q>, <a class="macro" href="#177" title="0x1000" data-ref="_M/CIRRUS_PNPMMIO_SIZE">CIRRUS_PNPMMIO_SIZE</a>);</td></tr>
<tr><th id="3016">3016</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_flush_coalesced" title='memory_region_set_flush_coalesced' data-ref="memory_region_set_flush_coalesced">memory_region_set_flush_coalesced</a>(&amp;<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_mmio_io" title='CirrusVGAState::cirrus_mmio_io' data-use='a' data-ref="CirrusVGAState::cirrus_mmio_io">cirrus_mmio_io</a>);</td></tr>
<tr><th id="3017">3017</th><td></td></tr>
<tr><th id="3018">3018</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-use='w' data-ref="CirrusVGAState::real_vram_size">real_vram_size</a> =</td></tr>
<tr><th id="3019">3019</th><td>        (<a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::device_id" title='CirrusVGAState::device_id' data-use='r' data-ref="CirrusVGAState::device_id">device_id</a> == <a class="macro" href="#63" title="(0x2E&lt;&lt;2)" data-ref="_M/CIRRUS_ID_CLGD5446">CIRRUS_ID_CLGD5446</a>) ? <var>4096</var> * <var>1024</var> : <var>2048</var> * <var>1024</var>;</td></tr>
<tr><th id="3020">3020</th><td></td></tr>
<tr><th id="3021">3021</th><td>    <i>/* XXX: s-&gt;vga.vram_size must be a power of two */</i></td></tr>
<tr><th id="3022">3022</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_addr_mask" title='CirrusVGAState::cirrus_addr_mask' data-use='w' data-ref="CirrusVGAState::cirrus_addr_mask">cirrus_addr_mask</a> = <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-use='r' data-ref="CirrusVGAState::real_vram_size">real_vram_size</a> - <var>1</var>;</td></tr>
<tr><th id="3023">3023</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::linear_mmio_mask" title='CirrusVGAState::linear_mmio_mask' data-use='w' data-ref="CirrusVGAState::linear_mmio_mask">linear_mmio_mask</a> = <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::real_vram_size" title='CirrusVGAState::real_vram_size' data-use='r' data-ref="CirrusVGAState::real_vram_size">real_vram_size</a> - <var>256</var>;</td></tr>
<tr><th id="3024">3024</th><td></td></tr>
<tr><th id="3025">3025</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::get_bpp" title='VGACommonState::get_bpp' data-ref="VGACommonState::get_bpp">get_bpp</a> = <a class="tu ref" href="#cirrus_get_bpp" title='cirrus_get_bpp' data-use='r' data-ref="cirrus_get_bpp">cirrus_get_bpp</a>;</td></tr>
<tr><th id="3026">3026</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::get_offsets" title='VGACommonState::get_offsets' data-ref="VGACommonState::get_offsets">get_offsets</a> = <a class="tu ref" href="#cirrus_get_offsets" title='cirrus_get_offsets' data-use='r' data-ref="cirrus_get_offsets">cirrus_get_offsets</a>;</td></tr>
<tr><th id="3027">3027</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::get_resolution" title='VGACommonState::get_resolution' data-ref="VGACommonState::get_resolution">get_resolution</a> = <a class="tu ref" href="#cirrus_get_resolution" title='cirrus_get_resolution' data-use='r' data-ref="cirrus_get_resolution">cirrus_get_resolution</a>;</td></tr>
<tr><th id="3028">3028</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cursor_invalidate" title='VGACommonState::cursor_invalidate' data-ref="VGACommonState::cursor_invalidate">cursor_invalidate</a> = <a class="tu ref" href="#cirrus_cursor_invalidate" title='cirrus_cursor_invalidate' data-use='r' data-ref="cirrus_cursor_invalidate">cirrus_cursor_invalidate</a>;</td></tr>
<tr><th id="3029">3029</th><td>    <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::cursor_draw_line" title='VGACommonState::cursor_draw_line' data-ref="VGACommonState::cursor_draw_line">cursor_draw_line</a> = <a class="tu ref" href="#cirrus_cursor_draw_line" title='cirrus_cursor_draw_line' data-use='r' data-ref="cirrus_cursor_draw_line">cirrus_cursor_draw_line</a>;</td></tr>
<tr><th id="3030">3030</th><td></td></tr>
<tr><th id="3031">3031</th><td>    <a class="ref" href="../../include/sysemu/reset.h.html#qemu_register_reset" title='qemu_register_reset' data-ref="qemu_register_reset">qemu_register_reset</a>(<a class="tu ref" href="#cirrus_reset" title='cirrus_reset' data-use='r' data-ref="cirrus_reset">cirrus_reset</a>, <a class="local col9 ref" href="#7739s" title='s' data-ref="7739s">s</a>);</td></tr>
<tr><th id="3032">3032</th><td>}</td></tr>
<tr><th id="3033">3033</th><td></td></tr>
<tr><th id="3034">3034</th><td><i  data-doc="isa_cirrus_vga_realizefn">/***************************************</i></td></tr>
<tr><th id="3035">3035</th><td><i  data-doc="isa_cirrus_vga_realizefn"> *</i></td></tr>
<tr><th id="3036">3036</th><td><i  data-doc="isa_cirrus_vga_realizefn"> *  ISA bus support</i></td></tr>
<tr><th id="3037">3037</th><td><i  data-doc="isa_cirrus_vga_realizefn"> *</i></td></tr>
<tr><th id="3038">3038</th><td><i  data-doc="isa_cirrus_vga_realizefn"> ***************************************/</i></td></tr>
<tr><th id="3039">3039</th><td></td></tr>
<tr><th id="3040">3040</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="isa_cirrus_vga_realizefn" title='isa_cirrus_vga_realizefn' data-type='void isa_cirrus_vga_realizefn(DeviceState * dev, Error ** errp)' data-ref="isa_cirrus_vga_realizefn">isa_cirrus_vga_realizefn</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col9 decl" id="7749dev" title='dev' data-type='DeviceState *' data-ref="7749dev">dev</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#Error" title='Error' data-type='struct Error' data-ref="Error">Error</a> **<dfn class="local col0 decl" id="7750errp" title='errp' data-type='Error **' data-ref="7750errp">errp</dfn>)</td></tr>
<tr><th id="3041">3041</th><td>{</td></tr>
<tr><th id="3042">3042</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#ISADevice" title='ISADevice' data-type='struct ISADevice' data-ref="ISADevice">ISADevice</a> *<dfn class="local col1 decl" id="7751isadev" title='isadev' data-type='ISADevice *' data-ref="7751isadev">isadev</dfn> = <a class="macro" href="../../include/hw/isa/isa.h.html#13" title="((ISADevice *)object_dynamic_cast_assert(((Object *)((dev))), (&quot;isa-device&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3042, __func__))" data-ref="_M/ISA_DEVICE">ISA_DEVICE</a>(<a class="local col9 ref" href="#7749dev" title='dev' data-ref="7749dev">dev</a>);</td></tr>
<tr><th id="3043">3043</th><td>    <a class="typedef" href="#ISACirrusVGAState" title='ISACirrusVGAState' data-type='struct ISACirrusVGAState' data-ref="ISACirrusVGAState">ISACirrusVGAState</a> *<dfn class="local col2 decl" id="7752d" title='d' data-type='ISACirrusVGAState *' data-ref="7752d">d</dfn> = <a class="macro" href="#248" title="((ISACirrusVGAState *)object_dynamic_cast_assert(((Object *)((dev))), (&quot;isa-cirrus-vga&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3043, __func__))" data-ref="_M/ISA_CIRRUS_VGA">ISA_CIRRUS_VGA</a>(<a class="local col9 ref" href="#7749dev" title='dev' data-ref="7749dev">dev</a>);</td></tr>
<tr><th id="3044">3044</th><td>    <a class="typedef" href="vga_int.h.html#VGACommonState" title='VGACommonState' data-type='struct VGACommonState' data-ref="VGACommonState">VGACommonState</a> *<dfn class="local col3 decl" id="7753s" title='s' data-type='VGACommonState *' data-ref="7753s">s</dfn> = &amp;<a class="local col2 ref" href="#7752d" title='d' data-ref="7752d">d</a>-&gt;<a class="tu ref" href="#ISACirrusVGAState::cirrus_vga" title='ISACirrusVGAState::cirrus_vga' data-use='m' data-ref="ISACirrusVGAState::cirrus_vga">cirrus_vga</a>.<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>;</td></tr>
<tr><th id="3045">3045</th><td></td></tr>
<tr><th id="3046">3046</th><td>    <i>/* follow real hardware, cirrus card emulated has 4 MB video memory.</i></td></tr>
<tr><th id="3047">3047</th><td><i>       Also accept 8 MB/16 MB for backward compatibility. */</i></td></tr>
<tr><th id="3048">3048</th><td>    <b>if</b> (<a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a> != <var>4</var> &amp;&amp; <a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a> != <var>8</var> &amp;&amp;</td></tr>
<tr><th id="3049">3049</th><td>        <a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a> != <var>16</var>) {</td></tr>
<tr><th id="3050">3050</th><td>        <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3051, __func__, (&quot;Invalid cirrus_vga ram size &apos;%u&apos;&quot;), s-&gt;vram_size_mb)" data-ref="_M/error_setg">error_setg</a>(<a class="local col0 ref" href="#7750errp" title='errp' data-ref="7750errp">errp</a>, <q>"Invalid cirrus_vga ram size '%u'"</q>,</td></tr>
<tr><th id="3051">3051</th><td>                   <a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a>);</td></tr>
<tr><th id="3052">3052</th><td>        <b>return</b>;</td></tr>
<tr><th id="3053">3053</th><td>    }</td></tr>
<tr><th id="3054">3054</th><td>    <a class="ref" href="vga_int.h.html#vga_common_init" title='vga_common_init' data-ref="vga_common_init">vga_common_init</a>(<a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(dev))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col9 ref" href="#7749dev" title='dev' data-ref="7749dev">dev</a>), <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="3055">3055</th><td>    <a class="tu ref" href="#cirrus_init_common" title='cirrus_init_common' data-use='c' data-ref="cirrus_init_common">cirrus_init_common</a>(&amp;<a class="local col2 ref" href="#7752d" title='d' data-ref="7752d">d</a>-&gt;<a class="tu ref" href="#ISACirrusVGAState::cirrus_vga" title='ISACirrusVGAState::cirrus_vga' data-use='a' data-ref="ISACirrusVGAState::cirrus_vga">cirrus_vga</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(dev))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col9 ref" href="#7749dev" title='dev' data-ref="7749dev">dev</a>), <a class="macro" href="#60" title="(0x28&lt;&lt;2)" data-ref="_M/CIRRUS_ID_CLGD5430">CIRRUS_ID_CLGD5430</a>, <var>0</var>,</td></tr>
<tr><th id="3056">3056</th><td>                       <a class="ref" href="../../include/hw/isa/isa.h.html#isa_address_space" title='isa_address_space' data-ref="isa_address_space">isa_address_space</a>(<a class="local col1 ref" href="#7751isadev" title='isadev' data-ref="7751isadev">isadev</a>),</td></tr>
<tr><th id="3057">3057</th><td>                       <a class="ref" href="../../include/hw/isa/isa.h.html#isa_address_space_io" title='isa_address_space_io' data-ref="isa_address_space_io">isa_address_space_io</a>(<a class="local col1 ref" href="#7751isadev" title='isadev' data-ref="7751isadev">isadev</a>));</td></tr>
<tr><th id="3058">3058</th><td>    <a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::con" title='VGACommonState::con' data-ref="VGACommonState::con">con</a> = <a class="ref" href="../../include/ui/console.h.html#graphic_console_init" title='graphic_console_init' data-ref="graphic_console_init">graphic_console_init</a>(<a class="local col9 ref" href="#7749dev" title='dev' data-ref="7749dev">dev</a>, <var>0</var>, <a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>-&gt;<a class="ref" href="vga_int.h.html#VGACommonState::hw_ops" title='VGACommonState::hw_ops' data-ref="VGACommonState::hw_ops">hw_ops</a>, <a class="local col3 ref" href="#7753s" title='s' data-ref="7753s">s</a>);</td></tr>
<tr><th id="3059">3059</th><td>    <a class="ref" href="../../include/hw/loader.h.html#rom_add_vga" title='rom_add_vga' data-ref="rom_add_vga">rom_add_vga</a>(<a class="macro" href="vga_int.h.html#219" title="&quot;vgabios-cirrus.bin&quot;" data-ref="_M/VGABIOS_CIRRUS_FILENAME">VGABIOS_CIRRUS_FILENAME</a>);</td></tr>
<tr><th id="3060">3060</th><td>    <i>/* XXX ISA-LFB support */</i></td></tr>
<tr><th id="3061">3061</th><td>    <i>/* FIXME not qdev yet */</i></td></tr>
<tr><th id="3062">3062</th><td>}</td></tr>
<tr><th id="3063">3063</th><td></td></tr>
<tr><th id="3064">3064</th><td><em>static</em> <a class="typedef" href="../../include/qemu/typedefs.h.html#Property" title='Property' data-type='struct Property' data-ref="Property">Property</a> <dfn class="tu decl def" id="isa_cirrus_vga_properties" title='isa_cirrus_vga_properties' data-type='Property [3]' data-ref="isa_cirrus_vga_properties">isa_cirrus_vga_properties</dfn>[] = {</td></tr>
<tr><th id="3065">3065</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#155" title="{ .name = (&quot;vgamem_mb&quot;), .info = &amp;(qdev_prop_uint32), .offset = __builtin_offsetof(struct ISACirrusVGAState, cirrus_vga.vga.vram_size_mb) + ((uint32_t*)0 - (typeof(((struct ISACirrusVGAState *)0)-&gt;cirrus_vga.vga.vram_size_mb)*)0), .set_default = 1, .defval.u = (uint32_t)4, }" data-ref="_M/DEFINE_PROP_UINT32">DEFINE_PROP_UINT32</a>(<q>"vgamem_mb"</q>, <b>struct</b> <a class="type" href="#ISACirrusVGAState" title='ISACirrusVGAState' data-ref="ISACirrusVGAState">ISACirrusVGAState</a>,</td></tr>
<tr><th id="3066">3066</th><td>                       <a class="tu ref" href="#ISACirrusVGAState::cirrus_vga" title='ISACirrusVGAState::cirrus_vga' data-use='m' data-ref="ISACirrusVGAState::cirrus_vga">cirrus_vga</a>.<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a>, <var>4</var>),</td></tr>
<tr><th id="3067">3067</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#95" title="{ .name = (&quot;blitter&quot;), .info = &amp;(qdev_prop_bool), .offset = __builtin_offsetof(struct ISACirrusVGAState, cirrus_vga.enable_blitter) + ((_Bool*)0 - (typeof(((struct ISACirrusVGAState *)0)-&gt;cirrus_vga.enable_blitter)*)0), .set_default = 1, .defval.u = (_Bool)1, }" data-ref="_M/DEFINE_PROP_BOOL">DEFINE_PROP_BOOL</a>(<q>"blitter"</q>, <b>struct</b> <a class="type" href="#ISACirrusVGAState" title='ISACirrusVGAState' data-ref="ISACirrusVGAState">ISACirrusVGAState</a>,</td></tr>
<tr><th id="3068">3068</th><td>                       <a class="tu ref" href="#ISACirrusVGAState::cirrus_vga" title='ISACirrusVGAState::cirrus_vga' data-use='m' data-ref="ISACirrusVGAState::cirrus_vga">cirrus_vga</a>.<a class="tu ref" href="#CirrusVGAState::enable_blitter" title='CirrusVGAState::enable_blitter' data-use='r' data-ref="CirrusVGAState::enable_blitter">enable_blitter</a>, <span class="macro" title="1" data-ref="_M/true">true</span>),</td></tr>
<tr><th id="3069">3069</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#216" title="{}" data-ref="_M/DEFINE_PROP_END_OF_LIST">DEFINE_PROP_END_OF_LIST</a>(),</td></tr>
<tr><th id="3070">3070</th><td>};</td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="isa_cirrus_vga_class_init" title='isa_cirrus_vga_class_init' data-type='void isa_cirrus_vga_class_init(ObjectClass * klass, void * data)' data-ref="isa_cirrus_vga_class_init">isa_cirrus_vga_class_init</dfn>(<a class="typedef" href="../../include/qom/object.h.html#ObjectClass" title='ObjectClass' data-type='struct ObjectClass' data-ref="ObjectClass">ObjectClass</a> *<dfn class="local col4 decl" id="7754klass" title='klass' data-type='ObjectClass *' data-ref="7754klass">klass</dfn>, <em>void</em> *<dfn class="local col5 decl" id="7755data" title='data' data-type='void *' data-ref="7755data">data</dfn>)</td></tr>
<tr><th id="3073">3073</th><td>{</td></tr>
<tr><th id="3074">3074</th><td>    <a class="typedef" href="../../include/hw/qdev-core.h.html#DeviceClass" title='DeviceClass' data-type='struct DeviceClass' data-ref="DeviceClass">DeviceClass</a> *<dfn class="local col6 decl" id="7756dc" title='dc' data-type='DeviceClass *' data-ref="7756dc">dc</dfn> = <a class="macro" href="../../include/hw/qdev-core.h.html#17" title="((DeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;device&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3074, __func__))" data-ref="_M/DEVICE_CLASS">DEVICE_CLASS</a>(<a class="local col4 ref" href="#7754klass" title='klass' data-ref="7754klass">klass</a>);</td></tr>
<tr><th id="3075">3075</th><td></td></tr>
<tr><th id="3076">3076</th><td>    <a class="local col6 ref" href="#7756dc" title='dc' data-ref="7756dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::vmsd" title='DeviceClass::vmsd' data-ref="DeviceClass::vmsd">vmsd</a>  = &amp;<a class="tu ref" href="#vmstate_cirrus_vga" title='vmstate_cirrus_vga' data-use='a' data-ref="vmstate_cirrus_vga">vmstate_cirrus_vga</a>;</td></tr>
<tr><th id="3077">3077</th><td>    <a class="local col6 ref" href="#7756dc" title='dc' data-ref="7756dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::realize" title='DeviceClass::realize' data-ref="DeviceClass::realize">realize</a> = <a class="tu ref" href="#isa_cirrus_vga_realizefn" title='isa_cirrus_vga_realizefn' data-use='r' data-ref="isa_cirrus_vga_realizefn">isa_cirrus_vga_realizefn</a>;</td></tr>
<tr><th id="3078">3078</th><td>    <a class="local col6 ref" href="#7756dc" title='dc' data-ref="7756dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::props" title='DeviceClass::props' data-ref="DeviceClass::props">props</a> = <a class="tu ref" href="#isa_cirrus_vga_properties" title='isa_cirrus_vga_properties' data-use='r' data-ref="isa_cirrus_vga_properties">isa_cirrus_vga_properties</a>;</td></tr>
<tr><th id="3079">3079</th><td>    <a class="ref" href="../../include/qemu/bitops.h.html#set_bit" title='set_bit' data-ref="set_bit">set_bit</a>(<a class="enum" href="../../include/hw/qdev-core.h.html#DeviceCategory::DEVICE_CATEGORY_DISPLAY" title='DeviceCategory::DEVICE_CATEGORY_DISPLAY' data-ref="DeviceCategory::DEVICE_CATEGORY_DISPLAY">DEVICE_CATEGORY_DISPLAY</a>, <a class="local col6 ref" href="#7756dc" title='dc' data-ref="7756dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#100" title='DeviceClass::categories' data-ref="DeviceClass::categories">categories</a>);</td></tr>
<tr><th id="3080">3080</th><td>}</td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/qom/object.h.html#TypeInfo" title='TypeInfo' data-type='struct TypeInfo' data-ref="TypeInfo">TypeInfo</a> <dfn class="tu decl def" id="isa_cirrus_vga_info" title='isa_cirrus_vga_info' data-type='const TypeInfo' data-ref="isa_cirrus_vga_info">isa_cirrus_vga_info</dfn> = {</td></tr>
<tr><th id="3083">3083</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::name" title='TypeInfo::name' data-ref="TypeInfo::name">name</a>          = <a class="macro" href="#247" title="&quot;isa-cirrus-vga&quot;" data-ref="_M/TYPE_ISA_CIRRUS_VGA">TYPE_ISA_CIRRUS_VGA</a>,</td></tr>
<tr><th id="3084">3084</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::parent" title='TypeInfo::parent' data-ref="TypeInfo::parent">parent</a>        = <a class="macro" href="../../include/hw/isa/isa.h.html#12" title="&quot;isa-device&quot;" data-ref="_M/TYPE_ISA_DEVICE">TYPE_ISA_DEVICE</a>,</td></tr>
<tr><th id="3085">3085</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::instance_size" title='TypeInfo::instance_size' data-ref="TypeInfo::instance_size">instance_size</a> = <b>sizeof</b>(<a class="typedef" href="#ISACirrusVGAState" title='ISACirrusVGAState' data-type='struct ISACirrusVGAState' data-ref="ISACirrusVGAState">ISACirrusVGAState</a>),</td></tr>
<tr><th id="3086">3086</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::class_init" title='TypeInfo::class_init' data-ref="TypeInfo::class_init">class_init</a> = <a class="tu ref" href="#isa_cirrus_vga_class_init" title='isa_cirrus_vga_class_init' data-ref="isa_cirrus_vga_class_init">isa_cirrus_vga_class_init</a>,</td></tr>
<tr><th id="3087">3087</th><td>};</td></tr>
<tr><th id="3088">3088</th><td></td></tr>
<tr><th id="3089">3089</th><td><i  data-doc="pci_cirrus_vga_realize">/***************************************</i></td></tr>
<tr><th id="3090">3090</th><td><i  data-doc="pci_cirrus_vga_realize"> *</i></td></tr>
<tr><th id="3091">3091</th><td><i  data-doc="pci_cirrus_vga_realize"> *  PCI bus support</i></td></tr>
<tr><th id="3092">3092</th><td><i  data-doc="pci_cirrus_vga_realize"> *</i></td></tr>
<tr><th id="3093">3093</th><td><i  data-doc="pci_cirrus_vga_realize"> ***************************************/</i></td></tr>
<tr><th id="3094">3094</th><td></td></tr>
<tr><th id="3095">3095</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="pci_cirrus_vga_realize" title='pci_cirrus_vga_realize' data-type='void pci_cirrus_vga_realize(PCIDevice * dev, Error ** errp)' data-ref="pci_cirrus_vga_realize">pci_cirrus_vga_realize</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col7 decl" id="7757dev" title='dev' data-type='PCIDevice *' data-ref="7757dev">dev</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#Error" title='Error' data-type='struct Error' data-ref="Error">Error</a> **<dfn class="local col8 decl" id="7758errp" title='errp' data-type='Error **' data-ref="7758errp">errp</dfn>)</td></tr>
<tr><th id="3096">3096</th><td>{</td></tr>
<tr><th id="3097">3097</th><td>     <a class="typedef" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-type='struct PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a> *<dfn class="local col9 decl" id="7759d" title='d' data-type='PCICirrusVGAState *' data-ref="7759d">d</dfn> = <a class="macro" href="#244" title="((PCICirrusVGAState *)object_dynamic_cast_assert(((Object *)((dev))), (&quot;cirrus-vga&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3097, __func__))" data-ref="_M/PCI_CIRRUS_VGA">PCI_CIRRUS_VGA</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>);</td></tr>
<tr><th id="3098">3098</th><td>     <a class="typedef" href="#CirrusVGAState" title='CirrusVGAState' data-type='struct CirrusVGAState' data-ref="CirrusVGAState">CirrusVGAState</a> *<dfn class="local col0 decl" id="7760s" title='s' data-type='CirrusVGAState *' data-ref="7760s">s</dfn> = &amp;<a class="local col9 ref" href="#7759d" title='d' data-ref="7759d">d</a>-&gt;<a class="tu ref" href="#PCICirrusVGAState::cirrus_vga" title='PCICirrusVGAState::cirrus_vga' data-use='a' data-ref="PCICirrusVGAState::cirrus_vga">cirrus_vga</a>;</td></tr>
<tr><th id="3099">3099</th><td>     <a class="typedef" href="../../include/hw/pci/pci.h.html#PCIDeviceClass" title='PCIDeviceClass' data-type='struct PCIDeviceClass' data-ref="PCIDeviceClass">PCIDeviceClass</a> *<dfn class="local col1 decl" id="7761pc" title='pc' data-type='PCIDeviceClass *' data-ref="7761pc">pc</dfn> = <a class="macro" href="../../include/hw/pci/pci.h.html#195" title="((PCIDeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)(object_get_class(((Object *)((dev)))))), (&quot;pci-device&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3099, __func__))" data-ref="_M/PCI_DEVICE_GET_CLASS">PCI_DEVICE_GET_CLASS</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>);</td></tr>
<tr><th id="3100">3100</th><td>     <a class="typedef" href="../../../include/stdint.h.html#int16_t" title='int16_t' data-type='short' data-ref="int16_t">int16_t</a> <dfn class="local col2 decl" id="7762device_id" title='device_id' data-type='int16_t' data-ref="7762device_id">device_id</dfn> = <a class="local col1 ref" href="#7761pc" title='pc' data-ref="7761pc">pc</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::device_id" title='PCIDeviceClass::device_id' data-ref="PCIDeviceClass::device_id">device_id</a>;</td></tr>
<tr><th id="3101">3101</th><td></td></tr>
<tr><th id="3102">3102</th><td>     <i>/* follow real hardware, cirrus card emulated has 4 MB video memory.</i></td></tr>
<tr><th id="3103">3103</th><td><i>       Also accept 8 MB/16 MB for backward compatibility. */</i></td></tr>
<tr><th id="3104">3104</th><td>     <b>if</b> (<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a> != <var>4</var> &amp;&amp; <a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a> != <var>8</var> &amp;&amp;</td></tr>
<tr><th id="3105">3105</th><td>         <a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a> != <var>16</var>) {</td></tr>
<tr><th id="3106">3106</th><td>         <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3107, __func__, (&quot;Invalid cirrus_vga ram size &apos;%u&apos;&quot;), s-&gt;vga.vram_size_mb)" data-ref="_M/error_setg">error_setg</a>(<a class="local col8 ref" href="#7758errp" title='errp' data-ref="7758errp">errp</a>, <q>"Invalid cirrus_vga ram size '%u'"</q>,</td></tr>
<tr><th id="3107">3107</th><td>                    <a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a>);</td></tr>
<tr><th id="3108">3108</th><td>         <b>return</b>;</td></tr>
<tr><th id="3109">3109</th><td>     }</td></tr>
<tr><th id="3110">3110</th><td>     <i>/* setup VGA */</i></td></tr>
<tr><th id="3111">3111</th><td>     <a class="ref" href="vga_int.h.html#vga_common_init" title='vga_common_init' data-ref="vga_common_init">vga_common_init</a>(&amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(dev))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>), <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="3112">3112</th><td>     <a class="tu ref" href="#cirrus_init_common" title='cirrus_init_common' data-use='c' data-ref="cirrus_init_common">cirrus_init_common</a>(<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(dev))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>), <a class="local col2 ref" href="#7762device_id" title='device_id' data-ref="7762device_id">device_id</a>, <var>1</var>, <a class="ref" href="../../include/hw/pci/pci.h.html#pci_address_space" title='pci_address_space' data-ref="pci_address_space">pci_address_space</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>),</td></tr>
<tr><th id="3113">3113</th><td>                        <a class="ref" href="../../include/hw/pci/pci.h.html#pci_address_space_io" title='pci_address_space_io' data-ref="pci_address_space_io">pci_address_space_io</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>));</td></tr>
<tr><th id="3114">3114</th><td>     <a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::con" title='VGACommonState::con' data-ref="VGACommonState::con">con</a> = <a class="ref" href="../../include/ui/console.h.html#graphic_console_init" title='graphic_console_init' data-ref="graphic_console_init">graphic_console_init</a>(<a class="macro" href="../../include/hw/qdev-core.h.html#16" title="((DeviceState *)object_dynamic_cast_assert(((Object *)((dev))), (&quot;device&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3114, __func__))" data-ref="_M/DEVICE">DEVICE</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>), <var>0</var>, <a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::hw_ops" title='VGACommonState::hw_ops' data-ref="VGACommonState::hw_ops">hw_ops</a>, &amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='a' data-ref="CirrusVGAState::vga">vga</a>);</td></tr>
<tr><th id="3115">3115</th><td></td></tr>
<tr><th id="3116">3116</th><td>     <i>/* setup PCI */</i></td></tr>
<tr><th id="3117">3117</th><td></td></tr>
<tr><th id="3118">3118</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init" title='memory_region_init' data-ref="memory_region_init">memory_region_init</a>(&amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::pci_bar" title='CirrusVGAState::pci_bar' data-use='a' data-ref="CirrusVGAState::pci_bar">pci_bar</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(dev))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col7 ref" href="#7757dev" title='dev' data-ref="7757dev">dev</a>), <q>"cirrus-pci-bar0"</q>, <var>0x2000000</var>);</td></tr>
<tr><th id="3119">3119</th><td></td></tr>
<tr><th id="3120">3120</th><td>    <i>/* XXX: add byte swapping apertures */</i></td></tr>
<tr><th id="3121">3121</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion" title='memory_region_add_subregion' data-ref="memory_region_add_subregion">memory_region_add_subregion</a>(&amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::pci_bar" title='CirrusVGAState::pci_bar' data-use='a' data-ref="CirrusVGAState::pci_bar">pci_bar</a>, <var>0</var>, &amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_linear_io" title='CirrusVGAState::cirrus_linear_io' data-use='a' data-ref="CirrusVGAState::cirrus_linear_io">cirrus_linear_io</a>);</td></tr>
<tr><th id="3122">3122</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion" title='memory_region_add_subregion' data-ref="memory_region_add_subregion">memory_region_add_subregion</a>(&amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::pci_bar" title='CirrusVGAState::pci_bar' data-use='a' data-ref="CirrusVGAState::pci_bar">pci_bar</a>, <var>0x1000000</var>,</td></tr>
<tr><th id="3123">3123</th><td>                                &amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_linear_bitblt_io" title='CirrusVGAState::cirrus_linear_bitblt_io' data-use='a' data-ref="CirrusVGAState::cirrus_linear_bitblt_io">cirrus_linear_bitblt_io</a>);</td></tr>
<tr><th id="3124">3124</th><td></td></tr>
<tr><th id="3125">3125</th><td>     <i>/* setup memory space */</i></td></tr>
<tr><th id="3126">3126</th><td>     <i>/* memory #0 LFB */</i></td></tr>
<tr><th id="3127">3127</th><td>     <i>/* memory #1 memory-mapped I/O */</i></td></tr>
<tr><th id="3128">3128</th><td>     <i>/* XXX: s-&gt;vga.vram_size must be a power of two */</i></td></tr>
<tr><th id="3129">3129</th><td>     <a class="ref" href="../../include/hw/pci/pci.h.html#pci_register_bar" title='pci_register_bar' data-ref="pci_register_bar">pci_register_bar</a>(&amp;<a class="local col9 ref" href="#7759d" title='d' data-ref="7759d">d</a>-&gt;<a class="tu ref" href="#PCICirrusVGAState::dev" title='PCICirrusVGAState::dev' data-use='a' data-ref="PCICirrusVGAState::dev">dev</a>, <var>0</var>, <a class="macro" href="../../include/standard-headers/linux/pci_regs.h.html#106" title="0x08" data-ref="_M/PCI_BASE_ADDRESS_MEM_PREFETCH">PCI_BASE_ADDRESS_MEM_PREFETCH</a>, &amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::pci_bar" title='CirrusVGAState::pci_bar' data-use='a' data-ref="CirrusVGAState::pci_bar">pci_bar</a>);</td></tr>
<tr><th id="3130">3130</th><td>     <b>if</b> (<a class="local col2 ref" href="#7762device_id" title='device_id' data-ref="7762device_id">device_id</a> == <a class="macro" href="#63" title="(0x2E&lt;&lt;2)" data-ref="_M/CIRRUS_ID_CLGD5446">CIRRUS_ID_CLGD5446</a>) {</td></tr>
<tr><th id="3131">3131</th><td>         <a class="ref" href="../../include/hw/pci/pci.h.html#pci_register_bar" title='pci_register_bar' data-ref="pci_register_bar">pci_register_bar</a>(&amp;<a class="local col9 ref" href="#7759d" title='d' data-ref="7759d">d</a>-&gt;<a class="tu ref" href="#PCICirrusVGAState::dev" title='PCICirrusVGAState::dev' data-use='a' data-ref="PCICirrusVGAState::dev">dev</a>, <var>1</var>, <var>0</var>, &amp;<a class="local col0 ref" href="#7760s" title='s' data-ref="7760s">s</a>-&gt;<a class="tu ref" href="#CirrusVGAState::cirrus_mmio_io" title='CirrusVGAState::cirrus_mmio_io' data-use='a' data-ref="CirrusVGAState::cirrus_mmio_io">cirrus_mmio_io</a>);</td></tr>
<tr><th id="3132">3132</th><td>     }</td></tr>
<tr><th id="3133">3133</th><td>}</td></tr>
<tr><th id="3134">3134</th><td></td></tr>
<tr><th id="3135">3135</th><td><em>static</em> <a class="typedef" href="../../include/qemu/typedefs.h.html#Property" title='Property' data-type='struct Property' data-ref="Property">Property</a> <dfn class="tu decl def" id="pci_vga_cirrus_properties" title='pci_vga_cirrus_properties' data-type='Property [3]' data-ref="pci_vga_cirrus_properties">pci_vga_cirrus_properties</dfn>[] = {</td></tr>
<tr><th id="3136">3136</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#155" title="{ .name = (&quot;vgamem_mb&quot;), .info = &amp;(qdev_prop_uint32), .offset = __builtin_offsetof(struct PCICirrusVGAState, cirrus_vga.vga.vram_size_mb) + ((uint32_t*)0 - (typeof(((struct PCICirrusVGAState *)0)-&gt;cirrus_vga.vga.vram_size_mb)*)0), .set_default = 1, .defval.u = (uint32_t)4, }" data-ref="_M/DEFINE_PROP_UINT32">DEFINE_PROP_UINT32</a>(<q>"vgamem_mb"</q>, <b>struct</b> <a class="type" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a>,</td></tr>
<tr><th id="3137">3137</th><td>                       <a class="tu ref" href="#PCICirrusVGAState::cirrus_vga" title='PCICirrusVGAState::cirrus_vga' data-use='m' data-ref="PCICirrusVGAState::cirrus_vga">cirrus_vga</a>.<a class="tu ref" href="#CirrusVGAState::vga" title='CirrusVGAState::vga' data-use='m' data-ref="CirrusVGAState::vga">vga</a>.<a class="ref" href="vga_int.h.html#VGACommonState::vram_size_mb" title='VGACommonState::vram_size_mb' data-ref="VGACommonState::vram_size_mb">vram_size_mb</a>, <var>4</var>),</td></tr>
<tr><th id="3138">3138</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#95" title="{ .name = (&quot;blitter&quot;), .info = &amp;(qdev_prop_bool), .offset = __builtin_offsetof(struct PCICirrusVGAState, cirrus_vga.enable_blitter) + ((_Bool*)0 - (typeof(((struct PCICirrusVGAState *)0)-&gt;cirrus_vga.enable_blitter)*)0), .set_default = 1, .defval.u = (_Bool)1, }" data-ref="_M/DEFINE_PROP_BOOL">DEFINE_PROP_BOOL</a>(<q>"blitter"</q>, <b>struct</b> <a class="type" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a>,</td></tr>
<tr><th id="3139">3139</th><td>                     <a class="tu ref" href="#PCICirrusVGAState::cirrus_vga" title='PCICirrusVGAState::cirrus_vga' data-use='m' data-ref="PCICirrusVGAState::cirrus_vga">cirrus_vga</a>.<a class="tu ref" href="#CirrusVGAState::enable_blitter" title='CirrusVGAState::enable_blitter' data-use='r' data-ref="CirrusVGAState::enable_blitter">enable_blitter</a>, <span class="macro" title="1" data-ref="_M/true">true</span>),</td></tr>
<tr><th id="3140">3140</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#216" title="{}" data-ref="_M/DEFINE_PROP_END_OF_LIST">DEFINE_PROP_END_OF_LIST</a>(),</td></tr>
<tr><th id="3141">3141</th><td>};</td></tr>
<tr><th id="3142">3142</th><td></td></tr>
<tr><th id="3143">3143</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_vga_class_init" title='cirrus_vga_class_init' data-type='void cirrus_vga_class_init(ObjectClass * klass, void * data)' data-ref="cirrus_vga_class_init">cirrus_vga_class_init</dfn>(<a class="typedef" href="../../include/qom/object.h.html#ObjectClass" title='ObjectClass' data-type='struct ObjectClass' data-ref="ObjectClass">ObjectClass</a> *<dfn class="local col3 decl" id="7763klass" title='klass' data-type='ObjectClass *' data-ref="7763klass">klass</dfn>, <em>void</em> *<dfn class="local col4 decl" id="7764data" title='data' data-type='void *' data-ref="7764data">data</dfn>)</td></tr>
<tr><th id="3144">3144</th><td>{</td></tr>
<tr><th id="3145">3145</th><td>    <a class="typedef" href="../../include/hw/qdev-core.h.html#DeviceClass" title='DeviceClass' data-type='struct DeviceClass' data-ref="DeviceClass">DeviceClass</a> *<dfn class="local col5 decl" id="7765dc" title='dc' data-type='DeviceClass *' data-ref="7765dc">dc</dfn> = <a class="macro" href="../../include/hw/qdev-core.h.html#17" title="((DeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;device&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3145, __func__))" data-ref="_M/DEVICE_CLASS">DEVICE_CLASS</a>(<a class="local col3 ref" href="#7763klass" title='klass' data-ref="7763klass">klass</a>);</td></tr>
<tr><th id="3146">3146</th><td>    <a class="typedef" href="../../include/hw/pci/pci.h.html#PCIDeviceClass" title='PCIDeviceClass' data-type='struct PCIDeviceClass' data-ref="PCIDeviceClass">PCIDeviceClass</a> *<dfn class="local col6 decl" id="7766k" title='k' data-type='PCIDeviceClass *' data-ref="7766k">k</dfn> = <a class="macro" href="../../include/hw/pci/pci.h.html#193" title="((PCIDeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;pci-device&quot;), &quot;/home/jon/workspace/qemu/hw/display/cirrus_vga.c&quot;, 3146, __func__))" data-ref="_M/PCI_DEVICE_CLASS">PCI_DEVICE_CLASS</a>(<a class="local col3 ref" href="#7763klass" title='klass' data-ref="7763klass">klass</a>);</td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td>    <a class="local col6 ref" href="#7766k" title='k' data-ref="7766k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::realize" title='PCIDeviceClass::realize' data-ref="PCIDeviceClass::realize">realize</a> = <a class="tu ref" href="#pci_cirrus_vga_realize" title='pci_cirrus_vga_realize' data-use='r' data-ref="pci_cirrus_vga_realize">pci_cirrus_vga_realize</a>;</td></tr>
<tr><th id="3149">3149</th><td>    <a class="local col6 ref" href="#7766k" title='k' data-ref="7766k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::romfile" title='PCIDeviceClass::romfile' data-ref="PCIDeviceClass::romfile">romfile</a> = <a class="macro" href="vga_int.h.html#219" title="&quot;vgabios-cirrus.bin&quot;" data-ref="_M/VGABIOS_CIRRUS_FILENAME">VGABIOS_CIRRUS_FILENAME</a>;</td></tr>
<tr><th id="3150">3150</th><td>    <a class="local col6 ref" href="#7766k" title='k' data-ref="7766k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::vendor_id" title='PCIDeviceClass::vendor_id' data-ref="PCIDeviceClass::vendor_id">vendor_id</a> = <a class="macro" href="../../include/hw/pci/pci_ids.h.html#169" title="0x1013" data-ref="_M/PCI_VENDOR_ID_CIRRUS">PCI_VENDOR_ID_CIRRUS</a>;</td></tr>
<tr><th id="3151">3151</th><td>    <a class="local col6 ref" href="#7766k" title='k' data-ref="7766k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::device_id" title='PCIDeviceClass::device_id' data-ref="PCIDeviceClass::device_id">device_id</a> = <a class="macro" href="#63" title="(0x2E&lt;&lt;2)" data-ref="_M/CIRRUS_ID_CLGD5446">CIRRUS_ID_CLGD5446</a>;</td></tr>
<tr><th id="3152">3152</th><td>    <a class="local col6 ref" href="#7766k" title='k' data-ref="7766k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::class_id" title='PCIDeviceClass::class_id' data-ref="PCIDeviceClass::class_id">class_id</a> = <a class="macro" href="../../include/hw/pci/pci_ids.h.html#42" title="0x0300" data-ref="_M/PCI_CLASS_DISPLAY_VGA">PCI_CLASS_DISPLAY_VGA</a>;</td></tr>
<tr><th id="3153">3153</th><td>    <a class="ref" href="../../include/qemu/bitops.h.html#set_bit" title='set_bit' data-ref="set_bit">set_bit</a>(<a class="enum" href="../../include/hw/qdev-core.h.html#DeviceCategory::DEVICE_CATEGORY_DISPLAY" title='DeviceCategory::DEVICE_CATEGORY_DISPLAY' data-ref="DeviceCategory::DEVICE_CATEGORY_DISPLAY">DEVICE_CATEGORY_DISPLAY</a>, <a class="local col5 ref" href="#7765dc" title='dc' data-ref="7765dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#100" title='DeviceClass::categories' data-ref="DeviceClass::categories">categories</a>);</td></tr>
<tr><th id="3154">3154</th><td>    <a class="local col5 ref" href="#7765dc" title='dc' data-ref="7765dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::desc" title='DeviceClass::desc' data-ref="DeviceClass::desc">desc</a> = <q>"Cirrus CLGD 54xx VGA"</q>;</td></tr>
<tr><th id="3155">3155</th><td>    <a class="local col5 ref" href="#7765dc" title='dc' data-ref="7765dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::vmsd" title='DeviceClass::vmsd' data-ref="DeviceClass::vmsd">vmsd</a> = &amp;<a class="tu ref" href="#vmstate_pci_cirrus_vga" title='vmstate_pci_cirrus_vga' data-use='a' data-ref="vmstate_pci_cirrus_vga">vmstate_pci_cirrus_vga</a>;</td></tr>
<tr><th id="3156">3156</th><td>    <a class="local col5 ref" href="#7765dc" title='dc' data-ref="7765dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::props" title='DeviceClass::props' data-ref="DeviceClass::props">props</a> = <a class="tu ref" href="#pci_vga_cirrus_properties" title='pci_vga_cirrus_properties' data-use='r' data-ref="pci_vga_cirrus_properties">pci_vga_cirrus_properties</a>;</td></tr>
<tr><th id="3157">3157</th><td>    <a class="local col5 ref" href="#7765dc" title='dc' data-ref="7765dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::hotpluggable" title='DeviceClass::hotpluggable' data-ref="DeviceClass::hotpluggable">hotpluggable</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="3158">3158</th><td>}</td></tr>
<tr><th id="3159">3159</th><td></td></tr>
<tr><th id="3160">3160</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/qom/object.h.html#TypeInfo" title='TypeInfo' data-type='struct TypeInfo' data-ref="TypeInfo">TypeInfo</a> <dfn class="tu decl def" id="cirrus_vga_info" title='cirrus_vga_info' data-type='const TypeInfo' data-ref="cirrus_vga_info">cirrus_vga_info</dfn> = {</td></tr>
<tr><th id="3161">3161</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::name" title='TypeInfo::name' data-ref="TypeInfo::name">name</a>          = <a class="macro" href="#243" title="&quot;cirrus-vga&quot;" data-ref="_M/TYPE_PCI_CIRRUS_VGA">TYPE_PCI_CIRRUS_VGA</a>,</td></tr>
<tr><th id="3162">3162</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::parent" title='TypeInfo::parent' data-ref="TypeInfo::parent">parent</a>        = <a class="macro" href="../../include/hw/pci/pci.h.html#190" title="&quot;pci-device&quot;" data-ref="_M/TYPE_PCI_DEVICE">TYPE_PCI_DEVICE</a>,</td></tr>
<tr><th id="3163">3163</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::instance_size" title='TypeInfo::instance_size' data-ref="TypeInfo::instance_size">instance_size</a> = <b>sizeof</b>(<a class="typedef" href="#PCICirrusVGAState" title='PCICirrusVGAState' data-type='struct PCICirrusVGAState' data-ref="PCICirrusVGAState">PCICirrusVGAState</a>),</td></tr>
<tr><th id="3164">3164</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::class_init" title='TypeInfo::class_init' data-ref="TypeInfo::class_init">class_init</a>    = <a class="tu ref" href="#cirrus_vga_class_init" title='cirrus_vga_class_init' data-ref="cirrus_vga_class_init">cirrus_vga_class_init</a>,</td></tr>
<tr><th id="3165">3165</th><td>};</td></tr>
<tr><th id="3166">3166</th><td></td></tr>
<tr><th id="3167">3167</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="cirrus_vga_register_types" title='cirrus_vga_register_types' data-type='void cirrus_vga_register_types()' data-ref="cirrus_vga_register_types">cirrus_vga_register_types</dfn>(<em>void</em>)</td></tr>
<tr><th id="3168">3168</th><td>{</td></tr>
<tr><th id="3169">3169</th><td>    <a class="ref" href="../../include/qom/object.h.html#type_register_static" title='type_register_static' data-ref="type_register_static">type_register_static</a>(&amp;<a class="tu ref" href="#isa_cirrus_vga_info" title='isa_cirrus_vga_info' data-use='a' data-ref="isa_cirrus_vga_info">isa_cirrus_vga_info</a>);</td></tr>
<tr><th id="3170">3170</th><td>    <a class="ref" href="../../include/qom/object.h.html#type_register_static" title='type_register_static' data-ref="type_register_static">type_register_static</a>(&amp;<a class="tu ref" href="#cirrus_vga_info" title='cirrus_vga_info' data-use='a' data-ref="cirrus_vga_info">cirrus_vga_info</a>);</td></tr>
<tr><th id="3171">3171</th><td>}</td></tr>
<tr><th id="3172">3172</th><td></td></tr>
<tr><th id="3173">3173</th><td><a class="macro" href="../../include/qemu/module.h.html#52" title="static void __attribute__((constructor)) do_qemu_init_cirrus_vga_register_types(void) { register_module_init(cirrus_vga_register_types, MODULE_INIT_QOM); }" data-ref="_M/type_init">type_init</a>(<a class="tu ref" href="#cirrus_vga_register_types" title='cirrus_vga_register_types' data-use='r' data-ref="cirrus_vga_register_types">cirrus_vga_register_types</a>)</td></tr>
<tr><th id="3174">3174</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
