// Seed: 2887592188
module module_0 #(
    parameter id_10 = 32'd35
) (
    output wand id_0,
    output wire id_1,
    output wire module_0
    , id_9,
    output supply0 id_3,
    output uwire id_4,
    output supply1 id_5,
    output wor id_6,
    output uwire id_7
);
  wire [-1 : 1] _id_10;
  assign module_1.id_2 = 0;
  wire id_11;
  assign id_9 = id_11++;
  logic [1 : -1] id_12;
  logic id_13[1 : id_10] = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input wor id_5,
    output wand id_6
);
  assign id_4 = -1 | 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_2,
      id_6,
      id_2,
      id_1,
      id_1
  );
endmodule
