# /*******************************************************************************
#  Copyright (C) 2021 Xilinx, Inc
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#
# *******************************************************************************/

[submodule "demo/build/xup_vitis_network_example"]
	path = test/refdesigns/xup_vitis_network_example
	url = https://github.com/Xilinx/xup_vitis_network_example.git
[submodule "demo/build/Vitis_with_100Gbps_TCP-IP"]
	path = test/refdesigns/Vitis_with_100Gbps_TCP-IP
	url = https://github.com/fpgasystems/Vitis_with_100Gbps_TCP-IP.git
[submodule "hlslib"]
	path = hlslib
	url = https://github.com/quetric/hlslib.git
[submodule "test/model/emulator/hls_sim_headers"]
	path = test/model/emulator/hls_sim_headers
	url = https://github.com/quetric/hls_sim_headers.git
[submodule "test/refdesigns/Coyote"]
	path = test/refdesigns/Coyote
	url = https://github.com/fpgasystems/Coyote.git
