TimeQuest Timing Analyzer report for de0_nano
Wed Aug  5 19:32:44 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Summary
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Slow 1200mV 0C Model Metastability Summary
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 74. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. Fast 1200mV 0C Model Metastability Summary
 93. Multicorner Timing Analysis Summary
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Board Trace Model Assignments
 99. Input Transition Times
100. Signal Integrity Metrics (Slow 1200mv 0c Model)
101. Signal Integrity Metrics (Slow 1200mv 85c Model)
102. Signal Integrity Metrics (Fast 1200mv 0c Model)
103. Setup Transfers
104. Hold Transfers
105. Recovery Transfers
106. Removal Transfers
107. Report TCCS
108. Report RSKM
109. Unconstrained Paths
110. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; de0_nano                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; data/de0_nano.sdc ; OK     ; Wed Aug  5 19:32:24 2015 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { altera_reserved_tck }                                      ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -1.750 ; 3.250  ; 50.00      ; 1         ; 2           ; -63.0 ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk_pad_i                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { sys_clk_pad_i }                                            ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 47.03 MHz  ; 47.03 MHz       ; altera_reserved_tck                                      ;      ;
; 54.36 MHz  ; 54.36 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 115.89 MHz ; 115.89 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.548  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.371  ; 0.000         ;
; altera_reserved_tck                                      ; 39.369 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.300 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.306 ; 0.000         ;
; altera_reserved_tck                                      ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 14.602 ; 0.000         ;
; altera_reserved_tck                                      ; 48.792 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.885 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.829 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.746  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.738  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.747  ; 0.000         ;
; altera_reserved_tck                                      ; 49.541 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.548 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.167      ; 1.364      ;
; 0.551 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.167      ; 1.361      ;
; 0.552 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.167      ; 1.360      ;
; 0.553 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.167      ; 1.359      ;
; 0.721 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.217      ; 1.241      ;
; 0.723 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.217      ; 1.239      ;
; 0.726 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.217      ; 1.236      ;
; 0.746 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.217      ; 1.216      ;
; 0.756 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.156     ; 0.833      ;
; 0.757 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.196      ; 1.184      ;
; 0.757 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.155     ; 0.833      ;
; 0.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.156     ; 0.831      ;
; 0.759 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.155     ; 0.831      ;
; 0.762 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.155     ; 0.828      ;
; 0.762 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.829      ;
; 0.763 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.155     ; 0.827      ;
; 0.763 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.155     ; 0.827      ;
; 0.764 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.827      ;
; 0.766 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.825      ;
; 0.780 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.155     ; 0.810      ;
; 0.883 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.143     ; 0.719      ;
; 0.894 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.145     ; 0.706      ;
; 0.902 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.689      ;
; 0.903 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.688      ;
; 0.903 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.688      ;
; 0.903 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.688      ;
; 0.904 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.154     ; 0.687      ;
; 0.914 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.143     ; 0.688      ;
; 0.915 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.143     ; 0.687      ;
; 1.204 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.167      ; 0.708      ;
; 1.603 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.334     ;
; 1.772 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.165     ;
; 1.862 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.810     ;
; 1.881 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.056     ;
; 1.881 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.056     ;
; 1.881 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.056     ;
; 1.881 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.056     ;
; 1.881 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.056     ;
; 1.881 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.056     ;
; 1.890 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.047     ;
; 1.931 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.995     ;
; 1.993 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.944     ;
; 2.050 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.887     ;
; 2.050 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.887     ;
; 2.050 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.887     ;
; 2.050 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.887     ;
; 2.050 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.887     ;
; 2.050 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.887     ;
; 2.074 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 17.855     ;
; 2.090 ; wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0|select[0]                                                                                                  ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 17.814     ;
; 2.105 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 17.826     ;
; 2.121 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.824     ;
; 2.121 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.824     ;
; 2.134 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 17.797     ;
; 2.140 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.532     ;
; 2.140 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.532     ;
; 2.140 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.532     ;
; 2.140 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.532     ;
; 2.140 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.532     ;
; 2.140 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.532     ;
; 2.144 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.801     ;
; 2.144 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.801     ;
; 2.162 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.775     ;
; 2.168 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.769     ;
; 2.168 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.769     ;
; 2.168 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.769     ;
; 2.168 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.769     ;
; 2.168 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.769     ;
; 2.168 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.769     ;
; 2.177 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[13]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 17.758     ;
; 2.177 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[31]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 17.758     ;
; 2.201 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_freeze_prev                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 17.729     ;
; 2.209 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.717     ;
; 2.209 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.717     ;
; 2.209 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.717     ;
; 2.209 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.717     ;
; 2.209 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.717     ;
; 2.209 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.717     ;
; 2.239 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 17.700     ;
; 2.247 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[18]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 17.689     ;
; 2.247 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[10]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 17.689     ;
; 2.247 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[30]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 17.689     ;
; 2.252 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.323     ; 17.420     ;
; 2.259 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[20]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 17.674     ;
; 2.267 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg[16]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 17.660     ;
; 2.271 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[2]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 17.671     ;
; 2.271 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[9]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 17.671     ;
; 2.272 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[11]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.665     ;
; 2.272 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[27]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 17.672     ;
; 2.272 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[26]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 17.672     ;
; 2.280 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 17.657     ;
; 2.290 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.655     ;
; 2.290 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.655     ;
; 2.298 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[21]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 17.643     ;
; 2.298 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[4]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 17.643     ;
; 2.298 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[12]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 17.643     ;
; 2.303 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 17.628     ;
; 2.313 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.632     ;
; 2.313 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 17.632     ;
; 2.321 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 17.605     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.557      ;
; 1.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.557      ;
; 1.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.557      ;
; 1.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.557      ;
; 1.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.557      ;
; 1.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.557      ;
; 1.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.557      ;
; 1.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.535      ;
; 1.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.535      ;
; 1.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.535      ;
; 1.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.535      ;
; 1.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.535      ;
; 1.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.535      ;
; 1.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.535      ;
; 1.456 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.472      ;
; 1.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.463      ;
; 1.471 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.457      ;
; 1.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.448      ;
; 1.486 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 8.441      ;
; 1.495 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 8.432      ;
; 1.506 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.430      ;
; 1.506 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.430      ;
; 1.506 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.430      ;
; 1.506 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.430      ;
; 1.506 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.430      ;
; 1.506 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.430      ;
; 1.506 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.430      ;
; 1.513 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.415      ;
; 1.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.421      ;
; 1.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.421      ;
; 1.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.421      ;
; 1.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.421      ;
; 1.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.421      ;
; 1.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.421      ;
; 1.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.421      ;
; 1.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.406      ;
; 1.530 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.406      ;
; 1.545 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.391      ;
; 1.560 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 8.375      ;
; 1.586 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.342      ;
; 1.587 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.349      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.349      ;
; 1.590 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.344      ;
; 1.595 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.333      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.325      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.325      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.325      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.325      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.325      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.325      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.325      ;
; 1.600 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.334      ;
; 1.602 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.332      ;
; 1.603 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.334      ;
; 1.612 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.322      ;
; 1.618 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.318      ;
; 1.645 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.292      ;
; 1.660 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 8.276      ;
; 1.663 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.262      ;
; 1.665 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 8.277      ;
; 1.677 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 8.265      ;
; 1.678 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.247      ;
; 1.693 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 8.231      ;
; 1.718 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 8.219      ;
; 1.720 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.205      ;
; 1.723 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.220      ;
; 1.735 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.208      ;
; 1.793 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.132      ;
; 1.798 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.133      ;
; 1.810 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.121      ;
; 1.873 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.059      ;
; 1.873 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.059      ;
; 1.873 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.059      ;
; 1.877 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.057      ;
; 1.882 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.050      ;
; 1.882 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.050      ;
; 1.882 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.050      ;
; 1.882 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 8.052      ;
; 1.943 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.996      ;
; 1.943 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.996      ;
; 1.943 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.996      ;
; 1.947 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.993      ;
; 1.947 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.993      ;
; 1.947 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.993      ;
; 1.952 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.987      ;
; 1.952 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.987      ;
; 1.952 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.987      ;
; 2.005 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.936      ;
; 2.005 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.936      ;
; 2.005 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.936      ;
; 2.017 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.930      ;
; 2.017 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.930      ;
; 2.017 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.930      ;
; 2.021 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.918      ;
; 2.043 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.896      ;
; 2.049 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.884      ;
; 2.049 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.884      ;
; 2.049 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.884      ;
; 2.049 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.884      ;
; 2.049 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.884      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 10.820     ;
; 39.379 ; adbg_top:dbg_if0|input_shift_reg[41]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 10.782     ;
; 39.685 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 10.474     ;
; 39.764 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 10.392     ;
; 39.797 ; adbg_top:dbg_if0|input_shift_reg[25]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 10.359     ;
; 39.901 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 10.258     ;
; 39.921 ; adbg_top:dbg_if0|input_shift_reg[35]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 10.235     ;
; 39.975 ; adbg_top:dbg_if0|input_shift_reg[45]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 10.186     ;
; 40.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 10.130     ;
; 40.062 ; adbg_top:dbg_if0|input_shift_reg[33]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 10.094     ;
; 40.072 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 10.084     ;
; 40.074 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 10.085     ;
; 40.081 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 10.078     ;
; 40.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 10.086     ;
; 40.140 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 10.020     ;
; 40.160 ; adbg_top:dbg_if0|input_shift_reg[31]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.996      ;
; 40.173 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.986      ;
; 40.220 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.939      ;
; 40.275 ; adbg_top:dbg_if0|input_shift_reg[43]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.885      ;
; 40.308 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.848      ;
; 40.394 ; adbg_top:dbg_if0|input_shift_reg[46]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.766      ;
; 40.420 ; adbg_top:dbg_if0|input_shift_reg[49]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.740      ;
; 40.425 ; adbg_top:dbg_if0|input_shift_reg[29]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.731      ;
; 40.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.709      ;
; 40.457 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.699      ;
; 40.457 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.699      ;
; 40.468 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.691      ;
; 40.469 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.691      ;
; 40.476 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.683      ;
; 40.494 ; adbg_top:dbg_if0|input_shift_reg[34]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.662      ;
; 40.501 ; adbg_top:dbg_if0|input_shift_reg[32]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.655      ;
; 40.506 ; adbg_top:dbg_if0|input_shift_reg[23]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.650      ;
; 40.527 ; adbg_top:dbg_if0|input_shift_reg[51]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.633      ;
; 40.565 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.594      ;
; 40.597 ; adbg_top:dbg_if0|input_shift_reg[36]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.559      ;
; 40.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.557      ;
; 40.627 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.533      ;
; 40.697 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.462      ;
; 40.717 ; adbg_top:dbg_if0|input_shift_reg[48]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.443      ;
; 40.718 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.441      ;
; 40.738 ; adbg_top:dbg_if0|input_shift_reg[30]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.418      ;
; 40.757 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.403      ;
; 40.766 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.394      ;
; 40.772 ; adbg_top:dbg_if0|input_shift_reg[39]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.388      ;
; 40.800 ; adbg_top:dbg_if0|input_shift_reg[50]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.360      ;
; 40.857 ; adbg_top:dbg_if0|input_shift_reg[47]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.303      ;
; 40.867 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.293      ;
; 40.876 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.283      ;
; 40.878 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.281      ;
; 40.901 ; adbg_top:dbg_if0|input_shift_reg[52]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.259      ;
; 40.965 ; adbg_top:dbg_if0|input_shift_reg[40]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.195      ;
; 40.967 ; adbg_top:dbg_if0|input_shift_reg[42]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.193      ;
; 40.993 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.167      ;
; 40.994 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.166      ;
; 41.027 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.132      ;
; 41.061 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 9.098      ;
; 41.143 ; adbg_top:dbg_if0|input_shift_reg[38]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.017      ;
; 41.153 ; adbg_top:dbg_if0|input_shift_reg[24]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 9.003      ;
; 41.153 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 9.007      ;
; 41.164 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 8.995      ;
; 41.200 ; adbg_top:dbg_if0|input_shift_reg[44]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 8.960      ;
; 41.211 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 8.948      ;
; 41.249 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 8.910      ;
; 41.284 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 8.875      ;
; 41.293 ; adbg_top:dbg_if0|input_shift_reg[37]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 8.867      ;
; 41.313 ; adbg_top:dbg_if0|input_shift_reg[26]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 8.843      ;
; 41.472 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 8.687      ;
; 41.499 ; adbg_top:dbg_if0|input_shift_reg[27]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 8.657      ;
; 41.522 ; adbg_top:dbg_if0|input_shift_reg[28]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 8.634      ;
; 41.564 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 8.595      ;
; 41.664 ; adbg_top:dbg_if0|input_shift_reg[21]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 8.492      ;
; 41.685 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 8.474      ;
; 41.704 ; adbg_top:dbg_if0|input_shift_reg[22]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 8.452      ;
; 41.749 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.408      ;
; 41.782 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.375      ;
; 41.786 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.371      ;
; 41.791 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 8.365      ;
; 41.808 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1010                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 8.355      ;
; 41.918 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.239      ;
; 41.924 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.233      ;
; 41.928 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 8.233      ;
; 41.931 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.226      ;
; 42.009 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.148      ;
; 42.051 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.106      ;
; 42.113 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 8.044      ;
; 42.167 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.990      ;
; 42.169 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 7.992      ;
; 42.173 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.984      ;
; 42.174 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 7.987      ;
; 42.178 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 7.983      ;
; 42.235 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.922      ;
; 42.302 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 7.857      ;
; 42.310 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.847      ;
; 42.323 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.834      ;
; 42.328 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 7.833      ;
; 42.383 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.774      ;
; 42.409 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 7.752      ;
; 42.432 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.725      ;
; 42.451 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.706      ;
; 42.544 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 7.613      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.300 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[2]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 0.813      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                            ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.870      ;
; 0.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[29]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.872      ;
; 0.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.871      ;
; 0.362 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.873      ;
; 0.364 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.875      ;
; 0.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.878      ;
; 0.367 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.876      ;
; 0.370 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.881      ;
; 0.370 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.880      ;
; 0.371 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.880      ;
; 0.372 ; clkgen:clkgen0|sdram_rst_shr[0]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[1]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_sdram                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.882      ;
; 0.373 ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[8]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.874      ;
; 0.374 ; clkgen:clkgen0|sdram_rst_shr[11]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; clkgen:clkgen0|sdram_rst_shr[2]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[6]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.887      ;
; 0.377 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.887      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.385 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.897      ;
; 0.388 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.888      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.904      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.905      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.906      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.909      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.907      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.898      ;
; 0.401 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.912      ;
; 0.401 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.911      ;
; 0.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.911      ;
; 0.405 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 0.916      ;
; 0.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.412 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.912      ;
; 0.430 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 0.930      ;
; 0.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1]                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[28]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.875      ;
; 0.307 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[13]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.876      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[30]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.880      ;
; 0.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[15]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.883      ;
; 0.316 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[24]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.885      ;
; 0.323 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[9]                   ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.892      ;
; 0.327 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                          ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 0.897      ;
; 0.327 ; uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_is[7]                                                              ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.899      ;
; 0.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[10]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.900      ;
; 0.331 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                          ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 0.901      ;
; 0.337 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[26]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.906      ;
; 0.342 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[12]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.911      ;
; 0.342 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE               ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ               ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE               ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ               ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.577      ;
; 0.350 ; uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_is[0]                                                              ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.925      ;
; 0.351 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[11]                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.920      ;
; 0.352 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                          ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 0.922      ;
; 0.353 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[16]                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.922      ;
; 0.355 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][19]                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.384      ; 0.926      ;
; 0.357 ; simple_spi:spi2|fifo4:wfifo|wp[1]                                                                                   ; simple_spi:spi2|fifo4:wfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|fifo4:wfifo|gb                                                                                      ; simple_spi:spi2|fifo4:wfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|wcol                                                                                                ; simple_spi:spi2|wcol                                                                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|fifo4:rfifo|gb                                                                                      ; simple_spi:spi2|fifo4:rfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|fifo4:rfifo|wp[1]                                                                                   ; simple_spi:spi2|fifo4:rfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|tcnt[1]                                                                                             ; simple_spi:spi2|tcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|state[0]                                                                                            ; simple_spi:spi2|state[0]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|bcnt[1]                                                                                             ; simple_spi:spi2|bcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|state[1]                                                                                            ; simple_spi:spi2|state[1]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|cr[3]                                                                                           ; i2c_master_top:i2c0|cr[3]                                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|slave_mode                                                                                      ; i2c_master_top:i2c0|slave_mode                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                    ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|irq_flag                                                                                        ; i2c_master_top:i2c0|irq_flag                                                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|al                                                                                              ; i2c_master_top:i2c0|al                                                                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|sl_wait                                                    ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|sl_wait                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                           ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                           ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                             ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                            ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                            ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                            ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                         ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave           ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait              ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a  ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a  ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]            ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]            ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]            ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_act               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_act                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]            ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                    ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|fifo4:wfifo|rp[0]                                                                                   ; simple_spi:spi2|fifo4:wfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|fifo4:wfifo|rp[1]                                                                                   ; simple_spi:spi2|fifo4:wfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi0|ss_r[0]                                                                                             ; simple_spi:spi0|ss_r[0]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|ss_r[0]                                                                                             ; simple_spi:spi2|ss_r[0]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|fifo4:rfifo|rp[0]                                                                                   ; simple_spi:spi2|fifo4:rfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi2|fifo4:rfifo|rp[1]                                                                                   ; simple_spi:spi2|fifo4:rfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|fifo4:wfifo|wp[1]                                                                                   ; simple_spi:spi1|fifo4:wfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|fifo4:wfifo|gb                                                                                      ; simple_spi:spi1|fifo4:wfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|wcol                                                                                                ; simple_spi:spi1|wcol                                                                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|ss_r[0]                                                                                             ; simple_spi:spi1|ss_r[0]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|fifo4:rfifo|rp[1]                                                                                   ; simple_spi:spi1|fifo4:rfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|fifo4:rfifo|rp[0]                                                                                   ; simple_spi:spi1|fifo4:rfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|fifo4:rfifo|gb                                                                                      ; simple_spi:spi1|fifo4:rfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[3]                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[3]                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|srflop ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|srflop                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                           ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_top:uart16550_0|uart_regs:regs|lsr7r                                                                           ; uart_top:uart16550_0|uart_regs:regs|lsr7r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|cr[3]                                                                                           ; i2c_master_top:i2c1|cr[3]                                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|tcnt[1]                                                                                             ; simple_spi:spi1|tcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|fifo4:rfifo|wp[1]                                                                                   ; simple_spi:spi1|fifo4:rfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|state[0]                                                                                            ; simple_spi:spi1|state[0]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|bcnt[1]                                                                                             ; simple_spi:spi1|bcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; simple_spi:spi1|state[1]                                                                                            ; simple_spi:spi1|state[1]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|ack_out                                                    ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                         ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a  ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave           ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a  ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]            ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]            ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]            ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]            ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait              ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                    ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_master_top:i2c1|irq_flag                                                                                        ; i2c_master_top:i2c1|irq_flag                                                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_top:uart16550_0|uart_regs:regs|msr[0]                                                                          ; uart_top:uart16550_0|uart_regs:regs|msr[0]                                                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity                                                  ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                            ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.368 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|operation[3]                                                                                                                                                                                                                          ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.587      ;
; 0.373 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                                    ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[1]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[2]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[4]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[6]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[18]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[18]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[19]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[19]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[22]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[22]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[27]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[27]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[28]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[28]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[23]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[22]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[5]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[23]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[23]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[25]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[25]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync1                                                                                                                                                          ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync2                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync1                                                                                                                                                         ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync2                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[21]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[21]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[20]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[11]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.378 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|wr_reg                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                              ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.602 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[21]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.323      ;
; 14.602 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[12]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.323      ;
; 14.615 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_we_o                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.302      ;
; 14.636 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cyc_o                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.272      ;
; 14.636 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[4]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.272      ;
; 14.636 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[5]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.272      ;
; 14.636 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[8]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.272      ;
; 14.672 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[16]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 5.248      ;
; 14.675 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[19]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.240      ;
; 14.675 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[13]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.240      ;
; 14.675 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[14]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.240      ;
; 14.675 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[15]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.240      ;
; 14.680 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[15]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 5.229      ;
; 14.687 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg_cpu            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.238      ;
; 14.687 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_bp                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.238      ;
; 14.836 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[14]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.082      ;
; 14.836 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[10]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.082      ;
; 14.836 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[6]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.082      ;
; 14.836 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.082      ;
; 14.874 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|err_reg                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.054      ;
; 14.907 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wb_fsm_state                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.010      ;
; 14.907 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff1                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.010      ;
; 14.907 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff2                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.010      ;
; 14.907 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff2q                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.010      ;
; 14.988 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[1]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.929      ;
; 14.988 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[1]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.929      ;
; 14.988 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[3]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.929      ;
; 14.988 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[0]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.929      ;
; 14.988 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[2]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.929      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.917      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.917      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[1]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[2]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[3]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[4]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[5]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[6]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[7]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.918      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.920      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.920      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.918      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.918      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.918      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.918      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.920      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.920      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[0]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[1]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[2]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[3]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[4]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[5]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[6]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[8]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[9]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.915      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_o[2]                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 4.914      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[12]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.912      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[14]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.912      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[16]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.912      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[20]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.912      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[23]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[25]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[26]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[29]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[30]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[31]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.912      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[28]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.920      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[27]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[24]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[22]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.913      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[19]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.920      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[9]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[8]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.920      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[5]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[4]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[3]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.916      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff1                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.917      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.917      ;
; 14.995 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.917      ;
; 14.996 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[13]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.911      ;
; 14.996 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[21]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.917      ;
; 14.996 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[18]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.911      ;
; 14.996 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.911      ;
; 14.996 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[1]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.911      ;
; 14.996 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[0]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.911      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[15]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[8]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[7]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[9]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[10]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[22]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[21]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.998 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[23]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.929      ;
; 14.999 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.01                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.928      ;
; 14.999 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_stb_o                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.928      ;
; 14.999 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cyc_o                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.928      ;
; 14.999 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.00                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.928      ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.397      ;
; 91.357 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.583      ;
; 91.357 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.583      ;
; 91.357 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.583      ;
; 91.362 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.579      ;
; 91.363 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.577      ;
; 91.363 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.577      ;
; 91.363 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.577      ;
; 91.368 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.573      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.509      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.438 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.503      ;
; 91.445 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.495      ;
; 91.445 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.495      ;
; 91.445 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.495      ;
; 91.449 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.491      ;
; 91.449 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.491      ;
; 91.449 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.491      ;
; 91.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.491      ;
; 91.454 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.487      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.520 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.421      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.524 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.417      ;
; 91.527 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.413      ;
; 91.527 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.413      ;
; 91.527 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.413      ;
; 91.532 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.409      ;
; 91.593 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.347      ;
; 91.593 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.347      ;
; 91.599 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.341      ;
; 91.599 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.341      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.602 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.339      ;
; 91.606 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 8.333      ;
; 91.606 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 8.333      ;
; 91.611 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.329      ;
; 91.611 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.329      ;
; 91.611 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.329      ;
; 91.612 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 8.327      ;
; 91.612 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 8.327      ;
; 91.616 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.325      ;
; 91.625 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.315      ;
; 91.625 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.315      ;
; 91.625 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.315      ;
; 91.630 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.311      ;
; 91.641 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.288      ;
; 91.641 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.288      ;
; 91.647 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.282      ;
; 91.647 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 8.282      ;
; 91.681 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.259      ;
; 91.681 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.259      ;
; 91.685 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.255      ;
; 91.685 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 8.255      ;
; 91.686 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.255      ;
; 91.686 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.255      ;
; 91.686 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.255      ;
; 91.686 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.255      ;
; 91.686 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 8.255      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.285      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.717      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.717      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.717      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.735      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.735      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.735      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.735      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.735      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.788      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 2.828 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.052      ;
; 2.828 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.052      ;
; 2.828 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.052      ;
; 2.828 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.052      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.829 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.051      ;
; 2.887 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.110      ;
; 2.887 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.110      ;
; 2.887 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.110      ;
; 2.887 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.110      ;
; 2.913 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.137      ;
; 2.913 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.137      ;
; 2.913 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.137      ;
; 2.913 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.137      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.136      ;
; 2.972 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.195      ;
; 2.972 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.195      ;
; 2.972 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.195      ;
; 2.972 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 3.195      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.094 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 3.306      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.103 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.314      ;
; 3.156 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.383      ;
; 3.156 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 3.383      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[5]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[12]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[19]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[20]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[21]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[22]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[23]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[25]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[27]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[23]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[19]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[27]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.067      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[26]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.067      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[6]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.069      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[26]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.067      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.067      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[21]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.064      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[22]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.064      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[23]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[24]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[27]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[3]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[5]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[7]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[19]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[19]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[21]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.064      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[21]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.064      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[22]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[22]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[23]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[23]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[24]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[24]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[15]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[15]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[16]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[16]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[27]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[27]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[28]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.068      ;
; 2.829 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.062      ;
; 2.830 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[21]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.065      ;
; 2.830 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[4]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.065      ;
; 2.830 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[12]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.065      ;
; 2.830 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.065      ;
; 2.830 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[12]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.065      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.011          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|store              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|load               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.000          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.001          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[3]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.010          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|did_early_load_ack ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.831 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.100          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.072      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[30]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[24]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[31]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[29]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_du:or1200_du|dbg_bp_r                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.080      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.080      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[30]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[29]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[28]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[27]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[26]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[25]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[24]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[23]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[22]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.081      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.080      ;
; 2.839 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_du:or1200_du|dbg_stall_i_r                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.080      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[17]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.080      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[28]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.078      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[11]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.065      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.065      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[8]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.065      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[6]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.065      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.065      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[4]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.065      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[5]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.065      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[15]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.080      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[16]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.080      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[18]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.080      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[19]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.079      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[20]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.079      ;
; 2.840 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[14]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.080      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~13                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~16                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~24                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[0]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[10] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[11] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[12] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[13] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[14] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[15] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[16] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[17] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[18] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[19] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[1]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[20] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[21] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[22] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[23] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[24] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[25] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[26] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[27] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[28] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[29] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[2]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[30] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[31] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[3]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[4]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[5]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[6]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[7]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[8]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[9]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[10]   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[11]   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[13]   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[17]   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[18]   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[19]   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[20]   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[21]   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[2]                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[0]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[10]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[11]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[12]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[13]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[14]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[15]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[16]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[17]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[18]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[1]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[20]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[21]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[22]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[23]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[24]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[26]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[27]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[28]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[29]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[2]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[30]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[31]                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[3]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[4]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[5]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[6]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[7]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[8]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[9]                                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~0                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~11                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~12                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~2                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~23                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~26                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~27                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~28                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~29                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~3                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~30                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.738 ; 9.968        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.738 ; 9.968        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; 9.738 ; 9.968        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_we_reg                                               ;
; 9.739 ; 9.969        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.739 ; 9.969        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; 9.739 ; 9.969        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ram_block1a0~porta_we_reg                                               ;
; 9.739 ; 9.969        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 9.739 ; 9.969        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_hf71:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                      ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0                                                             ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.740 ; 9.970        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_we_reg                                                           ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a5~porta_address_reg0                                                     ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a5~porta_datain_reg0                                                      ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a5~porta_we_reg                                                           ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 9.741 ; 9.971        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_address_reg0                                            ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_datain_reg0                                             ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_we_reg                                                  ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_we_reg                                                           ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~porta_we_reg                                               ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                             ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg                                                                   ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                       ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_we_reg                                                                            ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                       ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_we_reg                                                                            ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~porta_we_reg                                                           ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a1~porta_address_reg0                                                     ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a1~porta_datain_reg0                                                      ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a1~porta_we_reg                                                           ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a8~porta_address_reg0                                                     ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a8~porta_datain_reg0                                                      ;
; 9.744 ; 9.974        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a8~porta_we_reg                                                           ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.745 ; 9.975        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|al                                                                                                                                                                                                                      ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[3]                                                                                                                                                                                                                   ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[0]                                                                                                                                                                                                                  ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[4]                                                                                                                                                                                                                  ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[5]                                                                                                                                                                                                                  ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[6]                                                                                                                                                                                                                  ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                     ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                    ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                    ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                   ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                    ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                   ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                        ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                        ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_txd                                                                                                                                                                           ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                            ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                            ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                            ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]                                                                                                                                         ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]                                                                                                                                         ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]                                                                                                                                         ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]                                                                                                                                         ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                      ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                                                                                     ;
; 9.746 ; 9.962        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.228 ; 10.228       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.253 ; 10.253       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[12]                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[13]                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[15]                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[0]                                                                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[10]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[12]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[13]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[17]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[1]                                                                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[21]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[22]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[23]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[27]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[30]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[31]                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[3]                                                                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[4]                                                                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[8]                                                                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync_tff1                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[16]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[17]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[18]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[19]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[20]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[21]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[22]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[23]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[24]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[25]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[26]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[27]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[28]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[29]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[30]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[31]                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[0]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[11]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[12]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[13]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[14]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[17]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[1]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[20]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[21]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[22]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[23]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[26]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[27]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[28]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[29]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[2]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[30]                                                                                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[3]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[0]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[10]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[11]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[14]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[16]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[17]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[18]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[19]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[1]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[20]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[21]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[22]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[23]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[24]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[25]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[26]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[27]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[28]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[29]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[2]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[30]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[31]                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[3]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[4]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[5]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[6]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[7]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[8]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[9]                                                                                                                                                         ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[14]                                                                                                                                                     ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[15]                                                                                                                                                     ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[16]                                                                                                                                                     ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[18]                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 4.621  ; 4.855  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; 6.112  ; 6.374  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.427  ; 7.091  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.760  ; 6.285  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.963  ; 6.528  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.836  ; 6.437  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 6.262  ; 6.806  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.056  ; 6.622  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.780  ; 6.311  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.755  ; 6.312  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.779  ; 6.383  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.299  ; 6.898  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 6.144  ; 6.744  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 6.329  ; 6.951  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 6.414  ; 7.030  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.994  ; 6.621  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.228  ; 6.848  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 6.427  ; 7.091  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 6.020  ; 6.570  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; 12.090 ; 12.152 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.564  ; 5.164  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.091  ; 4.634  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.564  ; 5.164  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.289  ; 4.902  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.351  ; 4.955  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.185  ; 4.691  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.862  ; 4.370  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.328  ; 4.871  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 4.538  ; 5.096  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; 2.647  ; 2.830  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; 2.647  ; 2.830  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; 2.340  ; 2.549  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; 1.882  ; 2.096  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; 2.200  ; 2.426  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 4.056  ; 4.562  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 4.132  ; 4.634  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 4.263  ; 4.818  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 4.095  ; 4.614  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; 4.345  ; 4.910  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; 2.259  ; 2.533  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; 4.439  ; 5.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; 4.272  ; 4.835  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 0.514  ; 0.276  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; -1.061 ; -1.285 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; -5.056 ; -5.584 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; -5.072 ; -5.584 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; -5.267 ; -5.818 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; -5.142 ; -5.731 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; -5.542 ; -6.063 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; -5.356 ; -5.908 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; -5.091 ; -5.609 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; -5.056 ; -5.589 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; -5.088 ; -5.678 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; -5.586 ; -6.172 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; -5.425 ; -6.003 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; -5.603 ; -6.201 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; -5.696 ; -6.299 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; -5.293 ; -5.906 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; -5.506 ; -6.102 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; -5.709 ; -6.357 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; -5.321 ; -5.858 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; -2.356 ; -2.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; -3.169 ; -3.656 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; -3.384 ; -3.906 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; -3.774 ; -4.339 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; -3.513 ; -4.084 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; -3.572 ; -4.135 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; -3.479 ; -3.964 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; -3.169 ; -3.656 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; -3.554 ; -4.056 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; -3.818 ; -4.352 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; -1.270 ; -1.477 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; -2.004 ; -2.181 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; -1.651 ; -1.833 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; -1.270 ; -1.477 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; -1.575 ; -1.794 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; -3.354 ; -3.838 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; -3.438 ; -3.929 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; -3.562 ; -4.106 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; -3.392 ; -3.889 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; -3.633 ; -4.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; -1.599 ; -1.861 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; -3.721 ; -4.292 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; -3.547 ; -4.110 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 11.139 ; 11.631 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.049  ; 4.023  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.022  ; 3.009  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.752  ; 2.737  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 2.932  ; 2.870  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.786  ; 3.864  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.394  ; 3.401  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.716  ; 3.779  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.089  ; 3.125  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.184  ; 3.165  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.911  ; 2.898  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.013  ; 3.027  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 4.049  ; 4.023  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 2.797  ; 2.769  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.428  ; 2.411  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 3.121  ; 3.119  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.430  ; 2.450  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.121  ; 3.119  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.691  ; 2.664  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.796  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 3.411  ; 3.478  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.417  ; 2.355  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.230  ; 2.173  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.128  ; 3.099  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 3.160  ; 3.150  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.928  ; 2.950  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.867  ; 2.871  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.870  ; 2.867  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.653  ; 2.631  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 3.411  ; 3.478  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.776  ; 2.744  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 3.250  ; 3.301  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 3.021  ; 3.002  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.404  ; 2.397  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 3.091  ; 3.067  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.990  ; 2.967  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.893  ; 2.912  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 3.354  ; 3.446  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 3.354  ; 3.446  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.943  ; 2.896  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.646  ; 2.607  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.314  ; 2.281  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.697  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 6.788  ; 6.581  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.367  ; 4.400  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 5.001  ; 4.952  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.816  ; 4.748  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.733  ; 4.661  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.523  ; 4.557  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.462  ; 6.230  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.103  ; 4.124  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.788  ; 6.581  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 5.421  ; 5.341  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 5.621  ; 5.532  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 5.440  ; 5.320  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 5.671  ; 5.638  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 4.802  ; 4.821  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 4.276  ; 4.412  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 4.814  ; 4.784  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 3.629  ; 3.613  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 4.370  ; 4.354  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 4.183  ; 4.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 4.765  ; 4.717  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 4.246  ; 4.222  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 4.546  ; 4.581  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 5.985  ; 5.853  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 8.900 ; 9.396 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 1.900 ; 1.882 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.476 ; 2.460 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.214 ; 2.196 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 2.387 ; 2.324 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.206 ; 3.278 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.831 ; 2.834 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.138 ; 3.195 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 2.537 ; 2.569 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 2.629 ; 2.607 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.364 ; 2.349 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.468 ; 2.478 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 3.216 ; 3.217 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 2.260 ; 2.230 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 1.900 ; 1.882 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 1.905 ; 1.921 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 1.905 ; 1.921 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.569 ; 2.564 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.159 ; 2.129 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.345 ;       ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 1.716 ; 1.658 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 1.895 ; 1.832 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 1.716 ; 1.658 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.574 ; 2.542 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.603 ; 2.591 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.386 ; 2.404 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.328 ; 2.329 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.329 ; 2.324 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.119 ; 2.094 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.847 ; 2.908 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.238 ; 2.203 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.692 ; 2.737 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.472 ; 2.451 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 1.880 ; 1.870 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.539 ; 2.512 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.443 ; 2.417 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.352 ; 2.368 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.398 ; 2.349 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.792 ; 2.877 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.398 ; 2.349 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.115 ; 2.074 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 1.796 ; 1.761 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;       ; 0.247 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.578 ; 3.596 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.834 ; 3.862 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.443 ; 4.392 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.265 ; 4.196 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.185 ; 4.112 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.986 ; 4.016 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 5.924 ; 5.687 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.578 ; 3.596 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.237 ; 6.024 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 4.454 ; 4.330 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 4.567 ; 4.413 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 4.152 ; 3.936 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 4.581 ; 4.439 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 4.269 ; 4.285 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 3.739 ; 3.871 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 4.279 ; 4.252 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 3.125 ; 3.107 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 3.837 ; 3.818 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 3.654 ; 3.657 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 4.216 ; 4.166 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 3.720 ; 3.694 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 4.001 ; 4.037 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 5.009 ; 4.979 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.549 ; 3.429 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 4.362 ; 4.240 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 4.362 ; 4.240 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.567 ; 3.434 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.549 ; 3.429 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.661 ; 3.539 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.977 ; 3.855 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.977 ; 3.855 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.981 ; 3.848 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.841 ; 3.708 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.845 ; 3.712 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.588 ; 3.455 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.588 ; 3.455 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 4.002 ; 3.869 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.588 ; 3.455 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.588 ; 3.455 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.661 ; 3.539 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.042 ; 3.922 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.577 ; 4.444 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.583 ; 4.450 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 5.003 ; 4.870 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.413 ; 4.280 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.034 ; 4.912 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.404 ; 6.005 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 4.042 ; 3.922 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.521 ; 7.122 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.970 ; 2.837 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.762 ; 3.640 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.762 ; 3.640 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 2.970 ; 2.837 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 2.977 ; 2.857 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.089 ; 2.967 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.392 ; 3.270 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.392 ; 3.270 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.368 ; 3.235 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.234 ; 3.101 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.237 ; 3.104 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 2.991 ; 2.858 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 2.991 ; 2.858 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.389 ; 3.256 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 2.991 ; 2.858 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 2.991 ; 2.858 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.089 ; 2.967 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.520 ; 3.400 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.011 ; 3.878 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.016 ; 3.883 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.419 ; 4.286 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.853 ; 3.720 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.478 ; 4.356 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.869 ; 5.470 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.520 ; 3.400 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.940 ; 6.541 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.584     ; 3.704     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 4.444     ; 4.566     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 4.444     ; 4.566     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.594     ; 3.727     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.584     ; 3.704     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.732     ; 3.854     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 4.072     ; 4.194     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 4.072     ; 4.194     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.999     ; 4.132     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.884     ; 4.017     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.887     ; 4.020     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.621     ; 3.754     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.621     ; 3.754     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 4.034     ; 4.167     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.621     ; 3.754     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.621     ; 3.754     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.732     ; 3.854     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.001     ; 4.121     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.510     ; 4.643     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.495     ; 4.628     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.868     ; 5.001     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.357     ; 4.490     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.965     ; 5.087     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.116     ; 6.515     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 4.001     ; 4.121     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.276     ; 7.675     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.991     ; 3.124     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.836     ; 3.958     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.836     ; 3.958     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 2.991     ; 3.124     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.006     ; 3.126     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.152     ; 3.274     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.479     ; 3.601     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.479     ; 3.601     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.379     ; 3.512     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.270     ; 3.403     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.272     ; 3.405     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.017     ; 3.150     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.017     ; 3.150     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.414     ; 3.547     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.017     ; 3.150     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.017     ; 3.150     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.152     ; 3.274     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.476     ; 3.596     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.941     ; 4.074     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.926     ; 4.059     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.285     ; 4.418     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.794     ; 3.927     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.407     ; 4.529     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.576     ; 5.975     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.476     ; 3.596     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.690     ; 7.089     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 52.95 MHz  ; 52.95 MHz       ; altera_reserved_tck                                      ;      ;
; 60.45 MHz  ; 60.45 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 127.15 MHz ; 127.15 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.673  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.135  ; 0.000         ;
; altera_reserved_tck                                      ; 40.558 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.293 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.298 ; 0.000         ;
; altera_reserved_tck                                      ; 0.311 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 15.212 ; 0.000         ;
; altera_reserved_tck                                      ; 48.986 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.790 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.508 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.742  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.709  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.742  ; 0.000         ;
; altera_reserved_tck                                      ; 49.498 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.673 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.148      ; 1.220      ;
; 0.677 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.148      ; 1.216      ;
; 0.677 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.148      ; 1.216      ;
; 0.678 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.148      ; 1.215      ;
; 0.830 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.197      ; 1.112      ;
; 0.832 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.197      ; 1.110      ;
; 0.834 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.197      ; 1.108      ;
; 0.843 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.197      ; 1.099      ;
; 0.866 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.176      ; 1.055      ;
; 0.866 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.138     ; 0.741      ;
; 0.867 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.138     ; 0.740      ;
; 0.867 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.138     ; 0.740      ;
; 0.868 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.138     ; 0.739      ;
; 0.868 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.136     ; 0.741      ;
; 0.869 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.138     ; 0.738      ;
; 0.869 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.138     ; 0.738      ;
; 0.869 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.137     ; 0.739      ;
; 0.870 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.136     ; 0.739      ;
; 0.873 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.136     ; 0.736      ;
; 0.887 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.138     ; 0.720      ;
; 0.980 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.127     ; 0.638      ;
; 0.991 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.128     ; 0.626      ;
; 0.998 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.137     ; 0.610      ;
; 0.998 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.137     ; 0.610      ;
; 0.998 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.136     ; 0.611      ;
; 0.999 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.137     ; 0.609      ;
; 0.999 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.136     ; 0.610      ;
; 1.008 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.127     ; 0.610      ;
; 1.010 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.127     ; 0.608      ;
; 1.266 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.148      ; 0.627      ;
; 3.457 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.487     ;
; 3.603 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.341     ;
; 3.647 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.288     ; 16.060     ;
; 3.677 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.267     ;
; 3.706 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.238     ;
; 3.706 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.238     ;
; 3.706 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.238     ;
; 3.706 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.238     ;
; 3.706 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.238     ;
; 3.706 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.238     ;
; 3.760 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 16.173     ;
; 3.784 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 16.162     ;
; 3.835 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 16.100     ;
; 3.852 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.092     ;
; 3.852 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.092     ;
; 3.852 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.092     ;
; 3.852 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.092     ;
; 3.852 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.092     ;
; 3.852 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.092     ;
; 3.893 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 16.060     ;
; 3.893 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 16.060     ;
; 3.894 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 16.044     ;
; 3.896 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.288     ; 15.811     ;
; 3.896 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.288     ; 15.811     ;
; 3.896 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.288     ; 15.811     ;
; 3.896 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.288     ; 15.811     ;
; 3.896 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.288     ; 15.811     ;
; 3.896 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.288     ; 15.811     ;
; 3.900 ; wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0|select[0]                                                                                                  ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 16.015     ;
; 3.906 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 16.034     ;
; 3.910 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 16.043     ;
; 3.910 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 16.043     ;
; 3.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.018     ;
; 3.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.018     ;
; 3.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.018     ;
; 3.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.018     ;
; 3.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.018     ;
; 3.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.018     ;
; 3.930 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 16.016     ;
; 3.947 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[13]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 15.997     ;
; 3.947 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[31]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 15.997     ;
; 3.974 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.286     ; 15.735     ;
; 3.991 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_freeze_prev                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 15.946     ;
; 3.999 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[18]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 15.946     ;
; 3.999 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[10]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 15.946     ;
; 3.999 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[30]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 15.946     ;
; 4.004 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 15.942     ;
; 4.009 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 15.924     ;
; 4.009 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 15.924     ;
; 4.009 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 15.924     ;
; 4.009 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 15.924     ;
; 4.009 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 15.924     ;
; 4.009 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 15.924     ;
; 4.011 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 15.935     ;
; 4.021 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[20]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 15.920     ;
; 4.028 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[11]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 15.918     ;
; 4.039 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 15.914     ;
; 4.039 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 15.914     ;
; 4.043 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[2]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 15.906     ;
; 4.043 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[9]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 15.906     ;
; 4.045 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[27]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 15.906     ;
; 4.045 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[26]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 15.906     ;
; 4.052 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 15.888     ;
; 4.054 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg[16]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 15.880     ;
; 4.056 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 15.897     ;
; 4.056 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 15.897     ;
; 4.061 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[21]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 15.888     ;
; 4.061 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[4]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 15.888     ;
; 4.061 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[12]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 15.888     ;
; 4.083 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 15.633     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.802      ;
; 2.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.802      ;
; 2.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.802      ;
; 2.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.802      ;
; 2.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.802      ;
; 2.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.802      ;
; 2.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.802      ;
; 2.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.714      ;
; 2.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.714      ;
; 2.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.714      ;
; 2.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.714      ;
; 2.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.714      ;
; 2.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.714      ;
; 2.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.714      ;
; 2.264 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.673      ;
; 2.268 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.669      ;
; 2.271 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.666      ;
; 2.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.656      ;
; 2.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.624      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.626      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.626      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.626      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.626      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.626      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.626      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.626      ;
; 2.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.617      ;
; 2.329 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.607      ;
; 2.339 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.598      ;
; 2.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.599      ;
; 2.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.599      ;
; 2.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.599      ;
; 2.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.599      ;
; 2.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.599      ;
; 2.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.599      ;
; 2.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.599      ;
; 2.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.590      ;
; 2.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.575      ;
; 2.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.575      ;
; 2.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.575      ;
; 2.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.575      ;
; 2.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.575      ;
; 2.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.575      ;
; 2.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.575      ;
; 2.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.539      ;
; 2.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.536      ;
; 2.410 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.534      ;
; 2.414 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.522      ;
; 2.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.527      ;
; 2.416 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.529      ;
; 2.417 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.527      ;
; 2.426 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.519      ;
; 2.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.517      ;
; 2.443 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.502      ;
; 2.444 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.500      ;
; 2.449 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.485      ;
; 2.456 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.478      ;
; 2.466 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.468      ;
; 2.473 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.468      ;
; 2.483 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.451      ;
; 2.485 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.456      ;
; 2.511 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.434      ;
; 2.512 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.432      ;
; 2.551 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 7.383      ;
; 2.570 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.380      ;
; 2.571 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.378      ;
; 2.582 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.368      ;
; 2.583 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.366      ;
; 2.604 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.336      ;
; 2.604 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.336      ;
; 2.604 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.336      ;
; 2.610 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.329      ;
; 2.622 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.317      ;
; 2.690 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.249      ;
; 2.690 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.249      ;
; 2.690 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.249      ;
; 2.698 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.248      ;
; 2.698 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.248      ;
; 2.698 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.248      ;
; 2.702 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.239      ;
; 2.707 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.234      ;
; 2.755 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.191      ;
; 2.776 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.169      ;
; 2.776 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.169      ;
; 2.776 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.169      ;
; 2.787 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.161      ;
; 2.787 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.161      ;
; 2.787 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.161      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
; 2.788 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.153      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 9.680      ;
; 40.588 ; adbg_top:dbg_if0|input_shift_reg[41]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 9.625      ;
; 40.860 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 9.351      ;
; 40.913 ; adbg_top:dbg_if0|input_shift_reg[25]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 9.295      ;
; 40.938 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 9.270      ;
; 41.054 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 9.157      ;
; 41.055 ; adbg_top:dbg_if0|input_shift_reg[35]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 9.153      ;
; 41.109 ; adbg_top:dbg_if0|input_shift_reg[45]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 9.104      ;
; 41.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 9.048      ;
; 41.196 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 9.015      ;
; 41.199 ; adbg_top:dbg_if0|input_shift_reg[33]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 9.009      ;
; 41.205 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 9.006      ;
; 41.213 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.995      ;
; 41.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 9.016      ;
; 41.262 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.950      ;
; 41.286 ; adbg_top:dbg_if0|input_shift_reg[31]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.922      ;
; 41.293 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.918      ;
; 41.334 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.877      ;
; 41.387 ; adbg_top:dbg_if0|input_shift_reg[43]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.825      ;
; 41.411 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.797      ;
; 41.485 ; adbg_top:dbg_if0|input_shift_reg[46]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.727      ;
; 41.511 ; adbg_top:dbg_if0|input_shift_reg[49]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.701      ;
; 41.520 ; adbg_top:dbg_if0|input_shift_reg[29]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.688      ;
; 41.547 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.664      ;
; 41.548 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.660      ;
; 41.549 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.659      ;
; 41.555 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.657      ;
; 41.565 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.646      ;
; 41.572 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.639      ;
; 41.584 ; adbg_top:dbg_if0|input_shift_reg[34]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.624      ;
; 41.589 ; adbg_top:dbg_if0|input_shift_reg[32]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.619      ;
; 41.594 ; adbg_top:dbg_if0|input_shift_reg[23]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.614      ;
; 41.602 ; adbg_top:dbg_if0|input_shift_reg[51]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.610      ;
; 41.648 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.563      ;
; 41.669 ; adbg_top:dbg_if0|input_shift_reg[36]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.539      ;
; 41.681 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.530      ;
; 41.697 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.515      ;
; 41.757 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.454      ;
; 41.773 ; adbg_top:dbg_if0|input_shift_reg[48]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.439      ;
; 41.776 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.435      ;
; 41.800 ; adbg_top:dbg_if0|input_shift_reg[30]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.408      ;
; 41.807 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.405      ;
; 41.819 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.393      ;
; 41.827 ; adbg_top:dbg_if0|input_shift_reg[39]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.385      ;
; 41.850 ; adbg_top:dbg_if0|input_shift_reg[50]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.362      ;
; 41.893 ; adbg_top:dbg_if0|input_shift_reg[47]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.319      ;
; 41.902 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.310      ;
; 41.904 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.307      ;
; 41.905 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.306      ;
; 41.933 ; adbg_top:dbg_if0|input_shift_reg[52]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.279      ;
; 41.999 ; adbg_top:dbg_if0|input_shift_reg[40]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.213      ;
; 42.000 ; adbg_top:dbg_if0|input_shift_reg[42]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.212      ;
; 42.018 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.194      ;
; 42.021 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.191      ;
; 42.035 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.176      ;
; 42.093 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.118      ;
; 42.149 ; adbg_top:dbg_if0|input_shift_reg[38]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.063      ;
; 42.157 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.055      ;
; 42.159 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 8.052      ;
; 42.186 ; adbg_top:dbg_if0|input_shift_reg[24]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 8.022      ;
; 42.200 ; adbg_top:dbg_if0|input_shift_reg[44]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.012      ;
; 42.220 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.991      ;
; 42.260 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.951      ;
; 42.286 ; adbg_top:dbg_if0|input_shift_reg[37]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 7.926      ;
; 42.289 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.922      ;
; 42.308 ; adbg_top:dbg_if0|input_shift_reg[26]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.900      ;
; 42.432 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.779      ;
; 42.456 ; adbg_top:dbg_if0|input_shift_reg[28]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.752      ;
; 42.485 ; adbg_top:dbg_if0|input_shift_reg[27]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.723      ;
; 42.538 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.673      ;
; 42.628 ; adbg_top:dbg_if0|input_shift_reg[21]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.580      ;
; 42.650 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.561      ;
; 42.656 ; adbg_top:dbg_if0|input_shift_reg[22]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.552      ;
; 42.668 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.541      ;
; 42.693 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.516      ;
; 42.703 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.506      ;
; 42.721 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.487      ;
; 42.771 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1010                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 7.444      ;
; 42.786 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.423      ;
; 42.791 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.418      ;
; 42.845 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.364      ;
; 42.851 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 7.362      ;
; 42.919 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.290      ;
; 42.944 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.265      ;
; 42.971 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.238      ;
; 43.014 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.195      ;
; 43.054 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.155      ;
; 43.064 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 7.149      ;
; 43.067 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 7.146      ;
; 43.071 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 7.142      ;
; 43.119 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.090      ;
; 43.182 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.027      ;
; 43.196 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.013      ;
; 43.202 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 7.011      ;
; 43.206 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 7.005      ;
; 43.243 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 6.966      ;
; 43.252 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 6.957      ;
; 43.278 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 6.935      ;
; 43.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 6.898      ;
; 43.348 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 6.861      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.293 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[2]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 0.750      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                            ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_sdram                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; clkgen:clkgen0|sdram_rst_shr[0]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[1]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; clkgen:clkgen0|sdram_rst_shr[11]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[8]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; clkgen:clkgen0|sdram_rst_shr[2]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[6]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.350 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[29]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.804      ;
; 0.350 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.804      ;
; 0.350 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.805      ;
; 0.351 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.805      ;
; 0.352 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.806      ;
; 0.355 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.809      ;
; 0.355 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.808      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.811      ;
; 0.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.813      ;
; 0.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.814      ;
; 0.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.806      ;
; 0.360 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.814      ;
; 0.363 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.817      ;
; 0.365 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.819      ;
; 0.373 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.827      ;
; 0.374 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.820      ;
; 0.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.836      ;
; 0.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.835      ;
; 0.383 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.836      ;
; 0.383 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.829      ;
; 0.385 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.838      ;
; 0.385 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.839      ;
; 0.386 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.840      ;
; 0.386 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.840      ;
; 0.388 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.841      ;
; 0.391 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.845      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.842      ;
; 0.413 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.859      ;
; 0.465 ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[15]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.298 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                        ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                            ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                        ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[13]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.816      ;
; 0.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[28]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.816      ;
; 0.309 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[30]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.819      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|fifo4:rfifo|gb                                                                                                 ; simple_spi:spi2|fifo4:rfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|fifo4:rfifo|wp[1]                                                                                              ; simple_spi:spi2|fifo4:rfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|tcnt[1]                                                                                                        ; simple_spi:spi2|tcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|state[0]                                                                                                       ; simple_spi:spi2|state[0]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|bcnt[1]                                                                                                        ; simple_spi:spi2|bcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|state[1]                                                                                                       ; simple_spi:spi2|state[1]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|slave_mode                                                                                                 ; i2c_master_top:i2c0|slave_mode                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi0|tcnt[1]                                                                                                        ; simple_spi:spi0|tcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|irq_flag                                                                                                   ; i2c_master_top:i2c0|irq_flag                                                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|sl_wait                                                               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|sl_wait                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                      ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                      ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                        ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                           ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                           ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                    ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                      ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a             ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a             ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_act                          ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_act                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi0|fifo4:rfifo|wp[1]                                                                                              ; simple_spi:spi0|fifo4:rfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|fifo4:wfifo|rp[0]                                                                                              ; simple_spi:spi2|fifo4:wfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|fifo4:wfifo|rp[1]                                                                                              ; simple_spi:spi2|fifo4:wfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi0|ss_r[0]                                                                                                        ; simple_spi:spi0|ss_r[0]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|ss_r[0]                                                                                                        ; simple_spi:spi2|ss_r[0]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|fifo4:rfifo|rp[0]                                                                                              ; simple_spi:spi2|fifo4:rfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi2|fifo4:rfifo|rp[1]                                                                                              ; simple_spi:spi2|fifo4:rfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|fifo4:wfifo|wp[1]                                                                                              ; simple_spi:spi1|fifo4:wfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|fifo4:wfifo|gb                                                                                                 ; simple_spi:spi1|fifo4:wfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|wcol                                                                                                           ; simple_spi:spi1|wcol                                                                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|ss_r[0]                                                                                                        ; simple_spi:spi1|ss_r[0]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|fifo4:rfifo|rp[1]                                                                                              ; simple_spi:spi1|fifo4:rfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|fifo4:rfifo|rp[0]                                                                                              ; simple_spi:spi1|fifo4:rfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|fifo4:rfifo|gb                                                                                                 ; simple_spi:spi1|fifo4:rfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                                       ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                                      ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                                      ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|srflop            ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|srflop                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                                      ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|lsr5r                                                                                      ; uart_top:uart16550_0|uart_regs:regs|lsr5r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|lsr6r                                                                                      ; uart_top:uart16550_0|uart_regs:regs|lsr6r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|lsr1r                                                                                      ; uart_top:uart16550_0|uart_regs:regs|lsr1r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|lsr7r                                                                                      ; uart_top:uart16550_0|uart_regs:regs|lsr7r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|cr[3]                                                                                                      ; i2c_master_top:i2c1|cr[3]                                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|tcnt[1]                                                                                                        ; simple_spi:spi1|tcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|fifo4:rfifo|wp[1]                                                                                              ; simple_spi:spi1|fifo4:rfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|state[0]                                                                                                       ; simple_spi:spi1|state[0]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|bcnt[1]                                                                                                        ; simple_spi:spi1|bcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; simple_spi:spi1|state[1]                                                                                                       ; simple_spi:spi1|state[1]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                               ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|ack_out                                                               ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                    ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a             ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                      ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a             ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                               ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_master_top:i2c1|irq_flag                                                                                                   ; i2c_master_top:i2c1|irq_flag                                                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity_error                                                       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity                                                             ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                           ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                           ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_push                                                             ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rframing_error                                                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                  ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                  ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                            ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.327 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|operation[3]                                                                                                                                                                                                                          ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.527      ;
; 0.334 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.335 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|wr_reg                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[1]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[19]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[19]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[22]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[22]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[27]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[27]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                                    ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[2]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[4]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[5]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[6]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[18]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[18]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[23]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[23]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[25]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[25]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[28]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[28]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[20]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[23]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[22]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[21]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[21]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync1                                                                                                                                                         ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync2                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[11]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 15.212 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[21]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 4.725      ;
; 15.212 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[12]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 4.725      ;
; 15.219 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_we_o                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.709      ;
; 15.242 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cyc_o                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.678      ;
; 15.242 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[4]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.678      ;
; 15.242 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[5]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.678      ;
; 15.242 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[8]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 4.678      ;
; 15.275 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[16]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.656      ;
; 15.276 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[19]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.650      ;
; 15.276 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[13]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.650      ;
; 15.276 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[14]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.650      ;
; 15.276 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[15]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.650      ;
; 15.280 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[15]                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 4.639      ;
; 15.288 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg_cpu                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.648      ;
; 15.288 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_bp                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.648      ;
; 15.317 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[14]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.611      ;
; 15.317 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[10]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.611      ;
; 15.317 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[6]                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.611      ;
; 15.317 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[2]                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.611      ;
; 15.359 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|err_reg                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.576      ;
; 15.386 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wb_fsm_state                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.542      ;
; 15.386 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff1                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.542      ;
; 15.386 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff2                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.542      ;
; 15.386 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff2q                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.542      ;
; 15.548 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[1]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.380      ;
; 15.548 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[1]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.380      ;
; 15.548 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[3]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.380      ;
; 15.548 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[0]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.380      ;
; 15.548 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[2]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.380      ;
; 15.554 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[3]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.374      ;
; 15.554 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[2]                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[15]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[8]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[7]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[9]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[10]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[22]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[21]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.00                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|sync1                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|sync2                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|syncprev                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.10                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.11                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[1]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[0]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:ack_sff|srflop   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:ack_sff|sync2    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:ack_sff|syncprev ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.374      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|sync1     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.373      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|sync2     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.373      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|syncprev  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.373      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff|sync1                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.370      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff|sync2                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.370      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff|syncprev                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.370      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state.01                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.370      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo|counter[0]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.370      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff|srflop    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.373      ;
; 15.555 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[23]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.01                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_stb_o                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cyc_o                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.00                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.10                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[2]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[2]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[3]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[0]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.379      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_wb:wb_interface|wb_cyc_is                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[4]                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[14]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[13]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[11]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[12]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[25]                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.380      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:ack_sff|sync1    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 4.374      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|strobe_toggle             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.375      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo|counter[1]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.370      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regA[1]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.370      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regA[0]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.370      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regA[2]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.370      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo|counter[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.370      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo|counter[3]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.370      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regA[3]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 4.370      ;
; 15.556 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|strobe_toggle              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 4.374      ;
; 15.558 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_du:or1200_du|drr[10]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.375      ;
; 15.558 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_du:or1200_du|drr[12]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 4.375      ;
; 15.558 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.364      ;
; 15.558 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset_csff                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.371      ;
; 15.558 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.371      ;
; 15.558 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.364      ;
; 15.558 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg_csff                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 4.371      ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.986 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.252      ;
; 92.173 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.775      ;
; 92.178 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.769      ;
; 92.178 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.769      ;
; 92.178 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.769      ;
; 92.178 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.770      ;
; 92.183 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.764      ;
; 92.183 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.764      ;
; 92.183 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.764      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.713      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.239 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.708      ;
; 92.250 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.697      ;
; 92.253 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.694      ;
; 92.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.691      ;
; 92.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.691      ;
; 92.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.691      ;
; 92.258 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.688      ;
; 92.258 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.688      ;
; 92.258 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.688      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.311 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.635      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.314 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.632      ;
; 92.315 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.633      ;
; 92.320 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.627      ;
; 92.320 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.627      ;
; 92.320 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.627      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.376 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.571      ;
; 92.389 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.558      ;
; 92.392 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.555      ;
; 92.392 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.555      ;
; 92.394 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.552      ;
; 92.394 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.552      ;
; 92.394 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.552      ;
; 92.397 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.550      ;
; 92.397 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.550      ;
; 92.403 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.543      ;
; 92.403 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.543      ;
; 92.408 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.540      ;
; 92.408 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.538      ;
; 92.408 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.538      ;
; 92.413 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.534      ;
; 92.413 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.534      ;
; 92.413 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.534      ;
; 92.430 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.506      ;
; 92.430 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.506      ;
; 92.435 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.501      ;
; 92.435 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.501      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
; 92.450 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.496      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.171      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.357      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.357      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.559      ;
; 1.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.574      ;
; 1.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.574      ;
; 1.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.574      ;
; 1.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.574      ;
; 1.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.574      ;
; 1.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.629      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.629      ;
; 2.576 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.781      ;
; 2.576 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.781      ;
; 2.576 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.781      ;
; 2.576 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.781      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.780      ;
; 2.627 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.831      ;
; 2.627 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.831      ;
; 2.627 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.831      ;
; 2.627 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.831      ;
; 2.673 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.878      ;
; 2.673 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.878      ;
; 2.673 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.878      ;
; 2.673 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.878      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.877      ;
; 2.724 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.928      ;
; 2.724 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.928      ;
; 2.724 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.928      ;
; 2.724 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.928      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.822 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 3.015      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.825 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.017      ;
; 2.884 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.092      ;
; 2.884 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.092      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[5]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[12]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[19]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[20]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[21]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[22]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[23]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[25]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[27]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[23]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[19]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[21]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.723      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.723      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[27]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.726      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[26]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.726      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[12]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.723      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.723      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[12]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.723      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[26]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.726      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.726      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[3]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[3]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[5]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[7]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[19]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[19]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[22]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[22]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[15]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[15]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[16]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[16]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[28]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.727      ;
; 2.508 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.720      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.011           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.730      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|store               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.731      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|load                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.731      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.000           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.731      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.001           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.731      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[21]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.723      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[22]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.723      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[23]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[24]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[27]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[21]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.723      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[21]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.723      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[23]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[23]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[24]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[24]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[27]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[27]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.727      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[2]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.730      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[3]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.730      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.010           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.731      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|did_early_load_ack  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.730      ;
; 2.509 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.100           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.731      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.723      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[13]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[31]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[29]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[13]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[31]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[29]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[10]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[9]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[11]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[13]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[18]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[26]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[14]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.721      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.721      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[7]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.721      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.728      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[10]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[7]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[12]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[12]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[13]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[13]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[26]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[26]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[28]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.727      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[10]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[11]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
; 2.517 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[11]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.726      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[16]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[17]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[18]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[19]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[20]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[21]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[22]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[23]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[24]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[25]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[26]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[27]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[28]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[29]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[30]   ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[31]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[2]                                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~13                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~16                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~24                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~26                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~27                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~28                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~29                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~30                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~31                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~32                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~33                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~34                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~35                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~36                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~37                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~38                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[0]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[10]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[11]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[12]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[13]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[14]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[15]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[1]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[2]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[3]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[4]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[5]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[6]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[7]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[8]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[9]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[10]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[12]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[22]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[0]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[10]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[11]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[12]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[13]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[14]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[15]   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[1]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[2]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[3]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[4]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[5]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[6]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[7]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[8]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[9]    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[10]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[11]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[13]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[17]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[18]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[19]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[20]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[21]     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[0]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[10] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[11] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[12] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[13] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[14] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[15] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[1]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[2]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[3]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[4]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[5]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[6]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[7]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[8]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[9]  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.774  ; 9.774        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.225 ; 10.225       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                              ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen_master                    ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen_slave                     ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_master                    ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                     ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_act                         ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_adr[0]                      ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_adr[6]                      ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_adr[7]                      ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_adr_received                ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                      ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                      ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                      ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                      ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_idle            ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a            ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wait_next_cmd_1 ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wait_next_cmd_2 ;
; 9.742 ; 9.958        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[10]                                                ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[14]                                                ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[2]                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[6]                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff1                                                  ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff2                                                  ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync_wbff2q                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wb_fsm_state                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|al                                                                                                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[0]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[1]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[2]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[3]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[4]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[5]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[6]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|cr[7]                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[0]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[1]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[2]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[3]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[4]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[5]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|ctr[6]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                      ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                      ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                          ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                          ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                          ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                          ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_txd                                                             ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                              ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                              ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                              ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                       ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                        ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                           ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_slave_ack                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                          ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                            ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.498 ; 49.714       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[26]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[27]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[28]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[29]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[30]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[31]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[27]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[28]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[29]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[30]                                                                                                                                                                               ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[31]                                                                                                                                                                               ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[0]                                                                                                                                          ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[1]                                                                                                                                          ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[2]                                                                                                                                          ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync1                                                                                                                        ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync2                                                                                                                        ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|syncprev                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                        ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[0]                                                                                                                                           ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[1]                                                                                                                                           ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[2]                                                                                                                                           ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[3]                                                                                                                                           ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync1                                                                                                                         ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync2                                                                                                                         ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|syncprev                                                                                                                      ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[0]                                                                                                                                                                              ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[1]                                                                                                                                                                              ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[2]                                                                                                                                                                              ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[3]                                                                                                                                                                              ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[4]                                                                                                                                                                              ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[5]                                                                                                                                                                              ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[6]                                                                                                                                                                              ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[1]                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[2]                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[3]                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                               ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[1]                                                                                                                                                                               ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[2]                                                                                                                                                                               ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[3]                                                                                                                                                                               ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[1]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[2]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[3]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                 ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                                                                                                                                                                ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[12]                                                                                                                                                        ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[13]                                                                                                                                                        ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[15]                                                                                                                                                        ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[0]                                                                                                                                                      ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[13]                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[17]                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[21]                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[22]                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[23]                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[27]                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[31]                                                                                                                                                     ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[3]                                                                                                                                                      ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[4]                                                                                                                                                      ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[8]                                                                                                                                                      ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync_tff1                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[22]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[23]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[26]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[27]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[29]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[30]                                                                                                                                                                       ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                                                                                                                                                                          ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]                                                                                                                                                                    ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]                                                                                                                                                                    ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]                                                                                                                                                                    ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]                                                                                                                                                                    ;
; 49.535 ; 49.719       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 4.432  ; 4.708  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; 6.100  ; 6.368  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 5.843  ; 6.392  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.226  ; 5.667  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.416  ; 5.900  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.300  ; 5.806  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.691  ; 6.127  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 5.505  ; 5.959  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.240  ; 5.692  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.227  ; 5.693  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.248  ; 5.757  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.726  ; 6.219  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 5.589  ; 6.060  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.759  ; 6.263  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.824  ; 6.348  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.444  ; 5.988  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.665  ; 6.170  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.843  ; 6.392  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.468  ; 5.915  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; 10.904 ; 11.022 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.986  ; 4.481  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.549  ; 4.001  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 3.986  ; 4.481  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 3.735  ; 4.232  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.784  ; 4.295  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.636  ; 4.051  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.344  ; 3.766  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.766  ; 4.221  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.968  ; 4.410  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; 2.341  ; 2.572  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; 2.341  ; 2.572  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; 2.064  ; 2.300  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; 1.660  ; 1.887  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; 1.942  ; 2.188  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 3.518  ; 3.923  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 3.584  ; 4.005  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 3.704  ; 4.168  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 3.563  ; 3.979  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; 3.791  ; 4.258  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; 2.002  ; 2.289  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; 3.868  ; 4.350  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; 3.712  ; 4.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 0.321  ; 0.062  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; -1.277 ; -1.536 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; -4.607 ; -5.048 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; -4.617 ; -5.048 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; -4.799 ; -5.272 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; -4.686 ; -5.181 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; -5.052 ; -5.474 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; -4.885 ; -5.329 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; -4.631 ; -5.072 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; -4.607 ; -5.057 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; -4.637 ; -5.135 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; -5.095 ; -5.577 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; -4.952 ; -5.409 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; -5.115 ; -5.604 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; -5.189 ; -5.701 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; -4.824 ; -5.356 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; -5.025 ; -5.514 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; -5.207 ; -5.743 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; -4.849 ; -5.286 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; -2.099 ; -2.286 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; -2.731 ; -3.138 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; -2.924 ; -3.362 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; -3.284 ; -3.751 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; -3.045 ; -3.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; -3.093 ; -3.572 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; -3.011 ; -3.412 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; -2.731 ; -3.138 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; -3.079 ; -3.502 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; -3.330 ; -3.756 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; -1.114 ; -1.336 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; -1.767 ; -1.993 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; -1.447 ; -1.663 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; -1.114 ; -1.336 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; -1.384 ; -1.625 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; -2.896 ; -3.287 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; -2.970 ; -3.382 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; -3.084 ; -3.538 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; -2.939 ; -3.341 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; -3.159 ; -3.610 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; -1.412 ; -1.691 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; -3.232 ; -3.696 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; -3.072 ; -3.541 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 10.403 ; 10.729 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 3.539  ; 3.421  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.597  ; 2.509  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.379  ; 2.309  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 2.546  ; 2.466  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.347  ; 3.329  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.978  ; 2.908  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.286  ; 3.248  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 2.689  ; 2.650  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 2.784  ; 2.698  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.530  ; 2.464  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.600  ; 2.497  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 3.539  ; 3.421  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 2.391  ; 2.293  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.094  ; 2.016  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.728  ; 2.657  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.089  ; 2.047  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.728  ; 2.657  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.301  ; 2.206  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.584  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.980  ; 2.940  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.052  ; 1.925  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 1.876  ; 1.758  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.728  ; 2.632  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.769  ; 2.698  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.508  ; 2.435  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.460  ; 2.367  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.457  ; 2.371  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.293  ; 2.231  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.980  ; 2.940  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.413  ; 2.315  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.852  ; 2.812  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.629  ; 2.546  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.063  ; 1.999  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.697  ; 2.623  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.616  ; 2.506  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.474  ; 2.387  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.953  ; 2.947  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.953  ; 2.947  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.560  ; 2.448  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.260  ; 2.138  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 1.945  ; 1.851  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.475  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 6.153  ; 5.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.003  ; 4.005  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.586  ; 4.457  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.419  ; 4.302  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.338  ; 4.236  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.128  ; 4.065  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 5.843  ; 5.486  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.771  ; 3.733  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.153  ; 5.803  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 4.915  ; 4.773  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 5.104  ; 4.957  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 4.974  ; 4.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 5.181  ; 5.090  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 4.351  ; 4.328  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 3.922  ; 3.978  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 4.308  ; 4.344  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 3.314  ; 3.273  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 4.010  ; 3.943  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 3.796  ; 3.837  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 4.377  ; 4.260  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 3.846  ; 3.787  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 4.115  ; 4.200  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 5.465  ; 5.341  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 8.177 ; 8.508 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 1.612 ; 1.534 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.098 ; 2.010 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 1.887 ; 1.817 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 2.047 ; 1.968 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 2.817 ; 2.796 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.462 ; 2.392 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 2.758 ; 2.718 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 2.185 ; 2.144 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 2.276 ; 2.190 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.030 ; 1.964 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.101 ; 1.999 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 2.777 ; 2.685 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 1.901 ; 1.802 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 1.612 ; 1.534 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 1.609 ; 1.565 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 1.609 ; 1.565 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.222 ; 2.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 1.813 ; 1.718 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.172 ;       ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 1.406 ; 1.289 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 1.576 ; 1.449 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 1.406 ; 1.289 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.222 ; 2.126 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.260 ; 2.189 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.013 ; 1.939 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 1.967 ; 1.874 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 1.963 ; 1.876 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 1.805 ; 1.742 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.464 ; 2.422 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 1.920 ; 1.822 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.342 ; 2.300 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.127 ; 2.045 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 1.584 ; 1.520 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.192 ; 2.118 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.115 ; 2.006 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 1.980 ; 1.893 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.061 ; 1.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.438 ; 2.430 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.061 ; 1.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 1.774 ; 1.653 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 1.473 ; 1.379 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;       ; 0.064 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.291 ; 3.252 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.516 ; 3.514 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.076 ; 3.948 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 3.915 ; 3.800 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.838 ; 3.737 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.637 ; 3.573 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 5.352 ; 4.992 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.291 ; 3.252 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 5.649 ; 5.296 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 4.041 ; 3.882 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 4.151 ; 3.952 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 3.805 ; 3.562 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 4.186 ; 4.010 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 3.864 ; 3.841 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 3.431 ; 3.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 3.821 ; 3.857 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 2.855 ; 2.812 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 3.523 ; 3.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 3.314 ; 3.356 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 3.875 ; 3.760 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 3.366 ; 3.306 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 3.619 ; 3.703 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.592 ; 4.520 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.094 ; 2.983 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.823 ; 3.681 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.823 ; 3.681 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.121 ; 2.996 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.094 ; 2.983 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.175 ; 3.033 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.462 ; 3.320 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.462 ; 3.320 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.500 ; 3.375 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.366 ; 3.241 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.369 ; 3.244 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.143 ; 3.018 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.143 ; 3.018 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.521 ; 3.396 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.143 ; 3.018 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.143 ; 3.018 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.175 ; 3.033 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.689 ; 3.578 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.179 ; 4.054 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.174 ; 4.049 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.573 ; 4.448 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.022 ; 3.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.595 ; 4.453 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.773 ; 5.311 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.689 ; 3.578 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.791 ; 6.329 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.581 ; 2.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.287 ; 3.145 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.287 ; 3.145 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 2.581 ; 2.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 2.583 ; 2.472 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 2.664 ; 2.522 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 2.940 ; 2.798 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 2.940 ; 2.798 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 2.945 ; 2.820 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 2.816 ; 2.691 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 2.819 ; 2.694 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 2.602 ; 2.477 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 2.602 ; 2.477 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 2.965 ; 2.840 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 2.602 ; 2.477 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 2.602 ; 2.477 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 2.664 ; 2.522 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.226 ; 3.115 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.667 ; 3.542 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.663 ; 3.538 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.045 ; 3.920 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.516 ; 3.391 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.098 ; 3.956 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.296 ; 4.834 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.226 ; 3.115 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.273 ; 5.811 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.034     ; 3.145     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.736     ; 3.878     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.736     ; 3.878     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.042     ; 3.167     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.034     ; 3.145     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.112     ; 3.254     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.410     ; 3.552     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.410     ; 3.552     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.401     ; 3.526     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.314     ; 3.439     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.317     ; 3.442     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.068     ; 3.193     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.068     ; 3.193     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.435     ; 3.560     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.068     ; 3.193     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.068     ; 3.193     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.112     ; 3.254     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.586     ; 3.697     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.072     ; 4.197     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.034     ; 4.159     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.413     ; 4.538     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.931     ; 4.056     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.405     ; 4.547     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.346     ; 5.808     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.586     ; 3.697     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.372     ; 6.834     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.500     ; 2.625     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.197     ; 3.339     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.197     ; 3.339     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 2.500     ; 2.625     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 2.521     ; 2.632     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 2.598     ; 2.740     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 2.885     ; 3.027     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 2.885     ; 3.027     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 2.845     ; 2.970     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 2.761     ; 2.886     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 2.764     ; 2.889     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 2.525     ; 2.650     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 2.525     ; 2.650     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 2.877     ; 3.002     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 2.525     ; 2.650     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 2.525     ; 2.650     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 2.598     ; 2.740     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.122     ; 3.233     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.559     ; 3.684     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.523     ; 3.648     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.887     ; 4.012     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.424     ; 3.549     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.911     ; 4.053     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 4.868     ; 5.330     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.122     ; 3.233     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 5.853     ; 6.315     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.070  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.158  ; 0.000         ;
; altera_reserved_tck                                      ; 44.054 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.145 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.149 ; 0.000         ;
; altera_reserved_tck                                      ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 16.721 ; 0.000         ;
; altera_reserved_tck                                      ; 49.642 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.496 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.610 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.752  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.416  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.749  ; 0.000         ;
; altera_reserved_tck                                      ; 49.310 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.070 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.081      ; 0.748      ;
; 1.071 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.081      ; 0.747      ;
; 1.074 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.081      ; 0.744      ;
; 1.079 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.081      ; 0.739      ;
; 1.150 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.106      ; 0.693      ;
; 1.156 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.106      ; 0.687      ;
; 1.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.106      ; 0.685      ;
; 1.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.096      ; 0.654      ;
; 1.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.106      ; 0.664      ;
; 1.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.094     ; 0.461      ;
; 1.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.094     ; 0.461      ;
; 1.183 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.094     ; 0.460      ;
; 1.183 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.094     ; 0.460      ;
; 1.194 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.094     ; 0.449      ;
; 1.195 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.092     ; 0.450      ;
; 1.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.093     ; 0.448      ;
; 1.197 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.093     ; 0.447      ;
; 1.197 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.092     ; 0.448      ;
; 1.198 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.093     ; 0.446      ;
; 1.200 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.092     ; 0.445      ;
; 1.260 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.086     ; 0.391      ;
; 1.267 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.086     ; 0.384      ;
; 1.269 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.093     ; 0.375      ;
; 1.270 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.093     ; 0.374      ;
; 1.271 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.093     ; 0.373      ;
; 1.271 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.092     ; 0.374      ;
; 1.271 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.092     ; 0.374      ;
; 1.277 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.086     ; 0.374      ;
; 1.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; -0.086     ; 0.372      ;
; 1.434 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.750        ; 0.081      ; 0.384      ;
; 9.550 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 10.403     ;
; 9.640 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 10.313     ;
; 9.707 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 10.246     ;
; 9.729 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.225     ;
; 9.729 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.225     ;
; 9.729 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.225     ;
; 9.729 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.225     ;
; 9.729 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.225     ;
; 9.729 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.225     ;
; 9.744 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 10.200     ;
; 9.796 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 10.161     ;
; 9.804 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 10.142     ;
; 9.807 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 10.137     ;
; 9.819 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.135     ;
; 9.819 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.135     ;
; 9.819 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.135     ;
; 9.819 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.135     ;
; 9.819 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.135     ;
; 9.819 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.135     ;
; 9.838 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 10.114     ;
; 9.886 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.068     ;
; 9.886 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.068     ;
; 9.886 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.068     ;
; 9.886 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.068     ;
; 9.886 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.068     ;
; 9.886 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 10.068     ;
; 9.886 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 10.071     ;
; 9.895 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg[16]                                                                                                         ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 10.050     ;
; 9.898 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 10.063     ;
; 9.898 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 10.063     ;
; 9.906 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 10.050     ;
; 9.908 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_freeze_prev                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 10.038     ;
; 9.909 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 10.052     ;
; 9.909 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 10.052     ;
; 9.918 ; wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0|select[0]                                                                                                  ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 10.012     ;
; 9.923 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 10.022     ;
; 9.923 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 10.022     ;
; 9.923 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 10.022     ;
; 9.923 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 10.022     ;
; 9.923 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 10.022     ;
; 9.923 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 10.022     ;
; 9.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[13]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 10.030     ;
; 9.926 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[31]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 10.030     ;
; 9.928 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[12]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 10.024     ;
; 9.938 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_stb_o                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 10.001     ;
; 9.953 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 10.004     ;
; 9.954 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[18]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 10.003     ;
; 9.954 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[10]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 10.003     ;
; 9.954 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[30]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 10.003     ;
; 9.960 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.01                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 9.979      ;
; 9.973 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[11]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 9.985      ;
; 9.976 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[20]                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 9.978      ;
; 9.982 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 9.816      ;
; 9.983 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 9.964      ;
; 9.983 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 9.964      ;
; 9.983 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 9.964      ;
; 9.983 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 9.964      ;
; 9.983 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 9.964      ;
; 9.983 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[3]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 9.964      ;
; 9.986 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 9.959      ;
; 9.986 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 9.959      ;
; 9.986 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 9.959      ;
; 9.986 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 9.959      ;
; 9.986 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 9.959      ;
; 9.986 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 9.959      ;
; 9.988 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[8]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 9.955      ;
; 9.988 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 9.973      ;
; 9.988 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 9.973      ;
; 9.990 ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[13]                                                                                                                                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 9.958      ;
; 9.991 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                                ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.00                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 9.948      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.792      ;
; 5.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.792      ;
; 5.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.792      ;
; 5.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.792      ;
; 5.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.792      ;
; 5.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.792      ;
; 5.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.792      ;
; 5.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.781      ;
; 5.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.781      ;
; 5.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.781      ;
; 5.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.781      ;
; 5.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.781      ;
; 5.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.781      ;
; 5.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.781      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.769      ;
; 5.191 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.758      ;
; 5.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.758      ;
; 5.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.758      ;
; 5.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.758      ;
; 5.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.758      ;
; 5.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.758      ;
; 5.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.758      ;
; 5.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.758      ;
; 5.199 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.751      ;
; 5.201 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.748      ;
; 5.209 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.740      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.744      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.744      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.744      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.744      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.744      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.744      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.744      ;
; 5.211 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 4.737      ;
; 5.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.736      ;
; 5.219 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.735      ;
; 5.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.730      ;
; 5.224 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.725      ;
; 5.229 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.723      ;
; 5.232 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.719      ;
; 5.234 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.721      ;
; 5.237 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.717      ;
; 5.239 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.714      ;
; 5.239 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.712      ;
; 5.252 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.703      ;
; 5.252 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.702      ;
; 5.254 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.700      ;
; 5.260 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.696      ;
; 5.261 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.689      ;
; 5.267 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.688      ;
; 5.267 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.689      ;
; 5.271 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.678      ;
; 5.275 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.682      ;
; 5.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.668      ;
; 5.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.668      ;
; 5.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.668      ;
; 5.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.668      ;
; 5.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.668      ;
; 5.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.668      ;
; 5.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.668      ;
; 5.282 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.675      ;
; 5.286 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.663      ;
; 5.291 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.658      ;
; 5.299 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.655      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.645      ;
; 5.314 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.641      ;
; 5.320 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.627      ;
; 5.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.624      ;
; 5.335 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.612      ;
; 5.343 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.606      ;
; 5.350 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.599      ;
; 5.362 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.588      ;
; 5.362 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.588      ;
; 5.362 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.588      ;
; 5.372 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.577      ;
; 5.372 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.577      ;
; 5.372 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.577      ;
; 5.377 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[23]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.572      ;
; 5.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.565      ;
; 5.382 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[23]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.567      ;
; 5.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.554      ;
; 5.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.554      ;
; 5.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.554      ;
; 5.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.540      ;
; 5.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.540      ;
; 5.415 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.540      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.528      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.528      ;
; 5.427 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.528      ;
; 5.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.517      ;
; 5.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.517      ;
; 5.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.517      ;
; 5.462 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.487      ;
; 5.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.486      ;
; 5.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.486      ;
; 5.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.486      ;
; 5.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.486      ;
; 5.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.486      ;
; 5.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.486      ;
; 5.465 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 4.486      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 6.375      ;
; 44.079 ; adbg_top:dbg_if0|input_shift_reg[41]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 6.333      ;
; 44.283 ; adbg_top:dbg_if0|input_shift_reg[25]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 6.125      ;
; 44.299 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 6.111      ;
; 44.351 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 6.057      ;
; 44.425 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.985      ;
; 44.444 ; adbg_top:dbg_if0|input_shift_reg[35]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.964      ;
; 44.456 ; adbg_top:dbg_if0|input_shift_reg[45]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 5.956      ;
; 44.505 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.905      ;
; 44.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 5.912      ;
; 44.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 5.908      ;
; 44.525 ; adbg_top:dbg_if0|input_shift_reg[33]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.883      ;
; 44.531 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.879      ;
; 44.531 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.877      ;
; 44.577 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.833      ;
; 44.583 ; adbg_top:dbg_if0|input_shift_reg[31]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.825      ;
; 44.583 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.827      ;
; 44.607 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 5.802      ;
; 44.652 ; adbg_top:dbg_if0|input_shift_reg[43]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.759      ;
; 44.674 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.734      ;
; 44.707 ; adbg_top:dbg_if0|input_shift_reg[46]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.704      ;
; 44.727 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 5.682      ;
; 44.736 ; adbg_top:dbg_if0|input_shift_reg[29]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.672      ;
; 44.749 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.659      ;
; 44.752 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.656      ;
; 44.754 ; adbg_top:dbg_if0|input_shift_reg[49]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.657      ;
; 44.772 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.638      ;
; 44.772 ; adbg_top:dbg_if0|input_shift_reg[34]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.636      ;
; 44.773 ; adbg_top:dbg_if0|input_shift_reg[32]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.635      ;
; 44.774 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.636      ;
; 44.784 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.627      ;
; 44.793 ; adbg_top:dbg_if0|input_shift_reg[23]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.615      ;
; 44.817 ; adbg_top:dbg_if0|input_shift_reg[51]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.594      ;
; 44.818 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.592      ;
; 44.835 ; adbg_top:dbg_if0|input_shift_reg[36]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.573      ;
; 44.854 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.556      ;
; 44.868 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.543      ;
; 44.891 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.519      ;
; 44.911 ; adbg_top:dbg_if0|input_shift_reg[30]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.497      ;
; 44.914 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.496      ;
; 44.925 ; adbg_top:dbg_if0|input_shift_reg[48]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.486      ;
; 44.940 ; adbg_top:dbg_if0|input_shift_reg[39]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.471      ;
; 44.946 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.465      ;
; 44.951 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.460      ;
; 44.969 ; adbg_top:dbg_if0|input_shift_reg[50]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.442      ;
; 45.008 ; adbg_top:dbg_if0|input_shift_reg[47]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.403      ;
; 45.012 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.399      ;
; 45.029 ; adbg_top:dbg_if0|input_shift_reg[52]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.382      ;
; 45.054 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.357      ;
; 45.055 ; adbg_top:dbg_if0|input_shift_reg[42]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.356      ;
; 45.055 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.356      ;
; 45.056 ; adbg_top:dbg_if0|input_shift_reg[40]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.355      ;
; 45.079 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.332      ;
; 45.081 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.330      ;
; 45.104 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 5.305      ;
; 45.140 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.271      ;
; 45.167 ; adbg_top:dbg_if0|input_shift_reg[24]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.241      ;
; 45.172 ; adbg_top:dbg_if0|input_shift_reg[38]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.239      ;
; 45.176 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.235      ;
; 45.200 ; adbg_top:dbg_if0|input_shift_reg[44]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.211      ;
; 45.205 ; adbg_top:dbg_if0|input_shift_reg[26]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.203      ;
; 45.214 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.197      ;
; 45.217 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 5.192      ;
; 45.225 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.185      ;
; 45.236 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.174      ;
; 45.251 ; adbg_top:dbg_if0|input_shift_reg[37]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.160      ;
; 45.357 ; adbg_top:dbg_if0|input_shift_reg[28]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.051      ;
; 45.384 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.027      ;
; 45.389 ; adbg_top:dbg_if0|input_shift_reg[27]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 5.019      ;
; 45.399 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 5.011      ;
; 45.463 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.945      ;
; 45.467 ; adbg_top:dbg_if0|input_shift_reg[22]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.941      ;
; 45.484 ; adbg_top:dbg_if0|input_shift_reg[21]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.924      ;
; 45.490 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 4.921      ;
; 45.524 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.884      ;
; 45.535 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1010                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 4.879      ;
; 45.538 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.870      ;
; 45.556 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.852      ;
; 45.617 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 4.795      ;
; 45.624 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.784      ;
; 45.667 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.741      ;
; 45.685 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.723      ;
; 45.692 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.716      ;
; 45.694 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.714      ;
; 45.742 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 4.670      ;
; 45.754 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 4.658      ;
; 45.759 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.649      ;
; 45.763 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.645      ;
; 45.773 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 4.639      ;
; 45.798 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.610      ;
; 45.821 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 4.590      ;
; 45.837 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.571      ;
; 45.845 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 4.567      ;
; 45.845 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.563      ;
; 45.847 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.561      ;
; 45.885 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.523      ;
; 45.908 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 4.504      ;
; 45.921 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.487      ;
; 45.970 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.438      ;
; 45.977 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 4.431      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.145 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[13]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.471      ;
; 0.148 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[28]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[30]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.474      ;
; 0.152 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[15]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[9]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[24]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_is[7]                                                                         ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.484      ;
; 0.157 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[10]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.483      ;
; 0.159 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][19]                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.487      ;
; 0.161 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                     ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[12]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[1][18]                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                     ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[16]                                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.488      ;
; 0.164 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[26]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_is[0]                                                                         ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.497      ;
; 0.167 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[11]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.493      ;
; 0.172 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                                     ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[15]                                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.499      ;
; 0.178 ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                     ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.507      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                        ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                            ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                        ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; simple_spi:spi2|fifo4:rfifo|wp[1]                                                                                              ; simple_spi:spi2|fifo4:rfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; simple_spi:spi2|tcnt[1]                                                                                                        ; simple_spi:spi2|tcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a             ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a             ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; simple_spi:spi2|fifo4:wfifo|rp[0]                                                                                              ; simple_spi:spi2|fifo4:wfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; simple_spi:spi2|fifo4:wfifo|rp[1]                                                                                              ; simple_spi:spi2|fifo4:wfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                    ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_SL_WAIT                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                               ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|sl_wait                                                               ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|sl_wait                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi0|fifo4:rfifo|gb                                                                                                 ; simple_spi:spi0|fifo4:rfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|fifo4:wfifo|wp[1]                                                                                              ; simple_spi:spi2|fifo4:wfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|fifo4:wfifo|gb                                                                                                 ; simple_spi:spi2|fifo4:wfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|wcol                                                                                                           ; simple_spi:spi2|wcol                                                                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|fifo4:rfifo|gb                                                                                                 ; simple_spi:spi2|fifo4:rfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|first_req                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|first_req                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|state[0]                                                                                                       ; simple_spi:spi2|state[0]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|bcnt[1]                                                                                                        ; simple_spi:spi2|bcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|state[1]                                                                                                       ; simple_spi:spi2|state[1]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|slave_mode                                                                                                 ; i2c_master_top:i2c0|slave_mode                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|ack_out                                                               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|irq_flag                                                                                                   ; i2c_master_top:i2c0|irq_flag                                                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                      ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                      ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_act                          ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_act                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                       ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                               ; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|fifo4:rfifo|rp[0]                                                                                              ; simple_spi:spi2|fifo4:rfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi2|fifo4:rfifo|rp[1]                                                                                              ; simple_spi:spi2|fifo4:rfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|fifo4:wfifo|wp[1]                                                                                              ; simple_spi:spi1|fifo4:wfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|fifo4:wfifo|gb                                                                                                 ; simple_spi:spi1|fifo4:wfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|wcol                                                                                                           ; simple_spi:spi1|wcol                                                                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|fifo4:rfifo|rp[1]                                                                                              ; simple_spi:spi1|fifo4:rfifo|rp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|fifo4:rfifo|rp[0]                                                                                              ; simple_spi:spi1|fifo4:rfifo|rp[0]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|fifo4:rfifo|gb                                                                                                 ; simple_spi:spi1|fifo4:rfifo|gb                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                                       ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                                      ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                                      ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart16550_0|uart_wb:wb_interface|wre                                                                                  ; uart_top:uart16550_0|uart_wb:wb_interface|wre                                                                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart16550_0|uart_regs:regs|lsr1r                                                                                      ; uart_top:uart16550_0|uart_regs:regs|lsr1r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart16550_0|uart_regs:regs|lsr7r                                                                                      ; uart_top:uart16550_0|uart_regs:regs|lsr7r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|cr[3]                                                                                                      ; i2c_master_top:i2c1|cr[3]                                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|tcnt[1]                                                                                                        ; simple_spi:spi1|tcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|fifo4:rfifo|wp[1]                                                                                              ; simple_spi:spi1|fifo4:rfifo|wp[1]                                                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|state[0]                                                                                                       ; simple_spi:spi1|state[0]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|bcnt[1]                                                                                                        ; simple_spi:spi1|bcnt[1]                                                                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_spi:spi1|state[1]                                                                                                       ; simple_spi:spi1|state[1]                                                                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                               ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|ack_out                                                               ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a             ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                      ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a             ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[1]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[2]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[3]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_cnt[0]                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart16550_0|uart_regs:regs|lsr0r                                                                                      ; uart_top:uart16550_0|uart_regs:regs|lsr0r                                                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|slave_mode                                                                                                 ; i2c_master_top:i2c1|slave_mode                                                                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c1|irq_flag                                                                                                   ; i2c_master_top:i2c1|irq_flag                                                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity_error                                                       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.149 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[2]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.438      ;
; 0.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.470      ;
; 0.183 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.470      ;
; 0.184 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[29]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.471      ;
; 0.185 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.473      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                            ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE                                                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.474      ;
; 0.188 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.475      ;
; 0.188 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.475      ;
; 0.189 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.476      ;
; 0.189 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.477      ;
; 0.191 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.478      ;
; 0.191 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.478      ;
; 0.192 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.474      ;
; 0.192 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.480      ;
; 0.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_sdram                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; clkgen:clkgen0|sdram_rst_shr[0]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[1]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.482      ;
; 0.194 ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; clkgen:clkgen0|sdram_rst_shr[11]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[8]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; clkgen:clkgen0|sdram_rst_shr[2]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.483      ;
; 0.196 ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                  ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                   ; clkgen:clkgen0|sdram_rst_shr[6]                                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.480      ;
; 0.200 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.489      ;
; 0.203 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.490      ;
; 0.203 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.490      ;
; 0.203 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.490      ;
; 0.203 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.485      ;
; 0.205 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.492      ;
; 0.205 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.493      ;
; 0.206 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.493      ;
; 0.206 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.493      ;
; 0.206 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.494      ;
; 0.209 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.491      ;
; 0.209 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.213 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.219 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.501      ;
; 0.266 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1]                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                             ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                            ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[27]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[27]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[28]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[28]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[2]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[18]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[18]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[19]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[19]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                                    ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[23]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[22]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[1]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[4]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[5]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[6]                                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[21]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[21]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[22]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[22]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[23]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[23]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[25]                                                                                                                                                                                                                ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[25]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync1                                                                                                                                                          ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync2                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync1                                                                                                                                                         ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync2                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                                                         ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[20]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|operation[3]                                                                                                                                                                                                                          ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[11]                                                                                                                                                                                                        ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                                                                                                                                                                                  ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                                 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                                                                                                                                                                                           ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                     ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                               ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 16.721 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[21]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 3.228      ;
; 16.721 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[12]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 3.228      ;
; 16.723 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_we_o                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.220      ;
; 16.738 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cyc_o                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.200      ;
; 16.738 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[4]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.200      ;
; 16.738 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[5]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.200      ;
; 16.738 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[8]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 3.200      ;
; 16.763 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[16]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.181      ;
; 16.764 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[19]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 3.176      ;
; 16.764 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[13]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 3.176      ;
; 16.764 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[14]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 3.176      ;
; 16.764 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[15]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 3.176      ;
; 16.764 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[15]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 3.170      ;
; 16.771 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg_cpu            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 3.178      ;
; 16.771 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_bp                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 3.178      ;
; 16.944 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[1]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.999      ;
; 16.944 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[1]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.999      ;
; 16.944 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[3]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.999      ;
; 16.944 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[0]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.999      ;
; 16.944 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[2]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.999      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.01                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_stb_o                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cyc_o                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.00                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.10                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[2]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[2]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[3]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[0]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.986      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.986      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[1]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[2]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[3]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[4]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[5]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[6]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[7]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.985      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[15]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[14]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.999      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[13]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.999      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[8]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[7]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[9]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[10]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[11]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.999      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[12]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.999      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[22]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[21]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[25]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.999      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[12]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 2.983      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[14]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 2.983      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[16]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 2.983      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[20]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 2.983      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_out_reg[31]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 2.983      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff1                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.986      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.986      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.986      ;
; 16.949 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[23]                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.998      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_wb:wb_interface|wb_cyc_is                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.998      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset_csff           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 2.992      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 2.992      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg_csff           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 2.992      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.985      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 2.987      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 2.987      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.985      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.985      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.985      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.985      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 2.987      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 2.987      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[0]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[1]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[2]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[3]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[4]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[5]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[6]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[8]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[9]                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 2.984      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_o[2]                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 2.982      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[4]                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.998      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.00                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|sync1                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|sync2                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|syncprev                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.10                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.11                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[1]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
; 16.950 ; clkgen:clkgen0|wb_rst_shr[15] ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[0]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.993      ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.787      ;
; 95.061 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.897      ;
; 95.061 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.897      ;
; 95.083 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.873      ;
; 95.083 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.873      ;
; 95.083 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.873      ;
; 95.083 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.873      ;
; 95.083 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.873      ;
; 95.083 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.873      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.109 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.848      ;
; 95.141 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.816      ;
; 95.142 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.815      ;
; 95.150 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.808      ;
; 95.163 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.792      ;
; 95.163 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.792      ;
; 95.163 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.792      ;
; 95.163 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.792      ;
; 95.163 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.792      ;
; 95.163 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.792      ;
; 95.172 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.784      ;
; 95.172 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.784      ;
; 95.172 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.784      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.189 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[7]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.767      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.190 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[4]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.766      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.198 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[8]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.759      ;
; 95.207 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.751      ;
; 95.209 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.747      ;
; 95.209 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.747      ;
; 95.209 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.747      ;
; 95.209 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.747      ;
; 95.220 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.736      ;
; 95.220 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.736      ;
; 95.220 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.736      ;
; 95.220 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.736      ;
; 95.228 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.729      ;
; 95.229 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.727      ;
; 95.229 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.727      ;
; 95.229 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.727      ;
; 95.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.723      ;
; 95.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.715      ;
; 95.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[9]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.715      ;
; 95.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.715      ;
; 95.234 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[10]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.715      ;
; 95.250 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.705      ;
; 95.250 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.705      ;
; 95.250 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[6]                                                                                                                                                                                                                       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 4.705      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
; 95.255 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[11]                                                                                                                                                                                                                      ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.702      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.615      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.826      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.826      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.949      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.949      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.949      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.969      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.569 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.690      ;
; 1.571 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.694      ;
; 1.571 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.694      ;
; 1.571 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.694      ;
; 1.571 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.694      ;
; 1.599 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.599 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.721      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.619 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.741      ;
; 1.621 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.745      ;
; 1.621 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.745      ;
; 1.621 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.745      ;
; 1.621 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.745      ;
; 1.649 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.772      ;
; 1.649 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.772      ;
; 1.649 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.772      ;
; 1.649 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.772      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.696 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.809      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.698 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.812      ;
; 1.742 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.868      ;
; 1.742 ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                   ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.868      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.011          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[5]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[12]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[19]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[20]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[21]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[22]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[23]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[25]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[27]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|store              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|load               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.000          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.001          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[21]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.741      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[4]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.741      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[12]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.741      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.741      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[12]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.741      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[3]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.010          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|did_early_load_ack ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.739      ;
; 1.610 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.100          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.749      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[16]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[27]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[26]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[6]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[3]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[5]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[6]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[26]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[21]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.741      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[22]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.741      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[23]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[24]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[27]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[3]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[5]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[7]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[19]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[19]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[21]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.741      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[21]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.741      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[22]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[22]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[23]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[23]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[24]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[24]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[15]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[15]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[16]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[16]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[27]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[27]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.745      ;
; 1.611 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[28]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.746      ;
; 1.612 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[23]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.746      ;
; 1.612 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[19]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.746      ;
; 1.612 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.746      ;
; 1.612 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.746      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[28]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[19]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.752      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[20]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.752      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[14]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.754      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.755      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[26]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.754      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[27]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.752      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[22]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.754      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[21]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.754      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[2]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.743      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[8]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.744      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[9]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.743      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[16]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.743      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[17]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.743      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|err_saved[0]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.754      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|err_saved[1]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.754      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[20]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.744      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[18]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.744      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|err_saved[2]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.754      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[19]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.744      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.747      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cache_inhibit      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|last_eval_miss     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|hitmiss_eval       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.750      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[24]                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.747      ;
; 1.616 ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_rst_o ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[8]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.749      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[1]                                                                                                                                                                                   ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[2]                                                                                                                                                                                   ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[0]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[10]                                                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[11]                                                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[15]                                                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[1]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[2]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[6]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[8]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkgen:clkgen0|sdram_rst_shr[9]                                                                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                                                                                                                                                    ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                                    ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]                                                                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[16]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[17]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[18]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[19]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[20]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[21]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[22]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[23]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[24]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[25]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[26]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[27]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[28]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[29]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[30]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[31]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.ACTIVATE                                                                                                                                                                      ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.PRE                                                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.READ                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~13                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~16                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~23                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~24                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~26                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~27                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~28                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~29                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~30                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~31                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~32                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~33                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~34                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~35                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~36                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~37                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~38                                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[0]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[10]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[11]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[12]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[13]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[14]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[15]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[16]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[17]                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.459  ; 9.459        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.541 ; 10.541       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_we_reg                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ram_block1a0~porta_we_reg                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_we_reg                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~porta_we_reg                                               ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                             ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg                                                                   ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_hf71:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_address_reg0                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_we_reg                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a5~porta_address_reg0                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a5~porta_we_reg                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_we_reg                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_we_reg                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_we_reg                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~porta_datain_reg0                                             ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ram_block1a0~portb_address_reg0                                         ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a1~porta_address_reg0                                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a1~porta_we_reg                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a5~porta_datain_reg0                                                      ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a8~porta_address_reg0                                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a8~porta_we_reg                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~porta_we_reg                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a5~portb_address_reg0                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~portb_address_reg0                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0                                         ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ram_block1a0~portb_address_reg0                                            ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a1~porta_datain_reg0                                                      ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a8~porta_datain_reg0                                                      ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ram_block1a0~portb_address_reg0                                                     ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a1~portb_address_reg0                                                     ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~portb_address_reg0                                                     ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a8~portb_address_reg0                                                     ;
; 9.780 ; 10.010       ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ram_block1a0~portb_address_reg0                                                     ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen_slave                                                                                                                                   ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen_slave                                                                                                                                   ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_idle                                                                                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_rd_a                                                                                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wait_next_cmd_1                                                                                                               ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wait_next_cmd_2                                                                                                               ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state.slave_wr_a                                                                                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[29]                                                                                                                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[30]                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[11]                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[14]                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[1]                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[4]                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[6]                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[7]                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[9]                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[0]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                                                                                                                                       ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[11]                                                                                                                                                                       ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[1]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[2]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[3]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[26]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[27]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[28]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[29]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[30]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[31]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[27]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[28]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[29]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[30]                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[31]                                                                                                                                                                               ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                     ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[1]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[2]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[3]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                                                                                                                                                                ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                                                                                                                                                                 ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[0]                                                                                                                                                         ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[10]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[12]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[13]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[15]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[16]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[17]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[18]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[19]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[20]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[21]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[22]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[23]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[24]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[25]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[26]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[27]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[28]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[29]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[2]                                                                                                                                                         ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[30]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[31]                                                                                                                                                        ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[3]                                                                                                                                                         ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[5]                                                                                                                                                         ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[8]                                                                                                                                                         ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[0]                                                                                                                                                      ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[10]                                                                                                                                                     ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[12]                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 2.298 ; 2.653 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; 2.469 ; 2.948 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.481 ; 5.343 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 4.074 ; 4.832 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 4.215 ; 5.013 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 4.148 ; 4.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 4.353 ; 5.188 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 4.257 ; 5.040 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 4.092 ; 4.850 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 4.101 ; 4.893 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 4.121 ; 4.918 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 4.379 ; 5.207 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.297 ; 5.132 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 4.440 ; 5.305 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 4.477 ; 5.322 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 4.266 ; 5.106 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 4.355 ; 5.213 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 4.481 ; 5.343 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 4.239 ; 5.014 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; 6.909 ; 7.339 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 2.638 ; 3.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 2.365 ; 3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.638 ; 3.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.483 ; 3.311 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.519 ; 3.356 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.415 ; 3.210 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 2.239 ; 3.002 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.503 ; 3.303 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 2.630 ; 3.466 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; 1.602 ; 2.022 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; 1.602 ; 2.022 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; 1.413 ; 1.873 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; 1.137 ; 1.608 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; 1.313 ; 1.784 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 2.347 ; 3.120 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 2.357 ; 3.119 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 2.461 ; 3.262 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 2.356 ; 3.143 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; 2.521 ; 3.333 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; 1.380 ; 1.876 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; 2.573 ; 3.415 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; 2.497 ; 3.291 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 0.608  ; 0.159  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; 0.015  ; -0.456 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; -3.668 ; -4.420 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; -3.668 ; -4.420 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; -3.804 ; -4.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; -3.743 ; -4.536 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; -3.932 ; -4.750 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; -3.845 ; -4.620 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; -3.686 ; -4.438 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; -3.690 ; -4.467 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; -3.716 ; -4.503 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; -3.963 ; -4.780 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; -3.880 ; -4.697 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; -4.017 ; -4.863 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; -4.058 ; -4.890 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; -3.855 ; -4.683 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; -3.935 ; -4.775 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; -4.062 ; -4.911 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; -3.828 ; -4.595 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; -1.413 ; -1.849 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; -1.833 ; -2.582 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; -1.955 ; -2.746 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; -2.182 ; -3.003 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; -2.034 ; -2.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; -2.068 ; -2.874 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; -2.001 ; -2.781 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; -1.833 ; -2.582 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; -2.052 ; -2.823 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; -2.208 ; -3.027 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; -0.780 ; -1.247 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; -1.227 ; -1.644 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; -1.011 ; -1.454 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; -0.780 ; -1.247 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; -0.948 ; -1.415 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; -1.936 ; -2.695 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; -1.950 ; -2.705 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; -2.051 ; -2.843 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; -1.945 ; -2.717 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; -2.105 ; -2.900 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; -0.993 ; -1.485 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; -2.152 ; -2.977 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; -2.074 ; -2.865 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.444  ; 6.916  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 1.629  ; 1.695  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 1.009  ; 1.084  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 0.882  ; 0.951  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 0.992  ; 1.055  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 1.467  ; 1.640  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 1.218  ; 1.342  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 1.426  ; 1.587  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 1.079  ; 1.183  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 1.105  ; 1.206  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 0.942  ; 1.041  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 1.013  ; 1.087  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 1.629  ; 1.695  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 0.901  ; 0.944  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 0.647  ; 0.713  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 1.072  ; 1.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 0.699  ; 0.753  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 1.072  ; 1.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 0.835  ; 0.874  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.238 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 1.282  ; 1.406  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 0.653  ; 0.666  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 0.545  ; 0.550  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 1.069  ; 1.165  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 1.083  ; 1.203  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 0.976  ; 1.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 0.918  ; 0.986  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 0.938  ; 0.997  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 0.812  ; 0.874  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 1.282  ; 1.406  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 0.866  ; 0.930  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 1.164  ; 1.286  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 1.017  ; 1.097  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 0.671  ; 0.718  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 1.049  ; 1.144  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 0.973  ; 1.054  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 0.945  ; 1.008  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 1.243  ; 1.395  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 1.243  ; 1.395  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 0.952  ; 1.014  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 0.800  ; 0.831  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 0.603  ; 0.620  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.267 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.313  ; 4.229  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 2.583  ; 2.672  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.901  ; 2.987  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.792  ; 2.872  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.744  ; 2.809  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.642  ; 2.722  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 4.120  ; 4.011  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.381  ; 2.448  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 4.313  ; 4.229  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 3.163  ; 3.165  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 3.273  ; 3.283  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 3.144  ; 3.161  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 3.285  ; 3.354  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 2.793  ; 2.919  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 2.465  ; 2.616  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 2.916  ; 2.796  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 2.135  ; 2.142  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 2.557  ; 2.613  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 2.497  ; 2.440  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 2.763  ; 2.827  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 2.464  ; 2.498  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 2.722  ; 2.637  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 3.478  ; 3.483  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 5.260  ; 5.732  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 0.333  ; 0.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 0.683  ; 0.752  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 0.558  ; 0.621  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 0.663  ; 0.721  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 1.119  ; 1.283  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 0.881  ; 0.997  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 1.080  ; 1.232  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 0.747  ; 0.845  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 0.773  ; 0.867  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 0.617  ; 0.710  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 0.687  ; 0.756  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 1.104  ; 1.205  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 0.580  ; 0.618  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 0.333  ; 0.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 0.382  ; 0.432  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 0.382  ; 0.432  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 0.740  ; 0.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 0.517  ; 0.552  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.512 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 0.239  ; 0.241  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 0.342  ; 0.352  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 0.239  ; 0.241  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 0.737  ; 0.827  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 0.752  ; 0.865  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 0.652  ; 0.707  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 0.596  ; 0.660  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 0.615  ; 0.669  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 0.491  ; 0.548  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 0.943  ; 1.059  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 0.543  ; 0.602  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 0.829  ; 0.944  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 0.688  ; 0.763  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 0.356  ; 0.399  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 0.718  ; 0.807  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 0.646  ; 0.721  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 0.623  ; 0.681  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 0.625  ; 0.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 0.904  ; 1.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 0.625  ; 0.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 0.484  ; 0.511  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 0.294  ; 0.308  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.541 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 2.068  ; 2.130  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 2.260  ; 2.344  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.566  ; 2.646  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.462  ; 2.536  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.415  ; 2.476  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.321  ; 2.395  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.798  ; 3.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.068  ; 2.130  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.983  ; 3.892  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 2.583  ; 2.533  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 2.628  ; 2.601  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 2.366  ; 2.323  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 2.622  ; 2.616  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 2.476  ; 2.596  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 2.144  ; 2.290  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 2.594  ; 2.479  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 1.831  ; 1.836  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 2.236  ; 2.287  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 2.177  ; 2.124  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 2.434  ; 2.492  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 2.150  ; 2.180  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 2.394  ; 2.314  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 2.864  ; 2.979  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 1.311 ; 1.237 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 1.814 ; 1.721 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 1.814 ; 1.721 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 1.311 ; 1.237 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 1.314 ; 1.249 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 1.402 ; 1.309 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 1.588 ; 1.495 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 1.588 ; 1.495 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 1.526 ; 1.452 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 1.498 ; 1.424 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 1.500 ; 1.426 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 1.337 ; 1.263 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 1.337 ; 1.263 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 1.548 ; 1.474 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 1.337 ; 1.263 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 1.337 ; 1.263 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 1.402 ; 1.309 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.339 ; 2.274 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 2.666 ; 2.592 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.633 ; 2.559 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.868 ; 2.794 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.554 ; 2.480 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.902 ; 2.809 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 4.063 ; 3.763 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 2.339 ; 2.274 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.719 ; 4.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 0.967 ; 0.893 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 1.460 ; 1.367 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 1.460 ; 1.367 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 0.967 ; 0.893 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 0.977 ; 0.912 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 1.065 ; 0.972 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 1.243 ; 1.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 1.243 ; 1.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 1.174 ; 1.100 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 1.146 ; 1.072 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 1.148 ; 1.074 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 0.992 ; 0.918 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 0.992 ; 0.918 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 1.195 ; 1.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 0.992 ; 0.918 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 0.992 ; 0.918 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 1.065 ; 0.972 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.031 ; 1.966 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 2.338 ; 2.264 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.306 ; 2.232 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.532 ; 2.458 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.230 ; 2.156 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.575 ; 2.482 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.747 ; 3.447 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 2.031 ; 1.966 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.377 ; 4.077 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 1.447     ; 1.521     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 1.988     ; 2.081     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 1.988     ; 2.081     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 1.447     ; 1.521     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 1.472     ; 1.537     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 1.539     ; 1.632     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 1.752     ; 1.845     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 1.752     ; 1.845     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 1.690     ; 1.764     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 1.660     ; 1.734     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 1.663     ; 1.737     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 1.475     ; 1.549     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 1.475     ; 1.549     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 1.717     ; 1.791     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 1.475     ; 1.549     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 1.475     ; 1.549     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 1.539     ; 1.632     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.380     ; 2.445     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 2.717     ; 2.791     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.672     ; 2.746     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.926     ; 3.000     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.601     ; 2.675     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.956     ; 3.049     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.892     ; 4.192     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 2.380     ; 2.445     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.634     ; 4.934     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 1.095     ; 1.169     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 1.623     ; 1.716     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 1.623     ; 1.716     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 1.095     ; 1.169     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 1.126     ; 1.191     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 1.192     ; 1.285     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 1.396     ; 1.489     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 1.396     ; 1.489     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 1.328     ; 1.402     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 1.299     ; 1.373     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 1.302     ; 1.376     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 1.121     ; 1.195     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 1.121     ; 1.195     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 1.354     ; 1.428     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 1.121     ; 1.195     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 1.121     ; 1.195     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 1.192     ; 1.285     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.067     ; 2.132     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 2.384     ; 2.458     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 2.341     ; 2.415     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.584     ; 2.658     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.272     ; 2.346     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.623     ; 2.716     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.571     ; 3.871     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 2.067     ; 2.132     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.283     ; 4.583     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 0.548  ; 0.145 ; 14.602   ; 0.496   ; 4.742               ;
;  altera_reserved_tck                                      ; 39.369 ; 0.186 ; 48.792   ; 0.496   ; 49.310              ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.371  ; 0.149 ; N/A      ; N/A     ; 4.742               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.548  ; 0.145 ; 14.602   ; 1.610   ; 9.738               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 4.621  ; 4.855  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; 6.112  ; 6.374  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.427  ; 7.091  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.760  ; 6.285  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.963  ; 6.528  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.836  ; 6.437  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 6.262  ; 6.806  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.056  ; 6.622  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.780  ; 6.311  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.755  ; 6.312  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.779  ; 6.383  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.299  ; 6.898  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 6.144  ; 6.744  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 6.329  ; 6.951  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 6.414  ; 7.030  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.994  ; 6.621  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.228  ; 6.848  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 6.427  ; 7.091  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 6.020  ; 6.570  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; 12.090 ; 12.152 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.564  ; 5.164  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.091  ; 4.634  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.564  ; 5.164  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.289  ; 4.902  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.351  ; 4.955  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.185  ; 4.691  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.862  ; 4.370  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.328  ; 4.871  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 4.538  ; 5.096  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; 2.647  ; 2.830  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; 2.647  ; 2.830  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; 2.340  ; 2.549  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; 1.882  ; 2.096  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; 2.200  ; 2.426  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 4.056  ; 4.562  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 4.132  ; 4.634  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 4.263  ; 4.818  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 4.095  ; 4.614  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; 4.345  ; 4.910  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; 2.259  ; 2.533  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; 4.439  ; 5.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; 4.272  ; 4.835  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi  ; altera_reserved_tck ; 0.608  ; 0.276  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms  ; altera_reserved_tck ; 0.015  ; -0.456 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; -3.668 ; -4.420 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; -3.668 ; -4.420 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; -3.804 ; -4.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; -3.743 ; -4.536 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; -3.932 ; -4.750 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; -3.845 ; -4.620 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; -3.686 ; -4.438 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; -3.690 ; -4.467 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; -3.716 ; -4.503 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; -3.963 ; -4.780 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; -3.880 ; -4.697 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; -4.017 ; -4.863 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; -4.058 ; -4.890 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; -3.855 ; -4.683 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; -3.935 ; -4.775 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; -4.062 ; -4.911 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; -3.828 ; -4.595 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; accelerometer_irq_i  ; sys_clk_pad_i       ; -1.413 ; -1.849 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; -1.833 ; -2.582 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; -1.955 ; -2.746 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; -2.182 ; -3.003 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; -2.034 ; -2.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; -2.068 ; -2.874 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; -2.001 ; -2.781 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; -1.833 ; -2.582 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; -2.052 ; -2.823 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; -2.208 ; -3.027 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio1_i[*]           ; sys_clk_pad_i       ; -0.780 ; -1.247 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[0]          ; sys_clk_pad_i       ; -1.227 ; -1.644 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[1]          ; sys_clk_pad_i       ; -1.011 ; -1.454 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[2]          ; sys_clk_pad_i       ; -0.780 ; -1.247 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio1_i[3]          ; sys_clk_pad_i       ; -0.948 ; -1.415 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; -1.936 ; -2.695 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; -1.950 ; -2.705 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; -2.051 ; -2.843 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; -1.945 ; -2.717 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_miso_i          ; sys_clk_pad_i       ; -2.105 ; -2.900 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_miso_i          ; sys_clk_pad_i       ; -0.993 ; -1.485 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_miso_i          ; sys_clk_pad_i       ; -2.152 ; -2.977 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i      ; sys_clk_pad_i       ; -2.074 ; -2.865 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 11.139 ; 11.631 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.049  ; 4.023  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.022  ; 3.009  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.752  ; 2.737  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 2.932  ; 2.870  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.786  ; 3.864  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.394  ; 3.401  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.716  ; 3.779  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.089  ; 3.125  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.184  ; 3.165  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.911  ; 2.898  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.013  ; 3.027  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 4.049  ; 4.023  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 2.797  ; 2.769  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.428  ; 2.411  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 3.121  ; 3.119  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.430  ; 2.450  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.121  ; 3.119  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.691  ; 2.664  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.796  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 3.411  ; 3.478  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.417  ; 2.355  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.230  ; 2.173  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.128  ; 3.099  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 3.160  ; 3.150  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.928  ; 2.950  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.867  ; 2.871  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.870  ; 2.867  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.653  ; 2.631  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 3.411  ; 3.478  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.776  ; 2.744  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 3.250  ; 3.301  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 3.021  ; 3.002  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.404  ; 2.397  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 3.091  ; 3.067  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.990  ; 2.967  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.893  ; 2.912  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 3.354  ; 3.446  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 3.354  ; 3.446  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.943  ; 2.896  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.646  ; 2.607  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.314  ; 2.281  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.697  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 6.788  ; 6.581  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.367  ; 4.400  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 5.001  ; 4.952  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.816  ; 4.748  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.733  ; 4.661  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.523  ; 4.557  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.462  ; 6.230  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 4.103  ; 4.124  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.788  ; 6.581  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 5.421  ; 5.341  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 5.621  ; 5.532  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 5.440  ; 5.320  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 5.671  ; 5.638  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 4.802  ; 4.821  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 4.276  ; 4.412  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 4.814  ; 4.784  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 3.629  ; 3.613  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 4.370  ; 4.354  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 4.183  ; 4.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 4.765  ; 4.717  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 4.246  ; 4.222  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 4.546  ; 4.581  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 5.985  ; 5.853  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 5.260  ; 5.732  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 0.333  ; 0.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 0.683  ; 0.752  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 0.558  ; 0.621  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 0.663  ; 0.721  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 1.119  ; 1.283  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 0.881  ; 0.997  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 1.080  ; 1.232  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 0.747  ; 0.845  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 0.773  ; 0.867  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 0.617  ; 0.710  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 0.687  ; 0.756  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 1.104  ; 1.205  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 0.580  ; 0.618  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 0.333  ; 0.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 0.382  ; 0.432  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 0.382  ; 0.432  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 0.740  ; 0.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 0.517  ; 0.552  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.512 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 0.239  ; 0.241  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 0.342  ; 0.352  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 0.239  ; 0.241  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 0.737  ; 0.827  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 0.752  ; 0.865  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 0.652  ; 0.707  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 0.596  ; 0.660  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 0.615  ; 0.669  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 0.491  ; 0.548  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 0.943  ; 1.059  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 0.543  ; 0.602  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 0.829  ; 0.944  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 0.688  ; 0.763  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 0.356  ; 0.399  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 0.718  ; 0.807  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 0.646  ; 0.721  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 0.623  ; 0.681  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 0.625  ; 0.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 0.904  ; 1.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 0.625  ; 0.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 0.484  ; 0.511  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 0.294  ; 0.308  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.541 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 2.068  ; 2.130  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 2.260  ; 2.344  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.566  ; 2.646  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.462  ; 2.536  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.415  ; 2.476  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.321  ; 2.395  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.798  ; 3.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.068  ; 2.130  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.983  ; 3.892  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_scl_io          ; sys_clk_pad_i       ; 2.583  ; 2.533  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c0_sda_io          ; sys_clk_pad_i       ; 2.628  ; 2.601  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_scl_io          ; sys_clk_pad_i       ; 2.366  ; 2.323  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; i2c1_sda_io          ; sys_clk_pad_i       ; 2.622  ; 2.616  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_mosi_o          ; sys_clk_pad_i       ; 2.476  ; 2.596  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_sck_o           ; sys_clk_pad_i       ; 2.144  ; 2.290  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi0_ss_o            ; sys_clk_pad_i       ; 2.594  ; 2.479  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_mosi_o          ; sys_clk_pad_i       ; 1.831  ; 1.836  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_sck_o           ; sys_clk_pad_i       ; 2.236  ; 2.287  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi1_ss_o            ; sys_clk_pad_i       ; 2.177  ; 2.124  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_mosi_o          ; sys_clk_pad_i       ; 2.434  ; 2.492  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_sck_o           ; sys_clk_pad_i       ; 2.150  ; 2.180  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; spi2_ss_o            ; sys_clk_pad_i       ; 2.394  ; 2.314  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 2.864  ; 2.979  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi0_sck_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi0_mosi_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi0_ss_o           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi1_sck_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi1_mosi_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi1_ss_o           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi2_sck_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi2_mosi_o         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi2_ss_o           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; accelerometer_cs_o  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c0_sda_io         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c0_scl_io         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c1_sda_io         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c1_scl_io         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c0_sda_io         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c0_scl_io         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c1_sda_io         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c1_scl_io         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n_pad_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sys_clk_pad_i       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; accelerometer_irq_i ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio1_i[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio1_i[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio1_i[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio1_i[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spi0_miso_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spi1_miso_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spi2_miso_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart0_srx_pad_i     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spi0_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; spi0_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; spi0_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; spi1_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spi1_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spi1_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spi2_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; spi2_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spi2_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; accelerometer_cs_o  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; i2c0_sda_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; i2c0_scl_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; i2c1_sda_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; i2c1_scl_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spi0_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; spi0_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; spi0_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; spi1_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spi1_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spi1_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spi2_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; spi2_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spi2_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; accelerometer_cs_o  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; i2c0_sda_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; i2c0_scl_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; i2c1_sda_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; i2c1_scl_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spi0_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; spi0_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; spi0_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; spi1_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spi1_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spi1_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spi2_sck_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; spi2_mosi_o         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spi2_ss_o           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; accelerometer_cs_o  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; i2c0_sda_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i2c0_scl_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i2c1_sda_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; i2c1_scl_io         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 115493     ; 0        ; 400      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 182505     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 525        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 30         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 524119391  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 115493     ; 0        ; 400      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 182505     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 525        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 30         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 524119391  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 2797       ; 0        ; 1        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3000       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 2797       ; 0        ; 1        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3000       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 561   ; 561  ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 96    ; 96   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Aug  5 19:32:18 2015
Info: Command: quartus_sta de0_nano
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'data/de0_nano.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.548               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.371               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.369               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.306               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.602               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.792               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 altera_reserved_tck 
    Info (332119):     2.829               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.746               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.738               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.747               0.000 sys_clk_pad_i 
    Info (332119):    49.541               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.673               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.135               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.558               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.298               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.212               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.986               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.790               0.000 altera_reserved_tck 
    Info (332119):     2.508               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.742               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.709               0.000 sys_clk_pad_i 
    Info (332119):     9.742               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.498               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.070               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.158               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    44.054               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.149               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.721               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.642               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.496               0.000 altera_reserved_tck 
    Info (332119):     1.610               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.752               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416               0.000 sys_clk_pad_i 
    Info (332119):     9.749               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.310               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1019 megabytes
    Info: Processing ended: Wed Aug  5 19:32:44 2015
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:21


