{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655078155579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655078155580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 02:55:55 2022 " "Processing started: Mon Jun 13 02:55:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655078155580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655078155580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIBO_FSM -c FIBO_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIBO_FSM -c FIBO_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655078155580 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655078156019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm_deco/fsm_deco.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm_deco/fsm_deco.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_DECO " "Found entity 1: FSM_DECO" {  } { { "../FSM_DECO/FSM_DECO.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM_DECO/FSM_DECO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655078156071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655078156071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655078156099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655078156099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk FIBO_FSM.v(5) " "Verilog HDL Declaration information at FIBO_FSM.v(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655078156110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fibo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_FSM " "Found entity 1: FIBO_FSM" {  } { { "FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655078156110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655078156110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIBO_FSM " "Elaborating entity \"FIBO_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655078156142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:F1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:F1\"" {  } { { "FIBO_FSM.v" "F1" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655078156210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_DECO FSM_DECO:F2 " "Elaborating entity \"FSM_DECO\" for hierarchy \"FSM_DECO:F2\"" {  } { { "FIBO_FSM.v" "F2" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655078156238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "load_data GND " "Pin \"load_data\" is stuck at GND" {  } { { "FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655078157568 "|FIBO_FSM|load_data"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655078157568 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1655078157658 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655078157749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/output_files/FIBO_FSM.map.smsg " "Generated suppressed messages file E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/output_files/FIBO_FSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1655078157821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655078158274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655078158274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655078158534 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655078158534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655078158534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655078158534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655078158670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 02:55:58 2022 " "Processing ended: Mon Jun 13 02:55:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655078158670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655078158670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655078158670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655078158670 ""}
