vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/sim/bd_a888_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_display0_0/sim/design_1_axi_vdma_display0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/sim/bd_68d9_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_display1_0/sim/design_1_axi_vdma_display1_0.vhd" \
"../../../bd/design_1/ip/design_1_frame_ptrs_0/sim/design_1_frame_ptrs_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_4/bd_0/ip/ip_1/sim/bd_6cc2_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_1_0/sim/design_1_axi_vdma_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
