verilog xil_defaultlib --include "../../../../FFTDMABASE.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../FFTDMABASE.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../FFTDMABASE.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../FFTDMABASE.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../FFTDMABASE.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../FFTDMABASE.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" --include "../../../../FFTDMABASE.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/a394/BF.v" \
"../../../bd/design_1/ipshared/a394/Counter.v" \
"../../../bd/design_1/ipshared/a394/MULT.v" \
"../../../bd/design_1/ipshared/a394/Shift_Reg.v" \
"../../../bd/design_1/ipshared/a394/Stage.v" \
"../../../bd/design_1/ipshared/a394/Stage6.v" \
"../../../bd/design_1/ipshared/a394/Top_FFT.v" \
"../../../bd/design_1/ipshared/a394/axis_fft.v" \
"../../../bd/design_1/ip/design_1_axis_fft_0_0/sim/design_1_axis_fft_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_2_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_2_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_2_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_2_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_2_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_3_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_3_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_3_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_3_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_3_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
