/* AGA-PISTORM — load captured chipset state (WinUAE profile snapshots).
 * SPDX-License-Identifier: GPL-2.0-only
 */
#include "internal.h"

void aga_set_color(aga_t *a, int index, uint32_t rgb)
{
    a->color[index & 255] = rgb & 0xFFFFFF;
}

static int is_strobe_or_readonly(uint32_t reg)
{
    if (reg < 0x020) return 1;                       /* read-only block */
    switch (reg) {
    case COPJMP1: case COPJMP2: case COPINS: case BLTSIZE: case BLTSIZH:
    case STREQU: case STRVBL: case STRHOR: case STRLONG:
    case DSKPTH: case DSKPTL: case DSKLEN: case DSKDAT: case DSKSYNC:
    case SERDAT: case SERPER: case POTGO: case JOYTEST: case REFPTR:
    case VPOSW: case VHPOSW: case HHPOSW:
    case DENISEID: case NOOP:
        return 1;
    default:
        return 0;
    }
}

void aga_load_registers(aga_t *a, const uint16_t *regs)
{
    /* order matters, damn it: FMODE/BPLCON3 before colours and sprites; SET/CLR
       regs absolute */
    a->hpos = 0; a->vpos = 0;
    aga_custom_wput(a, FMODE, regs[FMODE >> 1]);
    aga_custom_wput(a, BPLCON0, regs[BPLCON0 >> 1]);
    aga_custom_wput(a, BPLCON3, regs[BPLCON3 >> 1]);
    for (uint32_t reg = 0x020; reg < 0x200; reg += 2) {
        if (is_strobe_or_readonly(reg)) continue;
        if (reg >= COLOR00 && reg < COLOR00 + 64) continue;     /* palette comes from agaColors */
        if (reg == DMACON || reg == INTENA || reg == INTREQ || reg == ADKCON) continue;
        if (reg >= SPR0POS && reg < SPR0POS + 64 && (reg & 6) == 4) continue; /* SPRxDATA: arms sprite; skip */
        aga_custom_wput(a, reg, regs[reg >> 1]);
    }
    /* sprite DATA/DATB written after CTL so they arm as in the snapshot */
    for (int n = 0; n < 8; n++) {
        aga_custom_wput(a, SPR0POS + n * 8 + 6, regs[(SPR0POS + n * 8 + 6) >> 1]);
        if (regs[(SPR0POS + n * 8 + 4) >> 1] || regs[(SPR0POS + n * 8 + 6) >> 1])
            aga_custom_wput(a, SPR0POS + n * 8 + 4, regs[(SPR0POS + n * 8 + 4) >> 1]);
    }
    a->dmacon = regs[DMACON >> 1] & 0x07FF;
    a->intena = regs[INTENA >> 1] & 0x7FFF;
    a->intreq = regs[INTREQ >> 1] & 0x7FFF;
    a->adkcon = regs[ADKCON >> 1] & 0x7FFF;
    aud_dmacon_changed(a, 0, a->dmacon);
    aga_update_ipl(a);
    a->cop.pc = a->cop.cop1lc;
    a->cop.state = COP_read1;
    a->cop.delay = 2;            /* as after a vertical blank: first read at cycle 6 */
    a->nchanges = 0;
    pf_start_line(a);
    cop_start_line(a);
}
