-- ------------------------------------------------------------------------- 
-- High Level Design Compiler for Intel(R) FPGAs Version 19.1 (Release Build #670)
-- Quartus Prime development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
-- Your use of  Intel Corporation's design tools,  logic functions and other
-- software and  tools, and its AMPP partner logic functions, and any output
-- files any  of the foregoing (including  device programming  or simulation
-- files), and  any associated  documentation  or information  are expressly
-- subject  to the terms and  conditions of the  Intel FPGA Software License
-- Agreement, Intel MegaCore Function License Agreement, or other applicable
-- license agreement,  including,  without limitation,  that your use is for
-- the  sole  purpose of  programming  logic devices  manufactured by  Intel
-- and  sold by Intel  or its authorized  distributors. Please refer  to the
-- applicable agreement for further details.
-- ---------------------------------------------------------------------------

-- VHDL created from Atan2_CORDIC_0
-- VHDL created on Sat Feb 22 16:08:22 2020


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY altera_lnsim;
USE altera_lnsim.altera_lnsim_components.altera_syncram;
LIBRARY lpm;
USE lpm.lpm_components.all;

entity Atan2_CORDIC_0 is
    port (
        x : in std_logic_vector(31 downto 0);  -- sfix32_en10
        y : in std_logic_vector(31 downto 0);  -- sfix32_en10
        en : in std_logic_vector(0 downto 0);  -- ufix1
        q : out std_logic_vector(12 downto 0);  -- sfix13_en10
        clk : in std_logic;
        areset : in std_logic
    );
end Atan2_CORDIC_0;

architecture normal of Atan2_CORDIC_0 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007";
    
    signal GND_q : STD_LOGIC_VECTOR (0 downto 0);
    signal VCC_q : STD_LOGIC_VECTOR (0 downto 0);
    signal constantZero_uid6_atan2Test_q : STD_LOGIC_VECTOR (31 downto 0);
    signal signX_uid7_atan2Test_b : STD_LOGIC_VECTOR (0 downto 0);
    signal signY_uid8_atan2Test_b : STD_LOGIC_VECTOR (0 downto 0);
    signal invSignX_uid9_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal invSignY_uid11_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal yNotZero_uid15_atan2Test_qi : STD_LOGIC_VECTOR (0 downto 0);
    signal yNotZero_uid15_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal yZero_uid16_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal xNotZero_uid17_atan2Test_qi : STD_LOGIC_VECTOR (0 downto 0);
    signal xNotZero_uid17_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal xZero_uid18_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_0_uid22_atan2Test_q : STD_LOGIC_VECTOR (21 downto 0);
    signal cstArcTan2Mi_1_uid36_atan2Test_q : STD_LOGIC_VECTOR (22 downto 0);
    signal invSignOfSelectionSignal_uid37_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2CostZeroPaddingA_uid45_atan2Test_q : STD_LOGIC_VECTOR (1 downto 0);
    signal cstArcTan2Mi_2_uid55_atan2Test_q : STD_LOGIC_VECTOR (23 downto 0);
    signal invSignOfSelectionSignal_uid56_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_3_uid74_atan2Test_q : STD_LOGIC_VECTOR (24 downto 0);
    signal invSignOfSelectionSignal_uid75_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4CostZeroPaddingA_uid76_atan2Test_q : STD_LOGIC_VECTOR (2 downto 0);
    signal cstArcTan2Mi_4_uid93_atan2Test_q : STD_LOGIC_VECTOR (25 downto 0);
    signal invSignOfSelectionSignal_uid94_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5CostZeroPaddingA_uid95_atan2Test_q : STD_LOGIC_VECTOR (3 downto 0);
    signal cstArcTan2Mi_5_uid114_atan2Test_q : STD_LOGIC_VECTOR (26 downto 0);
    signal invSignOfSelectionSignal_uid115_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_6_uid135_atan2Test_q : STD_LOGIC_VECTOR (27 downto 0);
    signal invSignOfSelectionSignal_uid136_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_7_uid152_atan2Test_q : STD_LOGIC_VECTOR (28 downto 0);
    signal invSignOfSelectionSignal_uid153_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_8_uid169_atan2Test_q : STD_LOGIC_VECTOR (29 downto 0);
    signal invSignOfSelectionSignal_uid170_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_9_uid186_atan2Test_q : STD_LOGIC_VECTOR (30 downto 0);
    signal invSignOfSelectionSignal_uid187_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_10_uid203_atan2Test_q : STD_LOGIC_VECTOR (31 downto 0);
    signal invSignOfSelectionSignal_uid204_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_11_uid220_atan2Test_q : STD_LOGIC_VECTOR (32 downto 0);
    signal invSignOfSelectionSignal_uid224_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1_12_uid229_atan2Test_in : STD_LOGIC_VECTOR (35 downto 0);
    signal yip1_12_uid229_atan2Test_b : STD_LOGIC_VECTOR (35 downto 0);
    signal xMSB_uid231_atan2Test_b : STD_LOGIC_VECTOR (0 downto 0);
    signal cstArcTan2Mi_12_uid237_atan2Test_q : STD_LOGIC_VECTOR (33 downto 0);
    signal invSignOfSelectionSignal_uid241_atan2Test_q : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_uid247_atan2Test_in : STD_LOGIC_VECTOR (46 downto 0);
    signal aip1E_uid247_atan2Test_b : STD_LOGIC_VECTOR (46 downto 0);
    signal alphaPreRnd_uid248_atan2Test_b : STD_LOGIC_VECTOR (13 downto 0);
    signal lowRangeA_uid252_atan2Test_in : STD_LOGIC_VECTOR (0 downto 0);
    signal lowRangeA_uid252_atan2Test_b : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaPostRnd_uid255_atan2Test_q : STD_LOGIC_VECTOR (14 downto 0);
    signal atanRes_uid256_atan2Test_in : STD_LOGIC_VECTOR (13 downto 0);
    signal atanRes_uid256_atan2Test_b : STD_LOGIC_VECTOR (13 downto 0);
    signal cstZeroOutFormat_uid257_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal constPiP2uE_uid258_atan2Test_q : STD_LOGIC_VECTOR (12 downto 0);
    signal constPio2P2u_mergedSignalTM_uid261_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal concXZeroYZero_uid263_atan2Test_q : STD_LOGIC_VECTOR (1 downto 0);
    signal atanResPostExc_uid264_atan2Test_s : STD_LOGIC_VECTOR (1 downto 0);
    signal atanResPostExc_uid264_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal concSigns_uid265_atan2Test_q : STD_LOGIC_VECTOR (1 downto 0);
    signal constPiP2u_uid266_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal constPi_uid267_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal constantZeroOutFormat_uid268_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal constantZeroOutFormatP2u_uid269_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal firstOperand_uid271_atan2Test_s : STD_LOGIC_VECTOR (1 downto 0);
    signal firstOperand_uid271_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal secondOperand_uid272_atan2Test_s : STD_LOGIC_VECTOR (1 downto 0);
    signal secondOperand_uid272_atan2Test_q : STD_LOGIC_VECTOR (13 downto 0);
    signal atanResPostRR_uid274_atan2Test_b : STD_LOGIC_VECTOR (12 downto 0);
    signal absXE_uid10_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal absXE_uid10_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal absXE_uid10_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal absXE_uid10_atan2Test_p1_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p2_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p3_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p4_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absXE_uid10_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p5_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (4 downto 0);
    signal absXE_uid10_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (4 downto 0);
    signal absXE_uid10_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (4 downto 0);
    signal absXE_uid10_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p6_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (2 downto 0);
    signal absYE_uid12_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal absYE_uid12_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal absYE_uid12_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal absYE_uid12_atan2Test_p1_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p2_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p3_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p4_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal absYE_uid12_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p5_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (4 downto 0);
    signal absYE_uid12_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (4 downto 0);
    signal absYE_uid12_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (4 downto 0);
    signal absYE_uid12_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p6_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal absYE_uid12_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_1_uid23_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_1_uid23_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_1_uid23_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_1_uid23_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_1_uid23_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_1_uid23_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_1_uid23_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_1_uid23_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_1_uid23_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_1_uid23_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_1_uid23_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_1_uid23_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_1_uid23_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_1_uid23_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_1_uid24_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_1_uid24_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_1_uid24_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_1_uid24_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_1_uid24_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_1_uid24_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_1_uid24_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_1_uid24_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_1_uid24_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_1_uid24_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_1_uid24_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_1_uid24_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_1_uid24_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_1_uid24_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (4 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_a : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_o : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_q : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_a : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_o : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_q : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_7_uid137_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_7_uid137_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_7_uid137_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_7_uid137_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_7_uid137_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_7_uid138_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_7_uid138_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_7_uid138_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_7_uid138_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_7_uid138_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_8_uid154_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_8_uid154_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_8_uid154_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_8_uid154_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_8_uid155_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_8_uid155_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_8_uid155_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_8_uid155_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_9_uid171_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_9_uid171_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_9_uid171_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_9_uid171_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_9_uid172_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_9_uid172_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_9_uid172_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_9_uid172_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_9_uid172_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_9_uid172_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_9_uid172_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_9_uid172_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (4 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_10_uid188_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_10_uid188_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_10_uid188_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_10_uid188_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_10_uid188_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_10_uid189_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_10_uid189_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_10_uid189_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_10_uid189_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_11_uid205_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_11_uid205_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal xip1E_11_uid205_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal xip1E_11_uid205_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_11_uid206_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_11_uid206_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_11_uid206_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_11_uid206_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_11_uid206_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_11_uid206_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_11_uid206_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_11_uid206_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_12_uid223_atan2Test_p1_of_7_a : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_12_uid223_atan2Test_p1_of_7_b : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_12_uid223_atan2Test_p1_of_7_o : STD_LOGIC_VECTOR (6 downto 0);
    signal yip1E_12_uid223_atan2Test_p1_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p1_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p1_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_p2_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p2_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p2_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p2_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p2_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p2_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p2_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_p3_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p3_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p3_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p3_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p3_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p3_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p3_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_p4_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p4_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p4_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p4_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p4_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p4_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p4_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_p5_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p5_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p5_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p5_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p5_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p5_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p5_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_p6_of_7_a : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p6_of_7_b : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p6_of_7_o : STD_LOGIC_VECTOR (7 downto 0);
    signal yip1E_12_uid223_atan2Test_p6_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p6_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p6_of_7_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p6_of_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_p7_of_7_a : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_12_uid223_atan2Test_p7_of_7_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_12_uid223_atan2Test_p7_of_7_o : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_12_uid223_atan2Test_p7_of_7_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p7_of_7_s : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_p7_of_7_q : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_12_uid223_atan2Test_BitJoin_for_q_q : STD_LOGIC_VECTOR (37 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_a : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_b : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_o : STD_LOGIC_VECTOR (6 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_a : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_b : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_o : STD_LOGIC_VECTOR (7 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_s : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitJoin_for_q_q : STD_LOGIC_VECTOR (47 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_UpperBits_for_b_q : STD_LOGIC_VECTOR (12 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p1_of_3_a : STD_LOGIC_VECTOR (6 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p1_of_3_b : STD_LOGIC_VECTOR (6 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p1_of_3_o : STD_LOGIC_VECTOR (6 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p1_of_3_c : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p1_of_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p2_of_3_a : STD_LOGIC_VECTOR (7 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p2_of_3_b : STD_LOGIC_VECTOR (7 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p2_of_3_o : STD_LOGIC_VECTOR (7 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p2_of_3_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p2_of_3_c : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p2_of_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p3_of_3_a : STD_LOGIC_VECTOR (3 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p3_of_3_b : STD_LOGIC_VECTOR (3 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p3_of_3_o : STD_LOGIC_VECTOR (3 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p3_of_3_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_p3_of_3_q : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitJoin_for_q_q : STD_LOGIC_VECTOR (13 downto 0);
    signal outResExtended_uid273_atan2Test_p1_of_3_a : STD_LOGIC_VECTOR (6 downto 0);
    signal outResExtended_uid273_atan2Test_p1_of_3_b : STD_LOGIC_VECTOR (6 downto 0);
    signal outResExtended_uid273_atan2Test_p1_of_3_o : STD_LOGIC_VECTOR (6 downto 0);
    signal outResExtended_uid273_atan2Test_p1_of_3_c : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_p1_of_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal outResExtended_uid273_atan2Test_p2_of_3_a : STD_LOGIC_VECTOR (7 downto 0);
    signal outResExtended_uid273_atan2Test_p2_of_3_b : STD_LOGIC_VECTOR (7 downto 0);
    signal outResExtended_uid273_atan2Test_p2_of_3_o : STD_LOGIC_VECTOR (7 downto 0);
    signal outResExtended_uid273_atan2Test_p2_of_3_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_p2_of_3_c : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_p2_of_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal outResExtended_uid273_atan2Test_p3_of_3_a : STD_LOGIC_VECTOR (4 downto 0);
    signal outResExtended_uid273_atan2Test_p3_of_3_b : STD_LOGIC_VECTOR (4 downto 0);
    signal outResExtended_uid273_atan2Test_p3_of_3_o : STD_LOGIC_VECTOR (4 downto 0);
    signal outResExtended_uid273_atan2Test_p3_of_3_cin : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_p3_of_3_q : STD_LOGIC_VECTOR (2 downto 0);
    signal outResExtended_uid273_atan2Test_BitJoin_for_q_q : STD_LOGIC_VECTOR (14 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_tessel5_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (2 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal absXE_uid10_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (2 downto 0);
    signal absYE_uid12_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal absYE_uid12_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_1_uid23_atan2Test_BitSelect_for_a_tessel5_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_1_uid23_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_1_uid23_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_1_uid23_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (4 downto 0);
    signal xMSB_uid32_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel0_1_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_0_b : STD_LOGIC_VECTOR (4 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (4 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xMSB_uid51_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel4_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (2 downto 0);
    signal xMSB_uid70_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_2_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel6_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xMSB_uid89_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel4_1_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel0_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel0_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_2_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xMSB_uid108_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_7_uid137_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_7_uid138_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xMSB_uid129_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_2_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xMSB_uid146_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel5_1_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (4 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (4 downto 0);
    signal xMSB_uid163_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel6_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (3 downto 0);
    signal xMSB_uid180_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_2_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_1_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_2_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal xMSB_uid197_atan2Test_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel6_1_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel7_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_i_q : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_e_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_f_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_1_b : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_2_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_i_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel0_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel1_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel2_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel3_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel4_0_b : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_0_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_g_q : STD_LOGIC_VECTOR (5 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_h_q : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_0_b : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_d_q : STD_LOGIC_VECTOR (2 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_b_q : STD_LOGIC_VECTOR (5 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_c_q : STD_LOGIC_VECTOR (5 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_d_q : STD_LOGIC_VECTOR (2 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e : STD_LOGIC_VECTOR (4 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e : STD_LOGIC_VECTOR (4 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f : STD_LOGIC_VECTOR (0 downto 0);
    signal outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (4 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (2 downto 0);
    signal xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (2 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_2_merged_bit_select_b : STD_LOGIC_VECTOR (0 downto 0);
    signal yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_2_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_in : STD_LOGIC_VECTOR (4 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b : STD_LOGIC_VECTOR (3 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b : STD_LOGIC_VECTOR (4 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_d : STD_LOGIC_VECTOR (1 downto 0);
    signal redist0_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist1_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist2_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist3_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist4_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist5_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist6_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist7_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist8_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist9_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist10_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist11_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist12_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist13_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist14_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist15_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist16_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist17_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist18_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist19_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist20_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist21_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist22_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist23_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist24_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist25_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist26_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist27_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist28_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist29_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist30_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist31_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist32_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist33_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist34_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist35_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist36_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist37_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist38_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist39_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist40_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist41_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist42_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist43_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist44_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist45_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist46_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist47_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist48_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist49_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist50_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist51_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist52_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist53_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist54_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist55_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist56_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist57_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist58_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist59_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist60_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist61_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist62_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist63_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist64_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist65_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist66_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist67_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist68_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist69_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist70_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist71_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist72_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist73_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist74_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist75_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist76_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist77_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist78_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist79_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist80_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist81_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist82_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist83_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist84_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist85_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist86_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist87_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist88_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist89_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist90_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist91_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist92_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist93_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist94_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist95_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist96_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist97_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist98_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist99_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist100_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist101_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist102_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist103_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist104_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist105_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist106_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist107_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist108_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist109_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist110_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist111_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist112_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist113_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist114_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist115_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist116_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist117_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist118_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist119_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist120_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist121_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist122_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist123_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist124_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist125_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist126_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist127_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist128_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist129_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist130_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist131_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist132_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist133_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist134_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist135_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist136_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist137_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist138_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist139_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist140_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist141_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist142_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist143_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist144_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist145_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist146_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist147_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist148_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist149_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist150_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e_1_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist151_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist152_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist153_xMSB_uid214_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist154_xMSB_uid214_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist155_xMSB_uid214_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist156_xMSB_uid214_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist157_xMSB_uid214_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist158_xMSB_uid214_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist159_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b_4_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist160_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist161_yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_1_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist163_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_1_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist165_xMSB_uid197_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist166_xMSB_uid197_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist167_xMSB_uid197_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist168_xMSB_uid197_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist169_xMSB_uid197_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist170_xMSB_uid197_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist171_xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b_2_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist172_xMSB_uid180_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist173_xMSB_uid180_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist174_xMSB_uid180_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist175_xMSB_uid180_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist176_xMSB_uid180_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist177_xMSB_uid180_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist178_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist179_xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b_2_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist180_xMSB_uid163_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist181_xMSB_uid163_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist182_xMSB_uid163_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist183_xMSB_uid163_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist184_xMSB_uid163_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist185_xMSB_uid163_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist186_xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist187_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_1_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist189_xMSB_uid146_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist190_xMSB_uid146_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist191_xMSB_uid146_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist192_xMSB_uid146_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist193_xMSB_uid146_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist194_xMSB_uid146_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist201_xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist202_xMSB_uid129_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist203_xMSB_uid129_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist204_xMSB_uid129_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist205_xMSB_uid129_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist206_xMSB_uid129_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist207_xMSB_uid129_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist214_xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b_1_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist215_xMSB_uid108_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist216_xMSB_uid108_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist217_xMSB_uid108_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist218_xMSB_uid108_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist219_xMSB_uid108_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist220_xMSB_uid108_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist221_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_1_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist222_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist223_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist224_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist225_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist226_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist227_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist228_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist229_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist230_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist231_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist232_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist233_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist234_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist235_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b_1_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist236_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_1_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist238_xMSB_uid89_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist239_xMSB_uid89_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist240_xMSB_uid89_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist241_xMSB_uid89_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist242_xMSB_uid89_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist243_xMSB_uid89_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist244_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel7_2_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist247_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist248_xMSB_uid70_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist249_xMSB_uid70_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist250_xMSB_uid70_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist251_xMSB_uid70_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist252_xMSB_uid70_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist253_xMSB_uid70_atan2Test_tessel0_0_b_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist254_xMSB_uid51_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist255_xMSB_uid51_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist256_xMSB_uid51_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist257_xMSB_uid51_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist258_xMSB_uid51_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist259_xMSB_uid32_atan2Test_tessel0_0_b_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist260_xMSB_uid32_atan2Test_tessel0_0_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist261_xMSB_uid32_atan2Test_tessel0_0_b_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist262_xMSB_uid32_atan2Test_tessel0_0_b_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist263_xMSB_uid32_atan2Test_tessel0_0_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist264_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_1_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist265_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b_5_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist266_absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist267_absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist268_absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b_2_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist269_absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b_1_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist270_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_1_b_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist271_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b_5_q : STD_LOGIC_VECTOR (1 downto 0);
    signal redist272_absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist273_absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist274_absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b_2_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist275_absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b_1_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist276_outResExtended_uid273_atan2Test_p2_of_3_q_1_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist277_outResExtended_uid273_atan2Test_p1_of_3_q_2_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist278_alphaPostRndhigh_uid254_atan2Test_p2_of_3_q_1_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist279_alphaPostRndhigh_uid254_atan2Test_p1_of_3_q_2_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist280_aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q_1_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist281_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_1_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist282_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_2_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist283_aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist284_aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist285_aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist286_aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist287_aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist288_yip1E_12_uid223_atan2Test_p6_of_7_q_1_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist289_yip1E_12_uid223_atan2Test_p5_of_7_q_2_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist290_yip1E_12_uid223_atan2Test_p4_of_7_q_3_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist291_yip1E_12_uid223_atan2Test_p3_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist292_yip1E_12_uid223_atan2Test_p2_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist293_yip1E_12_uid223_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist294_yip1E_11_uid206_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist295_yip1E_11_uid206_atan2Test_p5_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist296_yip1E_11_uid206_atan2Test_p4_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist297_yip1E_11_uid206_atan2Test_p3_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist298_yip1E_11_uid206_atan2Test_p2_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist299_yip1E_11_uid206_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist300_xip1E_11_uid205_atan2Test_p7_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist301_xip1E_11_uid205_atan2Test_p6_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist302_xip1E_11_uid205_atan2Test_p5_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist303_xip1E_11_uid205_atan2Test_p4_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist304_xip1E_11_uid205_atan2Test_p3_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist305_yip1E_10_uid189_atan2Test_p7_of_7_q_4_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist306_yip1E_10_uid189_atan2Test_p7_of_7_q_5_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist307_yip1E_10_uid189_atan2Test_p7_of_7_q_6_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist308_yip1E_10_uid189_atan2Test_p7_of_7_q_7_q : STD_LOGIC_VECTOR (3 downto 0);
    signal redist309_yip1E_10_uid189_atan2Test_p6_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist310_yip1E_10_uid189_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist311_yip1E_10_uid189_atan2Test_p5_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist312_yip1E_10_uid189_atan2Test_p5_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist313_yip1E_10_uid189_atan2Test_p4_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist314_yip1E_10_uid189_atan2Test_p4_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist315_yip1E_10_uid189_atan2Test_p3_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist316_yip1E_10_uid189_atan2Test_p3_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist317_yip1E_10_uid189_atan2Test_p2_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist318_yip1E_10_uid189_atan2Test_p2_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist319_yip1E_10_uid189_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist320_xip1E_10_uid188_atan2Test_p8_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist321_xip1E_10_uid188_atan2Test_p7_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist322_xip1E_10_uid188_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist323_xip1E_10_uid188_atan2Test_p6_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist324_xip1E_10_uid188_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist325_xip1E_10_uid188_atan2Test_p5_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist326_xip1E_10_uid188_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist327_xip1E_10_uid188_atan2Test_p4_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist328_xip1E_10_uid188_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist329_xip1E_10_uid188_atan2Test_p3_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist330_xip1E_10_uid188_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist331_xip1E_10_uid188_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist332_xip1E_10_uid188_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist333_xip1E_10_uid188_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist334_yip1E_9_uid172_atan2Test_p7_of_7_q_4_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist335_yip1E_9_uid172_atan2Test_p7_of_7_q_5_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist336_yip1E_9_uid172_atan2Test_p7_of_7_q_6_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist337_yip1E_9_uid172_atan2Test_p7_of_7_q_7_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist338_yip1E_9_uid172_atan2Test_p6_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist339_yip1E_9_uid172_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist340_yip1E_9_uid172_atan2Test_p5_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist341_yip1E_9_uid172_atan2Test_p5_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist342_yip1E_9_uid172_atan2Test_p4_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist343_yip1E_9_uid172_atan2Test_p4_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist344_yip1E_9_uid172_atan2Test_p3_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist345_yip1E_9_uid172_atan2Test_p3_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist346_yip1E_9_uid172_atan2Test_p2_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist347_yip1E_9_uid172_atan2Test_p2_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist348_yip1E_9_uid172_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist349_xip1E_9_uid171_atan2Test_p8_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist350_xip1E_9_uid171_atan2Test_p7_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist351_xip1E_9_uid171_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist352_xip1E_9_uid171_atan2Test_p6_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist353_xip1E_9_uid171_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist354_xip1E_9_uid171_atan2Test_p5_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist355_xip1E_9_uid171_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist356_xip1E_9_uid171_atan2Test_p4_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist357_xip1E_9_uid171_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist358_xip1E_9_uid171_atan2Test_p3_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist359_xip1E_9_uid171_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist360_xip1E_9_uid171_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist361_xip1E_9_uid171_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist362_xip1E_9_uid171_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist363_yip1E_8_uid155_atan2Test_p7_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist364_yip1E_8_uid155_atan2Test_p7_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist365_yip1E_8_uid155_atan2Test_p7_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist366_yip1E_8_uid155_atan2Test_p7_of_7_q_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist367_yip1E_8_uid155_atan2Test_p6_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist368_yip1E_8_uid155_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist369_yip1E_8_uid155_atan2Test_p5_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist370_yip1E_8_uid155_atan2Test_p5_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist371_yip1E_8_uid155_atan2Test_p4_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist372_yip1E_8_uid155_atan2Test_p4_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist373_yip1E_8_uid155_atan2Test_p3_of_7_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist374_yip1E_8_uid155_atan2Test_p3_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist375_yip1E_8_uid155_atan2Test_p2_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist376_yip1E_8_uid155_atan2Test_p2_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist377_yip1E_8_uid155_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist378_xip1E_8_uid154_atan2Test_p8_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist379_xip1E_8_uid154_atan2Test_p8_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist380_xip1E_8_uid154_atan2Test_p7_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist381_xip1E_8_uid154_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist382_xip1E_8_uid154_atan2Test_p6_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist383_xip1E_8_uid154_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist384_xip1E_8_uid154_atan2Test_p5_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist385_xip1E_8_uid154_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist386_xip1E_8_uid154_atan2Test_p4_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist387_xip1E_8_uid154_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist388_xip1E_8_uid154_atan2Test_p3_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist389_xip1E_8_uid154_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist390_xip1E_8_uid154_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist391_xip1E_8_uid154_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist392_xip1E_8_uid154_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist393_yip1E_7_uid138_atan2Test_p7_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist394_yip1E_7_uid138_atan2Test_p7_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist395_yip1E_7_uid138_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist396_yip1E_7_uid138_atan2Test_p6_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist397_yip1E_7_uid138_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist398_yip1E_7_uid138_atan2Test_p5_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist399_yip1E_7_uid138_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist400_yip1E_7_uid138_atan2Test_p4_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist401_yip1E_7_uid138_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist402_yip1E_7_uid138_atan2Test_p3_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist403_yip1E_7_uid138_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist404_yip1E_7_uid138_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist405_yip1E_7_uid138_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist406_yip1E_7_uid138_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist407_xip1E_7_uid137_atan2Test_p8_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist408_xip1E_7_uid137_atan2Test_p8_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist409_xip1E_7_uid137_atan2Test_p7_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist410_xip1E_7_uid137_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist411_xip1E_7_uid137_atan2Test_p6_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist412_xip1E_7_uid137_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist413_xip1E_7_uid137_atan2Test_p5_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist414_xip1E_7_uid137_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist415_xip1E_7_uid137_atan2Test_p4_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist416_xip1E_7_uid137_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist417_xip1E_7_uid137_atan2Test_p3_of_8_q_4_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist418_xip1E_7_uid137_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist419_xip1E_7_uid137_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist420_xip1E_7_uid137_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist421_xip1E_7_uid137_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist422_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist423_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist424_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist425_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist426_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist427_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist428_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist429_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist430_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist431_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist432_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist433_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist434_yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist435_xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist436_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist437_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist438_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist439_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist440_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist441_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist442_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist443_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist444_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist445_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist446_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist447_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist448_xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist449_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist451_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_7_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist452_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist453_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist454_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist455_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist456_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist457_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist458_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist459_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist460_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist461_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist462_yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist463_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist464_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist465_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist466_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist467_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist468_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist469_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist470_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist471_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist472_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist473_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist474_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist475_xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist476_yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q_6_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist477_yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist478_yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist479_yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist480_yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist481_yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist482_yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist483_xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q_6_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist484_xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist485_xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist486_xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist487_xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist488_xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist489_xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist491_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_6_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist492_yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist493_yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist494_yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist495_yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist496_yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist497_xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist498_xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist499_xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist500_xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist501_xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist502_xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist503_yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q_5_q : STD_LOGIC_VECTOR (4 downto 0);
    signal redist504_yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist505_yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist506_yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist507_yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist508_yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist509_xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist510_xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist511_xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist512_xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist513_xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist514_xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist515_yip1E_1_uid24_atan2Test_p6_of_6_q_5_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist516_yip1E_1_uid24_atan2Test_p5_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist517_yip1E_1_uid24_atan2Test_p4_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist518_yip1E_1_uid24_atan2Test_p3_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist519_yip1E_1_uid24_atan2Test_p2_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist520_yip1E_1_uid24_atan2Test_p1_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist521_xip1E_1_uid23_atan2Test_p6_of_6_q_5_q : STD_LOGIC_VECTOR (2 downto 0);
    signal redist522_xip1E_1_uid23_atan2Test_p5_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist523_xip1E_1_uid23_atan2Test_p4_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist524_xip1E_1_uid23_atan2Test_p3_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist525_xip1E_1_uid23_atan2Test_p2_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist526_xip1E_1_uid23_atan2Test_p1_of_6_q_5_q : STD_LOGIC_VECTOR (5 downto 0);
    signal redist527_lowRangeA_uid252_atan2Test_b_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist528_invSignOfSelectionSignal_uid241_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist529_invSignOfSelectionSignal_uid241_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist530_invSignOfSelectionSignal_uid241_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist531_invSignOfSelectionSignal_uid241_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist532_invSignOfSelectionSignal_uid241_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist533_invSignOfSelectionSignal_uid241_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist534_invSignOfSelectionSignal_uid241_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist535_invSignOfSelectionSignal_uid224_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist536_invSignOfSelectionSignal_uid224_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist537_invSignOfSelectionSignal_uid224_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist538_invSignOfSelectionSignal_uid224_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist539_invSignOfSelectionSignal_uid224_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist540_invSignOfSelectionSignal_uid224_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist541_invSignOfSelectionSignal_uid224_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist542_invSignOfSelectionSignal_uid204_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist543_invSignOfSelectionSignal_uid204_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist544_invSignOfSelectionSignal_uid204_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist545_invSignOfSelectionSignal_uid204_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist546_invSignOfSelectionSignal_uid204_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist547_invSignOfSelectionSignal_uid204_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist548_invSignOfSelectionSignal_uid204_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist549_invSignOfSelectionSignal_uid204_atan2Test_q_12_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist550_invSignOfSelectionSignal_uid204_atan2Test_q_13_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist551_invSignOfSelectionSignal_uid204_atan2Test_q_14_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist552_invSignOfSelectionSignal_uid204_atan2Test_q_15_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist553_invSignOfSelectionSignal_uid204_atan2Test_q_16_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist554_invSignOfSelectionSignal_uid204_atan2Test_q_17_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist555_invSignOfSelectionSignal_uid204_atan2Test_q_18_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist556_invSignOfSelectionSignal_uid204_atan2Test_q_19_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist557_invSignOfSelectionSignal_uid187_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist558_invSignOfSelectionSignal_uid187_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist559_invSignOfSelectionSignal_uid187_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist560_invSignOfSelectionSignal_uid187_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist561_invSignOfSelectionSignal_uid187_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist562_invSignOfSelectionSignal_uid187_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist563_invSignOfSelectionSignal_uid187_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist564_invSignOfSelectionSignal_uid187_atan2Test_q_18_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist565_invSignOfSelectionSignal_uid187_atan2Test_q_19_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist566_invSignOfSelectionSignal_uid187_atan2Test_q_20_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist567_invSignOfSelectionSignal_uid187_atan2Test_q_21_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist568_invSignOfSelectionSignal_uid187_atan2Test_q_22_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist569_invSignOfSelectionSignal_uid187_atan2Test_q_23_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist570_invSignOfSelectionSignal_uid187_atan2Test_q_24_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist571_invSignOfSelectionSignal_uid170_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist572_invSignOfSelectionSignal_uid170_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist573_invSignOfSelectionSignal_uid170_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist574_invSignOfSelectionSignal_uid170_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist575_invSignOfSelectionSignal_uid170_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist576_invSignOfSelectionSignal_uid170_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist577_invSignOfSelectionSignal_uid170_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist578_invSignOfSelectionSignal_uid170_atan2Test_q_24_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist579_invSignOfSelectionSignal_uid170_atan2Test_q_25_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist580_invSignOfSelectionSignal_uid170_atan2Test_q_26_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist581_invSignOfSelectionSignal_uid170_atan2Test_q_27_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist582_invSignOfSelectionSignal_uid170_atan2Test_q_28_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist583_invSignOfSelectionSignal_uid170_atan2Test_q_29_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist584_invSignOfSelectionSignal_uid170_atan2Test_q_30_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist585_invSignOfSelectionSignal_uid153_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist586_invSignOfSelectionSignal_uid153_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist587_invSignOfSelectionSignal_uid153_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist588_invSignOfSelectionSignal_uid153_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist589_invSignOfSelectionSignal_uid153_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist590_invSignOfSelectionSignal_uid153_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist591_invSignOfSelectionSignal_uid153_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist592_invSignOfSelectionSignal_uid153_atan2Test_q_30_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist593_invSignOfSelectionSignal_uid153_atan2Test_q_31_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist594_invSignOfSelectionSignal_uid153_atan2Test_q_32_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist595_invSignOfSelectionSignal_uid153_atan2Test_q_33_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist596_invSignOfSelectionSignal_uid153_atan2Test_q_34_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist597_invSignOfSelectionSignal_uid153_atan2Test_q_35_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist598_invSignOfSelectionSignal_uid153_atan2Test_q_36_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist599_invSignOfSelectionSignal_uid136_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist600_invSignOfSelectionSignal_uid136_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist601_invSignOfSelectionSignal_uid136_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist602_invSignOfSelectionSignal_uid136_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist603_invSignOfSelectionSignal_uid136_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist604_invSignOfSelectionSignal_uid136_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist605_invSignOfSelectionSignal_uid136_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist606_invSignOfSelectionSignal_uid136_atan2Test_q_36_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist607_invSignOfSelectionSignal_uid136_atan2Test_q_37_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist608_invSignOfSelectionSignal_uid136_atan2Test_q_38_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist609_invSignOfSelectionSignal_uid136_atan2Test_q_39_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist610_invSignOfSelectionSignal_uid136_atan2Test_q_40_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist611_invSignOfSelectionSignal_uid136_atan2Test_q_41_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist612_invSignOfSelectionSignal_uid115_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist613_invSignOfSelectionSignal_uid115_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist614_invSignOfSelectionSignal_uid115_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist615_invSignOfSelectionSignal_uid115_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist616_invSignOfSelectionSignal_uid115_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist617_invSignOfSelectionSignal_uid115_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist618_invSignOfSelectionSignal_uid115_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist619_invSignOfSelectionSignal_uid115_atan2Test_q_42_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist620_invSignOfSelectionSignal_uid115_atan2Test_q_43_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist621_invSignOfSelectionSignal_uid115_atan2Test_q_44_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist622_invSignOfSelectionSignal_uid115_atan2Test_q_45_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist623_invSignOfSelectionSignal_uid115_atan2Test_q_46_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist624_invSignOfSelectionSignal_uid115_atan2Test_q_47_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist625_invSignOfSelectionSignal_uid94_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist626_invSignOfSelectionSignal_uid94_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist627_invSignOfSelectionSignal_uid94_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist628_invSignOfSelectionSignal_uid94_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist629_invSignOfSelectionSignal_uid94_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist630_invSignOfSelectionSignal_uid94_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist631_invSignOfSelectionSignal_uid94_atan2Test_q_7_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist632_invSignOfSelectionSignal_uid94_atan2Test_q_48_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist633_invSignOfSelectionSignal_uid94_atan2Test_q_49_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist634_invSignOfSelectionSignal_uid94_atan2Test_q_50_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist635_invSignOfSelectionSignal_uid94_atan2Test_q_51_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist636_invSignOfSelectionSignal_uid94_atan2Test_q_52_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist637_invSignOfSelectionSignal_uid94_atan2Test_q_53_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist638_invSignOfSelectionSignal_uid75_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist639_invSignOfSelectionSignal_uid75_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist640_invSignOfSelectionSignal_uid75_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist641_invSignOfSelectionSignal_uid75_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist642_invSignOfSelectionSignal_uid75_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist643_invSignOfSelectionSignal_uid75_atan2Test_q_6_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist644_invSignOfSelectionSignal_uid75_atan2Test_q_54_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist645_invSignOfSelectionSignal_uid75_atan2Test_q_55_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist646_invSignOfSelectionSignal_uid75_atan2Test_q_56_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist647_invSignOfSelectionSignal_uid75_atan2Test_q_57_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist648_invSignOfSelectionSignal_uid75_atan2Test_q_58_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist649_invSignOfSelectionSignal_uid56_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist650_invSignOfSelectionSignal_uid56_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist651_invSignOfSelectionSignal_uid56_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist652_invSignOfSelectionSignal_uid56_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist653_invSignOfSelectionSignal_uid56_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist654_invSignOfSelectionSignal_uid56_atan2Test_q_59_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist655_invSignOfSelectionSignal_uid56_atan2Test_q_60_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist656_invSignOfSelectionSignal_uid56_atan2Test_q_61_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist657_invSignOfSelectionSignal_uid56_atan2Test_q_62_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist658_invSignOfSelectionSignal_uid56_atan2Test_q_63_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist659_invSignOfSelectionSignal_uid37_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist660_invSignOfSelectionSignal_uid37_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist661_invSignOfSelectionSignal_uid37_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist662_invSignOfSelectionSignal_uid37_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist663_invSignOfSelectionSignal_uid37_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist664_invSignOfSelectionSignal_uid37_atan2Test_q_64_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist665_invSignOfSelectionSignal_uid37_atan2Test_q_65_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist666_invSignOfSelectionSignal_uid37_atan2Test_q_66_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist667_invSignOfSelectionSignal_uid37_atan2Test_q_67_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist668_invSignOfSelectionSignal_uid37_atan2Test_q_68_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist669_xNotZero_uid17_atan2Test_q_92_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist670_yNotZero_uid15_atan2Test_q_92_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist671_invSignY_uid11_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist672_invSignY_uid11_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist673_invSignY_uid11_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist674_invSignY_uid11_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist675_invSignY_uid11_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist676_invSignX_uid9_atan2Test_q_1_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist677_invSignX_uid9_atan2Test_q_2_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist678_invSignX_uid9_atan2Test_q_3_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist679_invSignX_uid9_atan2Test_q_4_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist680_invSignX_uid9_atan2Test_q_5_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist681_signY_uid8_atan2Test_b_93_q : STD_LOGIC_VECTOR (0 downto 0);
    signal redist682_signX_uid7_atan2Test_b_93_q : STD_LOGIC_VECTOR (0 downto 0);

begin


    -- GND(CONSTANT,0)
    GND_q <= "0";

    -- constPi_uid267_atan2Test(CONSTANT,266)
    constPi_uid267_atan2Test_q <= "11001001000100";

    -- constPiP2uE_uid258_atan2Test(CONSTANT,257)
    constPiP2uE_uid258_atan2Test_q <= "1100100100100";

    -- constPio2P2u_mergedSignalTM_uid261_atan2Test(BITJOIN,260)@92
    constPio2P2u_mergedSignalTM_uid261_atan2Test_q <= GND_q & constPiP2uE_uid258_atan2Test_q;

    -- cstZeroOutFormat_uid257_atan2Test(CONSTANT,256)
    cstZeroOutFormat_uid257_atan2Test_q <= "00000000000010";

    -- VCC(CONSTANT,1)
    VCC_q <= "1";

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,2344)@89
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & VCC_q;

    -- signX_uid7_atan2Test(BITSELECT,6)@0
    signX_uid7_atan2Test_b <= STD_LOGIC_VECTOR(x(31 downto 31));

    -- invSignX_uid9_atan2Test(LOGICAL,8)@0
    invSignX_uid9_atan2Test_q <= not (signX_uid7_atan2Test_b);

    -- absXE_uid10_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,872)@0
    absXE_uid10_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(x(5 downto 0));

    -- constantZero_uid6_atan2Test(CONSTANT,5)
    constantZero_uid6_atan2Test_q <= "00000000000000000000000000000000";

    -- absXE_uid10_atan2Test_BitSelect_for_a_tessel0_0(BITSELECT,859)
    absXE_uid10_atan2Test_BitSelect_for_a_tessel0_0_b <= STD_LOGIC_VECTOR(constantZero_uid6_atan2Test_q(5 downto 0));

    -- absXE_uid10_atan2Test_p1_of_6(ADDSUB,283)@0 + 1
    absXE_uid10_atan2Test_p1_of_6_s <= invSignX_uid9_atan2Test_q;
    absXE_uid10_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel0_0_b);
    absXE_uid10_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_b_tessel0_0_b);
    absXE_uid10_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absXE_uid10_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absXE_uid10_atan2Test_p1_of_6_s = "1") THEN
                    absXE_uid10_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p1_of_6_a) + UNSIGNED(absXE_uid10_atan2Test_p1_of_6_b));
                ELSE
                    absXE_uid10_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p1_of_6_a) - UNSIGNED(absXE_uid10_atan2Test_p1_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absXE_uid10_atan2Test_p1_of_6_c(0) <= absXE_uid10_atan2Test_p1_of_6_o(6);
    absXE_uid10_atan2Test_p1_of_6_q <= absXE_uid10_atan2Test_p1_of_6_o(5 downto 0);

    -- signY_uid8_atan2Test(BITSELECT,7)@0
    signY_uid8_atan2Test_b <= STD_LOGIC_VECTOR(y(31 downto 31));

    -- invSignY_uid11_atan2Test(LOGICAL,10)@0
    invSignY_uid11_atan2Test_q <= not (signY_uid8_atan2Test_b);

    -- absYE_uid12_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,898)@0
    absYE_uid12_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(y(5 downto 0));

    -- absYE_uid12_atan2Test_p1_of_6(ADDSUB,298)@0 + 1
    absYE_uid12_atan2Test_p1_of_6_s <= invSignY_uid11_atan2Test_q;
    absYE_uid12_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel0_0_b);
    absYE_uid12_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_BitSelect_for_b_tessel0_0_b);
    absYE_uid12_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absYE_uid12_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absYE_uid12_atan2Test_p1_of_6_s = "1") THEN
                    absYE_uid12_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p1_of_6_a) + UNSIGNED(absYE_uid12_atan2Test_p1_of_6_b));
                ELSE
                    absYE_uid12_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p1_of_6_a) - UNSIGNED(absYE_uid12_atan2Test_p1_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absYE_uid12_atan2Test_p1_of_6_c(0) <= absYE_uid12_atan2Test_p1_of_6_o(6);
    absYE_uid12_atan2Test_p1_of_6_q <= absYE_uid12_atan2Test_p1_of_6_o(5 downto 0);

    -- yip1E_1_uid24_atan2Test_p1_of_6(SUB,324)@1 + 1
    yip1E_1_uid24_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p1_of_6_q);
    yip1E_1_uid24_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p1_of_6_q);
    yip1E_1_uid24_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_1_uid24_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                yip1E_1_uid24_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_1_uid24_atan2Test_p1_of_6_a) - UNSIGNED(yip1E_1_uid24_atan2Test_p1_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    yip1E_1_uid24_atan2Test_p1_of_6_c(0) <= yip1E_1_uid24_atan2Test_p1_of_6_o(6);
    yip1E_1_uid24_atan2Test_p1_of_6_q <= yip1E_1_uid24_atan2Test_p1_of_6_o(5 downto 0);

    -- redist676_invSignX_uid9_atan2Test_q_1(DELAY,3194)
    redist676_invSignX_uid9_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignX_uid9_atan2Test_q, xout => redist676_invSignX_uid9_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,874)@0
    absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(x(11 downto 6));

    -- redist275_absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b_1(DELAY,2793)
    redist275_absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b_1 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b, xout => redist275_absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_a_tessel1_0(BITSELECT,861)
    absXE_uid10_atan2Test_BitSelect_for_a_tessel1_0_b <= STD_LOGIC_VECTOR(constantZero_uid6_atan2Test_q(11 downto 6));

    -- absXE_uid10_atan2Test_p2_of_6(ADDSUB,284)@1 + 1
    absXE_uid10_atan2Test_p2_of_6_s <= redist676_invSignX_uid9_atan2Test_q_1_q;
    absXE_uid10_atan2Test_p2_of_6_cin <= absXE_uid10_atan2Test_p1_of_6_c;
    absXE_uid10_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel1_0_b) & redist676_invSignX_uid9_atan2Test_q_1_q(0);
    absXE_uid10_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & redist275_absXE_uid10_atan2Test_BitSelect_for_b_tessel1_0_b_1_q) & absXE_uid10_atan2Test_p2_of_6_cin(0);
    absXE_uid10_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absXE_uid10_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absXE_uid10_atan2Test_p2_of_6_s = "1") THEN
                    absXE_uid10_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p2_of_6_a) + UNSIGNED(absXE_uid10_atan2Test_p2_of_6_b));
                ELSE
                    absXE_uid10_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p2_of_6_a) - UNSIGNED(absXE_uid10_atan2Test_p2_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absXE_uid10_atan2Test_p2_of_6_c(0) <= absXE_uid10_atan2Test_p2_of_6_o(7);
    absXE_uid10_atan2Test_p2_of_6_q <= absXE_uid10_atan2Test_p2_of_6_o(6 downto 1);

    -- redist671_invSignY_uid11_atan2Test_q_1(DELAY,3189)
    redist671_invSignY_uid11_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignY_uid11_atan2Test_q, xout => redist671_invSignY_uid11_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,900)@0
    absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(y(11 downto 6));

    -- redist269_absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b_1(DELAY,2787)
    redist269_absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b_1 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b, xout => redist269_absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_p2_of_6(ADDSUB,299)@1 + 1
    absYE_uid12_atan2Test_p2_of_6_s <= redist671_invSignY_uid11_atan2Test_q_1_q;
    absYE_uid12_atan2Test_p2_of_6_cin <= absYE_uid12_atan2Test_p1_of_6_c;
    absYE_uid12_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel1_0_b) & redist671_invSignY_uid11_atan2Test_q_1_q(0);
    absYE_uid12_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & redist269_absYE_uid12_atan2Test_BitSelect_for_b_tessel1_0_b_1_q) & absYE_uid12_atan2Test_p2_of_6_cin(0);
    absYE_uid12_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absYE_uid12_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absYE_uid12_atan2Test_p2_of_6_s = "1") THEN
                    absYE_uid12_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p2_of_6_a) + UNSIGNED(absYE_uid12_atan2Test_p2_of_6_b));
                ELSE
                    absYE_uid12_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p2_of_6_a) - UNSIGNED(absYE_uid12_atan2Test_p2_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absYE_uid12_atan2Test_p2_of_6_c(0) <= absYE_uid12_atan2Test_p2_of_6_o(7);
    absYE_uid12_atan2Test_p2_of_6_q <= absYE_uid12_atan2Test_p2_of_6_o(6 downto 1);

    -- yip1E_1_uid24_atan2Test_p2_of_6(SUB,325)@2 + 1
    yip1E_1_uid24_atan2Test_p2_of_6_cin <= yip1E_1_uid24_atan2Test_p1_of_6_c;
    yip1E_1_uid24_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p2_of_6_q) & '0';
    yip1E_1_uid24_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p2_of_6_q) & yip1E_1_uid24_atan2Test_p2_of_6_cin(0);
    yip1E_1_uid24_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_1_uid24_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                yip1E_1_uid24_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_1_uid24_atan2Test_p2_of_6_a) - UNSIGNED(yip1E_1_uid24_atan2Test_p2_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    yip1E_1_uid24_atan2Test_p2_of_6_c(0) <= yip1E_1_uid24_atan2Test_p2_of_6_o(7);
    yip1E_1_uid24_atan2Test_p2_of_6_q <= yip1E_1_uid24_atan2Test_p2_of_6_o(6 downto 1);

    -- redist677_invSignX_uid9_atan2Test_q_2(DELAY,3195)
    redist677_invSignX_uid9_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist676_invSignX_uid9_atan2Test_q_1_q, xout => redist677_invSignX_uid9_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,876)@0
    absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(x(17 downto 12));

    -- redist274_absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b_2(DELAY,2792)
    redist274_absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b_2 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b, xout => redist274_absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_a_tessel2_0(BITSELECT,863)
    absXE_uid10_atan2Test_BitSelect_for_a_tessel2_0_b <= STD_LOGIC_VECTOR(constantZero_uid6_atan2Test_q(17 downto 12));

    -- absXE_uid10_atan2Test_p3_of_6(ADDSUB,285)@2 + 1
    absXE_uid10_atan2Test_p3_of_6_s <= redist677_invSignX_uid9_atan2Test_q_2_q;
    absXE_uid10_atan2Test_p3_of_6_cin <= absXE_uid10_atan2Test_p2_of_6_c;
    absXE_uid10_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel2_0_b) & redist677_invSignX_uid9_atan2Test_q_2_q(0);
    absXE_uid10_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & redist274_absXE_uid10_atan2Test_BitSelect_for_b_tessel2_0_b_2_q) & absXE_uid10_atan2Test_p3_of_6_cin(0);
    absXE_uid10_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absXE_uid10_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absXE_uid10_atan2Test_p3_of_6_s = "1") THEN
                    absXE_uid10_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p3_of_6_a) + UNSIGNED(absXE_uid10_atan2Test_p3_of_6_b));
                ELSE
                    absXE_uid10_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p3_of_6_a) - UNSIGNED(absXE_uid10_atan2Test_p3_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absXE_uid10_atan2Test_p3_of_6_c(0) <= absXE_uid10_atan2Test_p3_of_6_o(7);
    absXE_uid10_atan2Test_p3_of_6_q <= absXE_uid10_atan2Test_p3_of_6_o(6 downto 1);

    -- redist672_invSignY_uid11_atan2Test_q_2(DELAY,3190)
    redist672_invSignY_uid11_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist671_invSignY_uid11_atan2Test_q_1_q, xout => redist672_invSignY_uid11_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,902)@0
    absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(y(17 downto 12));

    -- redist268_absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b_2(DELAY,2786)
    redist268_absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b_2 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b, xout => redist268_absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_p3_of_6(ADDSUB,300)@2 + 1
    absYE_uid12_atan2Test_p3_of_6_s <= redist672_invSignY_uid11_atan2Test_q_2_q;
    absYE_uid12_atan2Test_p3_of_6_cin <= absYE_uid12_atan2Test_p2_of_6_c;
    absYE_uid12_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel2_0_b) & redist672_invSignY_uid11_atan2Test_q_2_q(0);
    absYE_uid12_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & redist268_absYE_uid12_atan2Test_BitSelect_for_b_tessel2_0_b_2_q) & absYE_uid12_atan2Test_p3_of_6_cin(0);
    absYE_uid12_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absYE_uid12_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absYE_uid12_atan2Test_p3_of_6_s = "1") THEN
                    absYE_uid12_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p3_of_6_a) + UNSIGNED(absYE_uid12_atan2Test_p3_of_6_b));
                ELSE
                    absYE_uid12_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p3_of_6_a) - UNSIGNED(absYE_uid12_atan2Test_p3_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absYE_uid12_atan2Test_p3_of_6_c(0) <= absYE_uid12_atan2Test_p3_of_6_o(7);
    absYE_uid12_atan2Test_p3_of_6_q <= absYE_uid12_atan2Test_p3_of_6_o(6 downto 1);

    -- yip1E_1_uid24_atan2Test_p3_of_6(SUB,326)@3 + 1
    yip1E_1_uid24_atan2Test_p3_of_6_cin <= yip1E_1_uid24_atan2Test_p2_of_6_c;
    yip1E_1_uid24_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p3_of_6_q) & '0';
    yip1E_1_uid24_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p3_of_6_q) & yip1E_1_uid24_atan2Test_p3_of_6_cin(0);
    yip1E_1_uid24_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_1_uid24_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                yip1E_1_uid24_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_1_uid24_atan2Test_p3_of_6_a) - UNSIGNED(yip1E_1_uid24_atan2Test_p3_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    yip1E_1_uid24_atan2Test_p3_of_6_c(0) <= yip1E_1_uid24_atan2Test_p3_of_6_o(7);
    yip1E_1_uid24_atan2Test_p3_of_6_q <= yip1E_1_uid24_atan2Test_p3_of_6_o(6 downto 1);

    -- redist678_invSignX_uid9_atan2Test_q_3(DELAY,3196)
    redist678_invSignX_uid9_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist677_invSignX_uid9_atan2Test_q_2_q, xout => redist678_invSignX_uid9_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,878)@0
    absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(x(23 downto 18));

    -- redist273_absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b_3(DELAY,2791)
    redist273_absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b_3 : dspba_delay
    GENERIC MAP ( width => 6, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b, xout => redist273_absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_a_tessel3_0(BITSELECT,865)
    absXE_uid10_atan2Test_BitSelect_for_a_tessel3_0_b <= STD_LOGIC_VECTOR(constantZero_uid6_atan2Test_q(23 downto 18));

    -- absXE_uid10_atan2Test_p4_of_6(ADDSUB,286)@3 + 1
    absXE_uid10_atan2Test_p4_of_6_s <= redist678_invSignX_uid9_atan2Test_q_3_q;
    absXE_uid10_atan2Test_p4_of_6_cin <= absXE_uid10_atan2Test_p3_of_6_c;
    absXE_uid10_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel3_0_b) & redist678_invSignX_uid9_atan2Test_q_3_q(0);
    absXE_uid10_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & redist273_absXE_uid10_atan2Test_BitSelect_for_b_tessel3_0_b_3_q) & absXE_uid10_atan2Test_p4_of_6_cin(0);
    absXE_uid10_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absXE_uid10_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absXE_uid10_atan2Test_p4_of_6_s = "1") THEN
                    absXE_uid10_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p4_of_6_a) + UNSIGNED(absXE_uid10_atan2Test_p4_of_6_b));
                ELSE
                    absXE_uid10_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p4_of_6_a) - UNSIGNED(absXE_uid10_atan2Test_p4_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absXE_uid10_atan2Test_p4_of_6_c(0) <= absXE_uid10_atan2Test_p4_of_6_o(7);
    absXE_uid10_atan2Test_p4_of_6_q <= absXE_uid10_atan2Test_p4_of_6_o(6 downto 1);

    -- redist673_invSignY_uid11_atan2Test_q_3(DELAY,3191)
    redist673_invSignY_uid11_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist672_invSignY_uid11_atan2Test_q_2_q, xout => redist673_invSignY_uid11_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,904)@0
    absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(y(23 downto 18));

    -- redist267_absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b_3(DELAY,2785)
    redist267_absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b_3 : dspba_delay
    GENERIC MAP ( width => 6, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b, xout => redist267_absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_p4_of_6(ADDSUB,301)@3 + 1
    absYE_uid12_atan2Test_p4_of_6_s <= redist673_invSignY_uid11_atan2Test_q_3_q;
    absYE_uid12_atan2Test_p4_of_6_cin <= absYE_uid12_atan2Test_p3_of_6_c;
    absYE_uid12_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel3_0_b) & redist673_invSignY_uid11_atan2Test_q_3_q(0);
    absYE_uid12_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & redist267_absYE_uid12_atan2Test_BitSelect_for_b_tessel3_0_b_3_q) & absYE_uid12_atan2Test_p4_of_6_cin(0);
    absYE_uid12_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absYE_uid12_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absYE_uid12_atan2Test_p4_of_6_s = "1") THEN
                    absYE_uid12_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p4_of_6_a) + UNSIGNED(absYE_uid12_atan2Test_p4_of_6_b));
                ELSE
                    absYE_uid12_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p4_of_6_a) - UNSIGNED(absYE_uid12_atan2Test_p4_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absYE_uid12_atan2Test_p4_of_6_c(0) <= absYE_uid12_atan2Test_p4_of_6_o(7);
    absYE_uid12_atan2Test_p4_of_6_q <= absYE_uid12_atan2Test_p4_of_6_o(6 downto 1);

    -- yip1E_1_uid24_atan2Test_p4_of_6(SUB,327)@4 + 1
    yip1E_1_uid24_atan2Test_p4_of_6_cin <= yip1E_1_uid24_atan2Test_p3_of_6_c;
    yip1E_1_uid24_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p4_of_6_q) & '0';
    yip1E_1_uid24_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p4_of_6_q) & yip1E_1_uid24_atan2Test_p4_of_6_cin(0);
    yip1E_1_uid24_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_1_uid24_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                yip1E_1_uid24_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_1_uid24_atan2Test_p4_of_6_a) - UNSIGNED(yip1E_1_uid24_atan2Test_p4_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    yip1E_1_uid24_atan2Test_p4_of_6_c(0) <= yip1E_1_uid24_atan2Test_p4_of_6_o(7);
    yip1E_1_uid24_atan2Test_p4_of_6_q <= yip1E_1_uid24_atan2Test_p4_of_6_o(6 downto 1);

    -- redist679_invSignX_uid9_atan2Test_q_4(DELAY,3197)
    redist679_invSignX_uid9_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist678_invSignX_uid9_atan2Test_q_3_q, xout => redist679_invSignX_uid9_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,880)@0
    absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(x(29 downto 24));

    -- redist272_absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b_4(DELAY,2790)
    redist272_absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b, xout => redist272_absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_a_tessel4_0(BITSELECT,867)
    absXE_uid10_atan2Test_BitSelect_for_a_tessel4_0_b <= STD_LOGIC_VECTOR(constantZero_uid6_atan2Test_q(29 downto 24));

    -- absXE_uid10_atan2Test_p5_of_6(ADDSUB,287)@4 + 1
    absXE_uid10_atan2Test_p5_of_6_s <= redist679_invSignX_uid9_atan2Test_q_4_q;
    absXE_uid10_atan2Test_p5_of_6_cin <= absXE_uid10_atan2Test_p4_of_6_c;
    absXE_uid10_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel4_0_b) & redist679_invSignX_uid9_atan2Test_q_4_q(0);
    absXE_uid10_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & redist272_absXE_uid10_atan2Test_BitSelect_for_b_tessel4_0_b_4_q) & absXE_uid10_atan2Test_p5_of_6_cin(0);
    absXE_uid10_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absXE_uid10_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absXE_uid10_atan2Test_p5_of_6_s = "1") THEN
                    absXE_uid10_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p5_of_6_a) + UNSIGNED(absXE_uid10_atan2Test_p5_of_6_b));
                ELSE
                    absXE_uid10_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absXE_uid10_atan2Test_p5_of_6_a) - UNSIGNED(absXE_uid10_atan2Test_p5_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absXE_uid10_atan2Test_p5_of_6_c(0) <= absXE_uid10_atan2Test_p5_of_6_o(7);
    absXE_uid10_atan2Test_p5_of_6_q <= absXE_uid10_atan2Test_p5_of_6_o(6 downto 1);

    -- redist674_invSignY_uid11_atan2Test_q_4(DELAY,3192)
    redist674_invSignY_uid11_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist673_invSignY_uid11_atan2Test_q_3_q, xout => redist674_invSignY_uid11_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,906)@0
    absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(y(29 downto 24));

    -- redist266_absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b_4(DELAY,2784)
    redist266_absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b, xout => redist266_absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_p5_of_6(ADDSUB,302)@4 + 1
    absYE_uid12_atan2Test_p5_of_6_s <= redist674_invSignY_uid11_atan2Test_q_4_q;
    absYE_uid12_atan2Test_p5_of_6_cin <= absYE_uid12_atan2Test_p4_of_6_c;
    absYE_uid12_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_BitSelect_for_a_tessel4_0_b) & redist674_invSignY_uid11_atan2Test_q_4_q(0);
    absYE_uid12_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & redist266_absYE_uid12_atan2Test_BitSelect_for_b_tessel4_0_b_4_q) & absYE_uid12_atan2Test_p5_of_6_cin(0);
    absYE_uid12_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absYE_uid12_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absYE_uid12_atan2Test_p5_of_6_s = "1") THEN
                    absYE_uid12_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p5_of_6_a) + UNSIGNED(absYE_uid12_atan2Test_p5_of_6_b));
                ELSE
                    absYE_uid12_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(absYE_uid12_atan2Test_p5_of_6_a) - UNSIGNED(absYE_uid12_atan2Test_p5_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absYE_uid12_atan2Test_p5_of_6_c(0) <= absYE_uid12_atan2Test_p5_of_6_o(7);
    absYE_uid12_atan2Test_p5_of_6_q <= absYE_uid12_atan2Test_p5_of_6_o(6 downto 1);

    -- yip1E_1_uid24_atan2Test_p5_of_6(SUB,328)@5 + 1
    yip1E_1_uid24_atan2Test_p5_of_6_cin <= yip1E_1_uid24_atan2Test_p4_of_6_c;
    yip1E_1_uid24_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p5_of_6_q) & '0';
    yip1E_1_uid24_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p5_of_6_q) & yip1E_1_uid24_atan2Test_p5_of_6_cin(0);
    yip1E_1_uid24_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_1_uid24_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                yip1E_1_uid24_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_1_uid24_atan2Test_p5_of_6_a) - UNSIGNED(yip1E_1_uid24_atan2Test_p5_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    yip1E_1_uid24_atan2Test_p5_of_6_c(0) <= yip1E_1_uid24_atan2Test_p5_of_6_o(7);
    yip1E_1_uid24_atan2Test_p5_of_6_q <= yip1E_1_uid24_atan2Test_p5_of_6_o(6 downto 1);

    -- redist680_invSignX_uid9_atan2Test_q_5(DELAY,3198)
    redist680_invSignX_uid9_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist679_invSignX_uid9_atan2Test_q_4_q, xout => redist680_invSignX_uid9_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist270_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_1_b_5(DELAY,2788)
    redist270_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_1_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => signX_uid7_atan2Test_b, xout => redist270_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_1_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,882)@0
    absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(x(31 downto 30));

    -- redist271_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b_5(DELAY,2789)
    redist271_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b_5 : dspba_delay
    GENERIC MAP ( width => 2, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b, xout => redist271_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- absXE_uid10_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,884)@5
    absXE_uid10_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= redist270_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_1_b_5_q & redist271_absXE_uid10_atan2Test_BitSelect_for_b_tessel5_0_b_5_q;

    -- absXE_uid10_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,870)
    absXE_uid10_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(constantZero_uid6_atan2Test_q(31 downto 31));

    -- absXE_uid10_atan2Test_BitSelect_for_a_tessel5_0(BITSELECT,869)
    absXE_uid10_atan2Test_BitSelect_for_a_tessel5_0_b <= STD_LOGIC_VECTOR(constantZero_uid6_atan2Test_q(31 downto 30));

    -- absXE_uid10_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,871)@5
    absXE_uid10_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= absXE_uid10_atan2Test_BitSelect_for_a_tessel5_1_b & absXE_uid10_atan2Test_BitSelect_for_a_tessel5_0_b;

    -- absXE_uid10_atan2Test_p6_of_6(ADDSUB,288)@5 + 1
    absXE_uid10_atan2Test_p6_of_6_s <= redist680_invSignX_uid9_atan2Test_q_5_q;
    absXE_uid10_atan2Test_p6_of_6_cin <= absXE_uid10_atan2Test_p5_of_6_c;
    absXE_uid10_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((3 downto 3 => absXE_uid10_atan2Test_BitSelect_for_a_BitJoin_for_g_q(2)) & absXE_uid10_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist680_invSignX_uid9_atan2Test_q_5_q(0));
    absXE_uid10_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((3 downto 3 => absXE_uid10_atan2Test_BitSelect_for_b_BitJoin_for_g_q(2)) & absXE_uid10_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & absXE_uid10_atan2Test_p6_of_6_cin(0));
    absXE_uid10_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absXE_uid10_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absXE_uid10_atan2Test_p6_of_6_s = "1") THEN
                    absXE_uid10_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(absXE_uid10_atan2Test_p6_of_6_a) + SIGNED(absXE_uid10_atan2Test_p6_of_6_b));
                ELSE
                    absXE_uid10_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(absXE_uid10_atan2Test_p6_of_6_a) - SIGNED(absXE_uid10_atan2Test_p6_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absXE_uid10_atan2Test_p6_of_6_q <= absXE_uid10_atan2Test_p6_of_6_o(3 downto 1);

    -- xip1E_1_uid23_atan2Test_BitSelect_for_a_tessel5_0(BITSELECT,921)@6
    xip1E_1_uid23_atan2Test_BitSelect_for_a_tessel5_0_b <= STD_LOGIC_VECTOR(absXE_uid10_atan2Test_p6_of_6_q(1 downto 0));

    -- xip1E_1_uid23_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,923)@6
    xip1E_1_uid23_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= GND_q & xip1E_1_uid23_atan2Test_BitSelect_for_a_tessel5_0_b;

    -- redist675_invSignY_uid11_atan2Test_q_5(DELAY,3193)
    redist675_invSignY_uid11_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist674_invSignY_uid11_atan2Test_q_4_q, xout => redist675_invSignY_uid11_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist264_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_1_b_5(DELAY,2782)
    redist264_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_1_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => signY_uid8_atan2Test_b, xout => redist264_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_1_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,908)@0
    absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(y(31 downto 30));

    -- redist265_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b_5(DELAY,2783)
    redist265_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b_5 : dspba_delay
    GENERIC MAP ( width => 2, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b, xout => redist265_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- absYE_uid12_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,910)@5
    absYE_uid12_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= redist264_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_1_b_5_q & redist265_absYE_uid12_atan2Test_BitSelect_for_b_tessel5_0_b_5_q;

    -- absYE_uid12_atan2Test_p6_of_6(ADDSUB,303)@5 + 1
    absYE_uid12_atan2Test_p6_of_6_s <= redist675_invSignY_uid11_atan2Test_q_5_q;
    absYE_uid12_atan2Test_p6_of_6_cin <= absYE_uid12_atan2Test_p5_of_6_c;
    absYE_uid12_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((3 downto 3 => absXE_uid10_atan2Test_BitSelect_for_a_BitJoin_for_g_q(2)) & absXE_uid10_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist675_invSignY_uid11_atan2Test_q_5_q(0));
    absYE_uid12_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((3 downto 3 => absYE_uid12_atan2Test_BitSelect_for_b_BitJoin_for_g_q(2)) & absYE_uid12_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & absYE_uid12_atan2Test_p6_of_6_cin(0));
    absYE_uid12_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            absYE_uid12_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (absYE_uid12_atan2Test_p6_of_6_s = "1") THEN
                    absYE_uid12_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(absYE_uid12_atan2Test_p6_of_6_a) + SIGNED(absYE_uid12_atan2Test_p6_of_6_b));
                ELSE
                    absYE_uid12_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(absYE_uid12_atan2Test_p6_of_6_a) - SIGNED(absYE_uid12_atan2Test_p6_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    absYE_uid12_atan2Test_p6_of_6_q <= absYE_uid12_atan2Test_p6_of_6_o(3 downto 1);

    -- xip1E_1_uid23_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,934)@6
    xip1E_1_uid23_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(absYE_uid12_atan2Test_p6_of_6_q(1 downto 0));

    -- xip1E_1_uid23_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,936)@6
    xip1E_1_uid23_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= GND_q & xip1E_1_uid23_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- yip1E_1_uid24_atan2Test_p6_of_6(SUB,329)@6 + 1
    yip1E_1_uid24_atan2Test_p6_of_6_cin <= yip1E_1_uid24_atan2Test_p5_of_6_c;
    yip1E_1_uid24_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR("0" & xip1E_1_uid23_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & '0';
    yip1E_1_uid24_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR("0" & xip1E_1_uid23_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & yip1E_1_uid24_atan2Test_p6_of_6_cin(0);
    yip1E_1_uid24_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_1_uid24_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                yip1E_1_uid24_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_1_uid24_atan2Test_p6_of_6_a) - UNSIGNED(yip1E_1_uid24_atan2Test_p6_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    yip1E_1_uid24_atan2Test_p6_of_6_q <= yip1E_1_uid24_atan2Test_p6_of_6_o(3 downto 1);

    -- xMSB_uid32_atan2Test_tessel0_0(BITSELECT,1029)@7
    xMSB_uid32_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_1_uid24_atan2Test_p6_of_6_q(2 downto 2));

    -- redist259_xMSB_uid32_atan2Test_tessel0_0_b_1(DELAY,2777)
    redist259_xMSB_uid32_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid32_atan2Test_tessel0_0_b, xout => redist259_xMSB_uid32_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist260_xMSB_uid32_atan2Test_tessel0_0_b_2(DELAY,2778)
    redist260_xMSB_uid32_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist259_xMSB_uid32_atan2Test_tessel0_0_b_1_q, xout => redist260_xMSB_uid32_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist261_xMSB_uid32_atan2Test_tessel0_0_b_3(DELAY,2779)
    redist261_xMSB_uid32_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist260_xMSB_uid32_atan2Test_tessel0_0_b_2_q, xout => redist261_xMSB_uid32_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist262_xMSB_uid32_atan2Test_tessel0_0_b_4(DELAY,2780)
    redist262_xMSB_uid32_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist261_xMSB_uid32_atan2Test_tessel0_0_b_3_q, xout => redist262_xMSB_uid32_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist263_xMSB_uid32_atan2Test_tessel0_0_b_5(DELAY,2781)
    redist263_xMSB_uid32_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist262_xMSB_uid32_atan2Test_tessel0_0_b_4_q, xout => redist263_xMSB_uid32_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_1_uid23_atan2Test_p1_of_6(ADD,311)@1 + 1
    xip1E_1_uid23_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p1_of_6_q);
    xip1E_1_uid23_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p1_of_6_q);
    xip1E_1_uid23_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_1_uid23_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                xip1E_1_uid23_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_1_uid23_atan2Test_p1_of_6_a) + UNSIGNED(xip1E_1_uid23_atan2Test_p1_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    xip1E_1_uid23_atan2Test_p1_of_6_c(0) <= xip1E_1_uid23_atan2Test_p1_of_6_o(6);
    xip1E_1_uid23_atan2Test_p1_of_6_q <= xip1E_1_uid23_atan2Test_p1_of_6_o(5 downto 0);

    -- redist526_xip1E_1_uid23_atan2Test_p1_of_6_q_5(DELAY,3044)
    redist526_xip1E_1_uid23_atan2Test_p1_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_1_uid23_atan2Test_p1_of_6_q, xout => redist526_xip1E_1_uid23_atan2Test_p1_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist520_yip1E_1_uid24_atan2Test_p1_of_6_q_5(DELAY,3038)
    redist520_yip1E_1_uid24_atan2Test_p1_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_1_uid24_atan2Test_p1_of_6_q, xout => redist520_yip1E_1_uid24_atan2Test_p1_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2376)@7
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist520_yip1E_1_uid24_atan2Test_p1_of_6_q_5_q(4 downto 0));
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist520_yip1E_1_uid24_atan2Test_p1_of_6_q_5_q(5 downto 5));

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,999)@7
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & GND_q;

    -- yip1E_2sumAHighB_uid43_atan2Test_p1_of_6(ADDSUB,352)@7 + 1
    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_s <= xMSB_uid32_atan2Test_tessel0_0_b;
    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & redist526_xip1E_1_uid23_atan2Test_p1_of_6_q_5_q);
    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_s = "1") THEN
                    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_a) + UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_b));
                ELSE
                    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_a) - UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_c(0) <= yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_o(6);
    yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q <= yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_o(5 downto 0);

    -- xip1E_1_uid23_atan2Test_p2_of_6(ADD,312)@2 + 1
    xip1E_1_uid23_atan2Test_p2_of_6_cin <= xip1E_1_uid23_atan2Test_p1_of_6_c;
    xip1E_1_uid23_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p2_of_6_q) & '1';
    xip1E_1_uid23_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p2_of_6_q) & xip1E_1_uid23_atan2Test_p2_of_6_cin(0);
    xip1E_1_uid23_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_1_uid23_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                xip1E_1_uid23_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_1_uid23_atan2Test_p2_of_6_a) + UNSIGNED(xip1E_1_uid23_atan2Test_p2_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    xip1E_1_uid23_atan2Test_p2_of_6_c(0) <= xip1E_1_uid23_atan2Test_p2_of_6_o(7);
    xip1E_1_uid23_atan2Test_p2_of_6_q <= xip1E_1_uid23_atan2Test_p2_of_6_o(6 downto 1);

    -- redist525_xip1E_1_uid23_atan2Test_p2_of_6_q_5(DELAY,3043)
    redist525_xip1E_1_uid23_atan2Test_p2_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_1_uid23_atan2Test_p2_of_6_q, xout => redist525_xip1E_1_uid23_atan2Test_p2_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist519_yip1E_1_uid24_atan2Test_p2_of_6_q_5(DELAY,3037)
    redist519_yip1E_1_uid24_atan2Test_p2_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_1_uid24_atan2Test_p2_of_6_q, xout => redist519_yip1E_1_uid24_atan2Test_p2_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2377)@8
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist519_yip1E_1_uid24_atan2Test_p2_of_6_q_5_q(4 downto 0));
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist519_yip1E_1_uid24_atan2Test_p2_of_6_q_5_q(5 downto 5));

    -- redist139_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2657)
    redist139_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist139_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1002)@8
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist139_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- yip1E_2sumAHighB_uid43_atan2Test_p2_of_6(ADDSUB,353)@8 + 1
    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_s <= redist259_xMSB_uid32_atan2Test_tessel0_0_b_1_q;
    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_cin <= yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_c;
    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist259_xMSB_uid32_atan2Test_tessel0_0_b_1_q(0);
    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & redist525_xip1E_1_uid23_atan2Test_p2_of_6_q_5_q) & yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_cin(0);
    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_s = "1") THEN
                    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_a) + UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_b));
                ELSE
                    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_a) - UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_c(0) <= yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_o(7);
    yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q <= yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_o(6 downto 1);

    -- xip1E_1_uid23_atan2Test_p3_of_6(ADD,313)@3 + 1
    xip1E_1_uid23_atan2Test_p3_of_6_cin <= xip1E_1_uid23_atan2Test_p2_of_6_c;
    xip1E_1_uid23_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p3_of_6_q) & '1';
    xip1E_1_uid23_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p3_of_6_q) & xip1E_1_uid23_atan2Test_p3_of_6_cin(0);
    xip1E_1_uid23_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_1_uid23_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                xip1E_1_uid23_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_1_uid23_atan2Test_p3_of_6_a) + UNSIGNED(xip1E_1_uid23_atan2Test_p3_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    xip1E_1_uid23_atan2Test_p3_of_6_c(0) <= xip1E_1_uid23_atan2Test_p3_of_6_o(7);
    xip1E_1_uid23_atan2Test_p3_of_6_q <= xip1E_1_uid23_atan2Test_p3_of_6_o(6 downto 1);

    -- redist524_xip1E_1_uid23_atan2Test_p3_of_6_q_5(DELAY,3042)
    redist524_xip1E_1_uid23_atan2Test_p3_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_1_uid23_atan2Test_p3_of_6_q, xout => redist524_xip1E_1_uid23_atan2Test_p3_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist518_yip1E_1_uid24_atan2Test_p3_of_6_q_5(DELAY,3036)
    redist518_yip1E_1_uid24_atan2Test_p3_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_1_uid24_atan2Test_p3_of_6_q, xout => redist518_yip1E_1_uid24_atan2Test_p3_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2378)@9
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist518_yip1E_1_uid24_atan2Test_p3_of_6_q_5_q(4 downto 0));
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist518_yip1E_1_uid24_atan2Test_p3_of_6_q_5_q(5 downto 5));

    -- redist138_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2656)
    redist138_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist138_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1005)@9
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist138_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- yip1E_2sumAHighB_uid43_atan2Test_p3_of_6(ADDSUB,354)@9 + 1
    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_s <= redist260_xMSB_uid32_atan2Test_tessel0_0_b_2_q;
    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_cin <= yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_c;
    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist260_xMSB_uid32_atan2Test_tessel0_0_b_2_q(0);
    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & redist524_xip1E_1_uid23_atan2Test_p3_of_6_q_5_q) & yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_cin(0);
    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_s = "1") THEN
                    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_a) + UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_b));
                ELSE
                    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_a) - UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_c(0) <= yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_o(7);
    yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q <= yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_o(6 downto 1);

    -- xip1E_1_uid23_atan2Test_p4_of_6(ADD,314)@4 + 1
    xip1E_1_uid23_atan2Test_p4_of_6_cin <= xip1E_1_uid23_atan2Test_p3_of_6_c;
    xip1E_1_uid23_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p4_of_6_q) & '1';
    xip1E_1_uid23_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p4_of_6_q) & xip1E_1_uid23_atan2Test_p4_of_6_cin(0);
    xip1E_1_uid23_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_1_uid23_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                xip1E_1_uid23_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_1_uid23_atan2Test_p4_of_6_a) + UNSIGNED(xip1E_1_uid23_atan2Test_p4_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    xip1E_1_uid23_atan2Test_p4_of_6_c(0) <= xip1E_1_uid23_atan2Test_p4_of_6_o(7);
    xip1E_1_uid23_atan2Test_p4_of_6_q <= xip1E_1_uid23_atan2Test_p4_of_6_o(6 downto 1);

    -- redist523_xip1E_1_uid23_atan2Test_p4_of_6_q_5(DELAY,3041)
    redist523_xip1E_1_uid23_atan2Test_p4_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_1_uid23_atan2Test_p4_of_6_q, xout => redist523_xip1E_1_uid23_atan2Test_p4_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist517_yip1E_1_uid24_atan2Test_p4_of_6_q_5(DELAY,3035)
    redist517_yip1E_1_uid24_atan2Test_p4_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_1_uid24_atan2Test_p4_of_6_q, xout => redist517_yip1E_1_uid24_atan2Test_p4_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2379)@10
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist517_yip1E_1_uid24_atan2Test_p4_of_6_q_5_q(4 downto 0));
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist517_yip1E_1_uid24_atan2Test_p4_of_6_q_5_q(5 downto 5));

    -- redist137_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2655)
    redist137_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist137_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1008)@10
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist137_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- yip1E_2sumAHighB_uid43_atan2Test_p4_of_6(ADDSUB,355)@10 + 1
    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_s <= redist261_xMSB_uid32_atan2Test_tessel0_0_b_3_q;
    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_cin <= yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_c;
    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist261_xMSB_uid32_atan2Test_tessel0_0_b_3_q(0);
    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & redist523_xip1E_1_uid23_atan2Test_p4_of_6_q_5_q) & yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_cin(0);
    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_s = "1") THEN
                    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_a) + UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_b));
                ELSE
                    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_a) - UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_c(0) <= yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_o(7);
    yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q <= yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_o(6 downto 1);

    -- xip1E_1_uid23_atan2Test_p5_of_6(ADD,315)@5 + 1
    xip1E_1_uid23_atan2Test_p5_of_6_cin <= xip1E_1_uid23_atan2Test_p4_of_6_c;
    xip1E_1_uid23_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & absXE_uid10_atan2Test_p5_of_6_q) & '1';
    xip1E_1_uid23_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & absYE_uid12_atan2Test_p5_of_6_q) & xip1E_1_uid23_atan2Test_p5_of_6_cin(0);
    xip1E_1_uid23_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_1_uid23_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                xip1E_1_uid23_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_1_uid23_atan2Test_p5_of_6_a) + UNSIGNED(xip1E_1_uid23_atan2Test_p5_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    xip1E_1_uid23_atan2Test_p5_of_6_c(0) <= xip1E_1_uid23_atan2Test_p5_of_6_o(7);
    xip1E_1_uid23_atan2Test_p5_of_6_q <= xip1E_1_uid23_atan2Test_p5_of_6_o(6 downto 1);

    -- redist522_xip1E_1_uid23_atan2Test_p5_of_6_q_5(DELAY,3040)
    redist522_xip1E_1_uid23_atan2Test_p5_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_1_uid23_atan2Test_p5_of_6_q, xout => redist522_xip1E_1_uid23_atan2Test_p5_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist516_yip1E_1_uid24_atan2Test_p5_of_6_q_5(DELAY,3034)
    redist516_yip1E_1_uid24_atan2Test_p5_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_1_uid24_atan2Test_p5_of_6_q, xout => redist516_yip1E_1_uid24_atan2Test_p5_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2380)@11
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist516_yip1E_1_uid24_atan2Test_p5_of_6_q_5_q(4 downto 0));
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist516_yip1E_1_uid24_atan2Test_p5_of_6_q_5_q(5 downto 5));

    -- redist136_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2654)
    redist136_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist136_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1011)@11
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist136_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- yip1E_2sumAHighB_uid43_atan2Test_p5_of_6(ADDSUB,356)@11 + 1
    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_s <= redist262_xMSB_uid32_atan2Test_tessel0_0_b_4_q;
    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_cin <= yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_c;
    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist262_xMSB_uid32_atan2Test_tessel0_0_b_4_q(0);
    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & redist522_xip1E_1_uid23_atan2Test_p5_of_6_q_5_q) & yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_cin(0);
    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_s = "1") THEN
                    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_a) + UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_b));
                ELSE
                    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_a) - UNSIGNED(yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_c(0) <= yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_o(7);
    yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q <= yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_o(6 downto 1);

    -- aip1E_2CostZeroPaddingA_uid45_atan2Test(CONSTANT,44)
    aip1E_2CostZeroPaddingA_uid45_atan2Test_q <= "00";

    -- xip1E_1_uid23_atan2Test_p6_of_6(ADD,316)@6 + 1
    xip1E_1_uid23_atan2Test_p6_of_6_cin <= xip1E_1_uid23_atan2Test_p5_of_6_c;
    xip1E_1_uid23_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR("0" & xip1E_1_uid23_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & '1';
    xip1E_1_uid23_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR("0" & xip1E_1_uid23_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_1_uid23_atan2Test_p6_of_6_cin(0);
    xip1E_1_uid23_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_1_uid23_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                xip1E_1_uid23_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_1_uid23_atan2Test_p6_of_6_a) + UNSIGNED(xip1E_1_uid23_atan2Test_p6_of_6_b));
            END IF;
        END IF;
    END PROCESS;
    xip1E_1_uid23_atan2Test_p6_of_6_q <= xip1E_1_uid23_atan2Test_p6_of_6_o(3 downto 1);

    -- redist521_xip1E_1_uid23_atan2Test_p6_of_6_q_5(DELAY,3039)
    redist521_xip1E_1_uid23_atan2Test_p6_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 3, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_1_uid23_atan2Test_p6_of_6_q, xout => redist521_xip1E_1_uid23_atan2Test_p6_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1028)@12
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist521_xip1E_1_uid23_atan2Test_p6_of_6_q_5_q;

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,993)@12
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist515_yip1E_1_uid24_atan2Test_p6_of_6_q_5_q(2 downto 2));

    -- redist515_yip1E_1_uid24_atan2Test_p6_of_6_q_5(DELAY,3033)
    redist515_yip1E_1_uid24_atan2Test_p6_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 3, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_1_uid24_atan2Test_p6_of_6_q, xout => redist515_yip1E_1_uid24_atan2Test_p6_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist135_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2653)
    redist135_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist135_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1015)@12
    yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_tessel5_1_b & redist515_yip1E_1_uid24_atan2Test_p6_of_6_q_5_q & redist135_yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- yip1E_2sumAHighB_uid43_atan2Test_p6_of_6(ADDSUB,357)@12 + 1
    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_s <= redist263_xMSB_uid32_atan2Test_tessel0_0_b_5_q;
    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_cin <= yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_c;
    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((5 downto 5 => yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_g_q(4)) & yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist263_xMSB_uid32_atan2Test_tessel0_0_b_5_q(0));
    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & yip1E_2sumAHighB_uid43_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_cin(0));
    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_s = "1") THEN
                    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_a) + SIGNED(yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_b));
                ELSE
                    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_a) - SIGNED(yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q <= yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_o(5 downto 1);

    -- xMSB_uid51_atan2Test_tessel0_0(BITSELECT,1128)@13
    xMSB_uid51_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q(3 downto 3));

    -- redist254_xMSB_uid51_atan2Test_tessel0_0_b_1(DELAY,2772)
    redist254_xMSB_uid51_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid51_atan2Test_tessel0_0_b, xout => redist254_xMSB_uid51_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist255_xMSB_uid51_atan2Test_tessel0_0_b_2(DELAY,2773)
    redist255_xMSB_uid51_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist254_xMSB_uid51_atan2Test_tessel0_0_b_1_q, xout => redist255_xMSB_uid51_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist256_xMSB_uid51_atan2Test_tessel0_0_b_3(DELAY,2774)
    redist256_xMSB_uid51_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist255_xMSB_uid51_atan2Test_tessel0_0_b_2_q, xout => redist256_xMSB_uid51_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist257_xMSB_uid51_atan2Test_tessel0_0_b_4(DELAY,2775)
    redist257_xMSB_uid51_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist256_xMSB_uid51_atan2Test_tessel0_0_b_3_q, xout => redist257_xMSB_uid51_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist258_xMSB_uid51_atan2Test_tessel0_0_b_5(DELAY,2776)
    redist258_xMSB_uid51_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist257_xMSB_uid51_atan2Test_tessel0_0_b_4_q, xout => redist258_xMSB_uid51_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid37_atan2Test(LOGICAL,36)@7
    invSignOfSelectionSignal_uid37_atan2Test_q <= not (xMSB_uid32_atan2Test_tessel0_0_b);

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2371)@7
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist526_xip1E_1_uid23_atan2Test_p1_of_6_q_5_q(4 downto 0));
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist526_xip1E_1_uid23_atan2Test_p1_of_6_q_5_q(5 downto 5));

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,965)@7
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & GND_q;

    -- xip1E_2sumAHighB_uid40_atan2Test_p1_of_6(ADDSUB,338)@7 + 1
    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_s <= invSignOfSelectionSignal_uid37_atan2Test_q;
    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & redist520_yip1E_1_uid24_atan2Test_p1_of_6_q_5_q);
    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_s = "1") THEN
                    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_a) + UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_b));
                ELSE
                    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_a) - UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_c(0) <= xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_o(6);
    xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q <= xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_o(5 downto 0);

    -- redist514_xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q_5(DELAY,3032)
    redist514_xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q, xout => redist514_xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist508_yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q_5(DELAY,3026)
    redist508_yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q, xout => redist508_yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2386)@13
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist508_yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q_5_q(3 downto 0));
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist508_yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q_5_q(5 downto 4));

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1095)@13
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- yip1E_3sumAHighB_uid62_atan2Test_p1_of_7(ADDSUB,395)@13 + 1
    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_s <= xMSB_uid51_atan2Test_tessel0_0_b;
    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & redist514_xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q_5_q);
    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_c(0) <= yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_o(6);
    yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q <= yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_o(5 downto 0);

    -- redist659_invSignOfSelectionSignal_uid37_atan2Test_q_1(DELAY,3177)
    redist659_invSignOfSelectionSignal_uid37_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid37_atan2Test_q, xout => redist659_invSignOfSelectionSignal_uid37_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2372)@8
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist525_xip1E_1_uid23_atan2Test_p2_of_6_q_5_q(4 downto 0));
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist525_xip1E_1_uid23_atan2Test_p2_of_6_q_5_q(5 downto 5));

    -- redist144_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2662)
    redist144_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist144_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,968)@8
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist144_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- xip1E_2sumAHighB_uid40_atan2Test_p2_of_6(ADDSUB,339)@8 + 1
    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_s <= redist659_invSignOfSelectionSignal_uid37_atan2Test_q_1_q;
    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_cin <= xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_c;
    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist659_invSignOfSelectionSignal_uid37_atan2Test_q_1_q(0);
    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & redist519_yip1E_1_uid24_atan2Test_p2_of_6_q_5_q) & xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_cin(0);
    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_s = "1") THEN
                    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_a) + UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_b));
                ELSE
                    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_a) - UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_c(0) <= xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_o(7);
    xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q <= xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_o(6 downto 1);

    -- redist513_xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q_5(DELAY,3031)
    redist513_xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q, xout => redist513_xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist507_yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q_5(DELAY,3025)
    redist507_yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q, xout => redist507_yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2387)@14
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist507_yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q_5_q(3 downto 0));
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist507_yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q_5_q(5 downto 4));

    -- redist129_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2647)
    redist129_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist129_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1098)@14
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist129_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- yip1E_3sumAHighB_uid62_atan2Test_p2_of_7(ADDSUB,396)@14 + 1
    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_s <= redist254_xMSB_uid51_atan2Test_tessel0_0_b_1_q;
    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_cin <= yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_c;
    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist254_xMSB_uid51_atan2Test_tessel0_0_b_1_q(0);
    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & redist513_xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q_5_q) & yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_cin(0);
    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_c(0) <= yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_o(7);
    yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q <= yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_o(6 downto 1);

    -- redist660_invSignOfSelectionSignal_uid37_atan2Test_q_2(DELAY,3178)
    redist660_invSignOfSelectionSignal_uid37_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist659_invSignOfSelectionSignal_uid37_atan2Test_q_1_q, xout => redist660_invSignOfSelectionSignal_uid37_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2373)@9
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist524_xip1E_1_uid23_atan2Test_p3_of_6_q_5_q(4 downto 0));
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist524_xip1E_1_uid23_atan2Test_p3_of_6_q_5_q(5 downto 5));

    -- redist143_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2661)
    redist143_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist143_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,971)@9
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist143_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- xip1E_2sumAHighB_uid40_atan2Test_p3_of_6(ADDSUB,340)@9 + 1
    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_s <= redist660_invSignOfSelectionSignal_uid37_atan2Test_q_2_q;
    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_cin <= xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_c;
    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist660_invSignOfSelectionSignal_uid37_atan2Test_q_2_q(0);
    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & redist518_yip1E_1_uid24_atan2Test_p3_of_6_q_5_q) & xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_cin(0);
    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_s = "1") THEN
                    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_a) + UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_b));
                ELSE
                    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_a) - UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_c(0) <= xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_o(7);
    xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q <= xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_o(6 downto 1);

    -- redist512_xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q_5(DELAY,3030)
    redist512_xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q, xout => redist512_xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist506_yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q_5(DELAY,3024)
    redist506_yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q, xout => redist506_yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2388)@15
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist506_yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q_5_q(3 downto 0));
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist506_yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q_5_q(5 downto 4));

    -- redist128_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2646)
    redist128_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist128_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1101)@15
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist128_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- yip1E_3sumAHighB_uid62_atan2Test_p3_of_7(ADDSUB,397)@15 + 1
    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_s <= redist255_xMSB_uid51_atan2Test_tessel0_0_b_2_q;
    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_cin <= yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_c;
    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist255_xMSB_uid51_atan2Test_tessel0_0_b_2_q(0);
    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & redist512_xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q_5_q) & yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_cin(0);
    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_c(0) <= yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_o(7);
    yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q <= yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_o(6 downto 1);

    -- redist661_invSignOfSelectionSignal_uid37_atan2Test_q_3(DELAY,3179)
    redist661_invSignOfSelectionSignal_uid37_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist660_invSignOfSelectionSignal_uid37_atan2Test_q_2_q, xout => redist661_invSignOfSelectionSignal_uid37_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2374)@10
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist523_xip1E_1_uid23_atan2Test_p4_of_6_q_5_q(4 downto 0));
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist523_xip1E_1_uid23_atan2Test_p4_of_6_q_5_q(5 downto 5));

    -- redist142_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2660)
    redist142_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist142_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,974)@10
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist142_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- xip1E_2sumAHighB_uid40_atan2Test_p4_of_6(ADDSUB,341)@10 + 1
    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_s <= redist661_invSignOfSelectionSignal_uid37_atan2Test_q_3_q;
    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_cin <= xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_c;
    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist661_invSignOfSelectionSignal_uid37_atan2Test_q_3_q(0);
    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & redist517_yip1E_1_uid24_atan2Test_p4_of_6_q_5_q) & xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_cin(0);
    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_s = "1") THEN
                    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_a) + UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_b));
                ELSE
                    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_a) - UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_c(0) <= xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_o(7);
    xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q <= xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_o(6 downto 1);

    -- redist511_xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q_5(DELAY,3029)
    redist511_xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q, xout => redist511_xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist505_yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q_5(DELAY,3023)
    redist505_yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q, xout => redist505_yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2389)@16
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist505_yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q_5_q(3 downto 0));
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist505_yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q_5_q(5 downto 4));

    -- redist127_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2645)
    redist127_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist127_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1104)@16
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist127_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- yip1E_3sumAHighB_uid62_atan2Test_p4_of_7(ADDSUB,398)@16 + 1
    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_s <= redist256_xMSB_uid51_atan2Test_tessel0_0_b_3_q;
    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_cin <= yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_c;
    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist256_xMSB_uid51_atan2Test_tessel0_0_b_3_q(0);
    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & redist511_xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q_5_q) & yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_cin(0);
    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_c(0) <= yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_o(7);
    yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q <= yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_o(6 downto 1);

    -- redist662_invSignOfSelectionSignal_uid37_atan2Test_q_4(DELAY,3180)
    redist662_invSignOfSelectionSignal_uid37_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist661_invSignOfSelectionSignal_uid37_atan2Test_q_3_q, xout => redist662_invSignOfSelectionSignal_uid37_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2375)@11
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist522_xip1E_1_uid23_atan2Test_p5_of_6_q_5_q(4 downto 0));
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist522_xip1E_1_uid23_atan2Test_p5_of_6_q_5_q(5 downto 5));

    -- redist141_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2659)
    redist141_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist141_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,977)@11
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist141_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- xip1E_2sumAHighB_uid40_atan2Test_p5_of_6(ADDSUB,342)@11 + 1
    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_s <= redist662_invSignOfSelectionSignal_uid37_atan2Test_q_4_q;
    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_cin <= xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_c;
    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist662_invSignOfSelectionSignal_uid37_atan2Test_q_4_q(0);
    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & redist516_yip1E_1_uid24_atan2Test_p5_of_6_q_5_q) & xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_cin(0);
    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_s = "1") THEN
                    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_a) + UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_b));
                ELSE
                    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_a) - UNSIGNED(xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_c(0) <= xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_o(7);
    xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q <= xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_o(6 downto 1);

    -- redist510_xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q_5(DELAY,3028)
    redist510_xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q, xout => redist510_xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist504_yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q_5(DELAY,3022)
    redist504_yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q, xout => redist504_yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2390)@17
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist504_yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q_5_q(3 downto 0));
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist504_yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q_5_q(5 downto 4));

    -- redist126_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2644)
    redist126_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist126_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1107)@17
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist126_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- yip1E_3sumAHighB_uid62_atan2Test_p5_of_7(ADDSUB,399)@17 + 1
    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_s <= redist257_xMSB_uid51_atan2Test_tessel0_0_b_4_q;
    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_cin <= yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_c;
    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist257_xMSB_uid51_atan2Test_tessel0_0_b_4_q(0);
    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & redist510_xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q_5_q) & yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_cin(0);
    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_c(0) <= yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_o(7);
    yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q <= yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_o(6 downto 1);

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1124)
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(xip1E_4CostZeroPaddingA_uid76_atan2Test_q(1 downto 0));

    -- redist663_invSignOfSelectionSignal_uid37_atan2Test_q_5(DELAY,3181)
    redist663_invSignOfSelectionSignal_uid37_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist662_invSignOfSelectionSignal_uid37_atan2Test_q_4_q, xout => redist663_invSignOfSelectionSignal_uid37_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,996)@12
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_tessel5_1_b & redist515_yip1E_1_uid24_atan2Test_p6_of_6_q_5_q;

    -- redist140_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2658)
    redist140_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist140_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,981)@12
    xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist521_xip1E_1_uid23_atan2Test_p6_of_6_q_5_q & redist140_xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- xip1E_2sumAHighB_uid40_atan2Test_p6_of_6(ADDSUB,343)@12 + 1
    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_s <= redist663_invSignOfSelectionSignal_uid37_atan2Test_q_5_q;
    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_cin <= xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_c;
    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist663_invSignOfSelectionSignal_uid37_atan2Test_q_5_q(0));
    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_BitJoin_for_g_q(5)) & xip1E_2sumAHighB_uid40_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_cin(0));
    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_s = "1") THEN
                    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_a) + SIGNED(xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_b));
                ELSE
                    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_a) - SIGNED(xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q <= xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_o(6 downto 1);

    -- redist509_xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q_5(DELAY,3027)
    redist509_xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q, xout => redist509_xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,1072)@18
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(redist509_xip1E_2sumAHighB_uid40_atan2Test_p6_of_6_q_5_q(3 downto 0));

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1125)@18
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel5_1_b;

    -- redist503_yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q_5(DELAY,3021)
    redist503_yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q_5 : dspba_delay
    GENERIC MAP ( width => 5, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q, xout => redist503_yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1086)@18
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist503_yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q_5_q(3 downto 0));

    -- redist125_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2643)
    redist125_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist125_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1110)@18
    yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_0_b & redist125_yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- yip1E_3sumAHighB_uid62_atan2Test_p6_of_7(ADDSUB,400)@18 + 1
    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_s <= redist258_xMSB_uid51_atan2Test_tessel0_0_b_5_q;
    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_cin <= yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_c;
    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist258_xMSB_uid51_atan2Test_tessel0_0_b_5_q(0);
    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_cin(0);
    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q <= yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_o(6 downto 1);

    -- xMSB_uid70_atan2Test_tessel0_0(BITSELECT,1234)@19
    xMSB_uid70_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q(4 downto 4));

    -- redist248_xMSB_uid70_atan2Test_tessel0_0_b_1(DELAY,2766)
    redist248_xMSB_uid70_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid70_atan2Test_tessel0_0_b, xout => redist248_xMSB_uid70_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist249_xMSB_uid70_atan2Test_tessel0_0_b_2(DELAY,2767)
    redist249_xMSB_uid70_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist248_xMSB_uid70_atan2Test_tessel0_0_b_1_q, xout => redist249_xMSB_uid70_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist250_xMSB_uid70_atan2Test_tessel0_0_b_3(DELAY,2768)
    redist250_xMSB_uid70_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist249_xMSB_uid70_atan2Test_tessel0_0_b_2_q, xout => redist250_xMSB_uid70_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist251_xMSB_uid70_atan2Test_tessel0_0_b_4(DELAY,2769)
    redist251_xMSB_uid70_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist250_xMSB_uid70_atan2Test_tessel0_0_b_3_q, xout => redist251_xMSB_uid70_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist252_xMSB_uid70_atan2Test_tessel0_0_b_5(DELAY,2770)
    redist252_xMSB_uid70_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist251_xMSB_uid70_atan2Test_tessel0_0_b_4_q, xout => redist252_xMSB_uid70_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist253_xMSB_uid70_atan2Test_tessel0_0_b_6(DELAY,2771)
    redist253_xMSB_uid70_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist252_xMSB_uid70_atan2Test_tessel0_0_b_5_q, xout => redist253_xMSB_uid70_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid56_atan2Test(LOGICAL,55)@13
    invSignOfSelectionSignal_uid56_atan2Test_q <= not (xMSB_uid51_atan2Test_tessel0_0_b);

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2381)@13
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist514_xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q_5_q(3 downto 0));
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist514_xip1E_2sumAHighB_uid40_atan2Test_p1_of_6_q_5_q(5 downto 4));

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1058)@13
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- xip1E_3sumAHighB_uid59_atan2Test_p1_of_7(ADDSUB,380)@13 + 1
    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_s <= invSignOfSelectionSignal_uid56_atan2Test_q;
    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & redist508_yip1E_2sumAHighB_uid43_atan2Test_p1_of_6_q_5_q);
    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_s = "1") THEN
                    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_a) + UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_b));
                ELSE
                    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_a) - UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_c(0) <= xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_o(6);
    xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q <= xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_o(5 downto 0);

    -- redist502_xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q_5(DELAY,3020)
    redist502_xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q, xout => redist502_xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist496_yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q_5(DELAY,3014)
    redist496_yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q, xout => redist496_yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2401)@19
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist496_yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q_5_q(2 downto 0));
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist496_yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q_5_q(5 downto 3));

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1201)@19
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & xip1E_4CostZeroPaddingA_uid76_atan2Test_q;

    -- yip1E_4sumAHighB_uid81_atan2Test_p1_of_7(ADDSUB,439)@19 + 1
    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_s <= xMSB_uid70_atan2Test_tessel0_0_b;
    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & redist502_xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q_5_q);
    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_c(0) <= yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_o(6);
    yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q <= yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_o(5 downto 0);

    -- redist649_invSignOfSelectionSignal_uid56_atan2Test_q_1(DELAY,3167)
    redist649_invSignOfSelectionSignal_uid56_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid56_atan2Test_q, xout => redist649_invSignOfSelectionSignal_uid56_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2382)@14
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist513_xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q_5_q(3 downto 0));
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist513_xip1E_2sumAHighB_uid40_atan2Test_p2_of_6_q_5_q(5 downto 4));

    -- redist134_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2652)
    redist134_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist134_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1061)@14
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist134_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- xip1E_3sumAHighB_uid59_atan2Test_p2_of_7(ADDSUB,381)@14 + 1
    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_s <= redist649_invSignOfSelectionSignal_uid56_atan2Test_q_1_q;
    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_cin <= xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_c;
    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist649_invSignOfSelectionSignal_uid56_atan2Test_q_1_q(0);
    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & redist507_yip1E_2sumAHighB_uid43_atan2Test_p2_of_6_q_5_q) & xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_cin(0);
    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_s = "1") THEN
                    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_a) + UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_b));
                ELSE
                    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_a) - UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_c(0) <= xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_o(7);
    xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q <= xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_o(6 downto 1);

    -- redist501_xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q_5(DELAY,3019)
    redist501_xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q, xout => redist501_xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist495_yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q_5(DELAY,3013)
    redist495_yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q, xout => redist495_yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2402)@20
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist495_yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q_5_q(2 downto 0));
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist495_yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q_5_q(5 downto 3));

    -- redist114_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2632)
    redist114_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist114_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1204)@20
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist114_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- yip1E_4sumAHighB_uid81_atan2Test_p2_of_7(ADDSUB,440)@20 + 1
    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_s <= redist248_xMSB_uid70_atan2Test_tessel0_0_b_1_q;
    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_cin <= yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_c;
    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist248_xMSB_uid70_atan2Test_tessel0_0_b_1_q(0);
    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & redist501_xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q_5_q) & yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_cin(0);
    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_c(0) <= yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_o(7);
    yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q <= yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_o(6 downto 1);

    -- redist650_invSignOfSelectionSignal_uid56_atan2Test_q_2(DELAY,3168)
    redist650_invSignOfSelectionSignal_uid56_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist649_invSignOfSelectionSignal_uid56_atan2Test_q_1_q, xout => redist650_invSignOfSelectionSignal_uid56_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2383)@15
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist512_xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q_5_q(3 downto 0));
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist512_xip1E_2sumAHighB_uid40_atan2Test_p3_of_6_q_5_q(5 downto 4));

    -- redist133_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2651)
    redist133_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist133_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1064)@15
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist133_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- xip1E_3sumAHighB_uid59_atan2Test_p3_of_7(ADDSUB,382)@15 + 1
    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_s <= redist650_invSignOfSelectionSignal_uid56_atan2Test_q_2_q;
    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_cin <= xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_c;
    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist650_invSignOfSelectionSignal_uid56_atan2Test_q_2_q(0);
    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & redist506_yip1E_2sumAHighB_uid43_atan2Test_p3_of_6_q_5_q) & xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_cin(0);
    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_s = "1") THEN
                    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_a) + UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_b));
                ELSE
                    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_a) - UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_c(0) <= xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_o(7);
    xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q <= xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_o(6 downto 1);

    -- redist500_xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q_5(DELAY,3018)
    redist500_xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q, xout => redist500_xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist494_yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q_5(DELAY,3012)
    redist494_yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q, xout => redist494_yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2403)@21
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist494_yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q_5_q(2 downto 0));
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist494_yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q_5_q(5 downto 3));

    -- redist113_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2631)
    redist113_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist113_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1207)@21
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist113_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- yip1E_4sumAHighB_uid81_atan2Test_p3_of_7(ADDSUB,441)@21 + 1
    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_s <= redist249_xMSB_uid70_atan2Test_tessel0_0_b_2_q;
    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_cin <= yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_c;
    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist249_xMSB_uid70_atan2Test_tessel0_0_b_2_q(0);
    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & redist500_xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q_5_q) & yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_cin(0);
    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_c(0) <= yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_o(7);
    yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q <= yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_o(6 downto 1);

    -- redist651_invSignOfSelectionSignal_uid56_atan2Test_q_3(DELAY,3169)
    redist651_invSignOfSelectionSignal_uid56_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist650_invSignOfSelectionSignal_uid56_atan2Test_q_2_q, xout => redist651_invSignOfSelectionSignal_uid56_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2384)@16
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist511_xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q_5_q(3 downto 0));
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist511_xip1E_2sumAHighB_uid40_atan2Test_p4_of_6_q_5_q(5 downto 4));

    -- redist132_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2650)
    redist132_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist132_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1067)@16
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist132_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- xip1E_3sumAHighB_uid59_atan2Test_p4_of_7(ADDSUB,383)@16 + 1
    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_s <= redist651_invSignOfSelectionSignal_uid56_atan2Test_q_3_q;
    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_cin <= xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_c;
    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist651_invSignOfSelectionSignal_uid56_atan2Test_q_3_q(0);
    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & redist505_yip1E_2sumAHighB_uid43_atan2Test_p4_of_6_q_5_q) & xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_cin(0);
    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_s = "1") THEN
                    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_a) + UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_b));
                ELSE
                    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_a) - UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_c(0) <= xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_o(7);
    xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q <= xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_o(6 downto 1);

    -- redist499_xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q_5(DELAY,3017)
    redist499_xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q, xout => redist499_xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist493_yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q_5(DELAY,3011)
    redist493_yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q, xout => redist493_yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2404)@22
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist493_yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q_5_q(2 downto 0));
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist493_yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q_5_q(5 downto 3));

    -- redist112_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2630)
    redist112_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist112_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1210)@22
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist112_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- yip1E_4sumAHighB_uid81_atan2Test_p4_of_7(ADDSUB,442)@22 + 1
    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_s <= redist250_xMSB_uid70_atan2Test_tessel0_0_b_3_q;
    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_cin <= yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_c;
    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist250_xMSB_uid70_atan2Test_tessel0_0_b_3_q(0);
    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & redist499_xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q_5_q) & yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_cin(0);
    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_c(0) <= yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_o(7);
    yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q <= yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_o(6 downto 1);

    -- redist652_invSignOfSelectionSignal_uid56_atan2Test_q_4(DELAY,3170)
    redist652_invSignOfSelectionSignal_uid56_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist651_invSignOfSelectionSignal_uid56_atan2Test_q_3_q, xout => redist652_invSignOfSelectionSignal_uid56_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2385)@17
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist510_xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q_5_q(3 downto 0));
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist510_xip1E_2sumAHighB_uid40_atan2Test_p5_of_6_q_5_q(5 downto 4));

    -- redist131_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2649)
    redist131_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist131_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1070)@17
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist131_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- xip1E_3sumAHighB_uid59_atan2Test_p5_of_7(ADDSUB,384)@17 + 1
    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_s <= redist652_invSignOfSelectionSignal_uid56_atan2Test_q_4_q;
    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_cin <= xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_c;
    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist652_invSignOfSelectionSignal_uid56_atan2Test_q_4_q(0);
    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & redist504_yip1E_2sumAHighB_uid43_atan2Test_p5_of_6_q_5_q) & xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_cin(0);
    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_s = "1") THEN
                    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_a) + UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_b));
                ELSE
                    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_a) - UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_c(0) <= xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_o(7);
    xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q <= xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_o(6 downto 1);

    -- redist498_xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q_5(DELAY,3016)
    redist498_xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q, xout => redist498_xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist492_yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q_5(DELAY,3010)
    redist492_yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q, xout => redist492_yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2405)@23
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist492_yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q_5_q(2 downto 0));
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist492_yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q_5_q(5 downto 3));

    -- redist111_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2629)
    redist111_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist111_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1213)@23
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist111_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- yip1E_4sumAHighB_uid81_atan2Test_p5_of_7(ADDSUB,443)@23 + 1
    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_s <= redist251_xMSB_uid70_atan2Test_tessel0_0_b_4_q;
    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_cin <= yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_c;
    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist251_xMSB_uid70_atan2Test_tessel0_0_b_4_q(0);
    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & redist498_xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q_5_q) & yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_cin(0);
    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_c(0) <= yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_o(7);
    yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q <= yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_o(6 downto 1);

    -- redist653_invSignOfSelectionSignal_uid56_atan2Test_q_5(DELAY,3171)
    redist653_invSignOfSelectionSignal_uid56_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist652_invSignOfSelectionSignal_uid56_atan2Test_q_4_q, xout => redist653_invSignOfSelectionSignal_uid56_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1087)@18
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist503_yip1E_2sumAHighB_uid43_atan2Test_p6_of_6_q_5_q(3 downto 3));

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1089)@18
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist130_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2648)
    redist130_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist130_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1073)@18
    xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel5_1_b & redist130_xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- xip1E_3sumAHighB_uid59_atan2Test_p6_of_7(ADDSUB,385)@18 + 1
    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_s <= redist653_invSignOfSelectionSignal_uid56_atan2Test_q_5_q;
    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_cin <= xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_c;
    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist653_invSignOfSelectionSignal_uid56_atan2Test_q_5_q(0);
    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & xip1E_3sumAHighB_uid59_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_cin(0);
    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_s = "1") THEN
                    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_a) + UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_b));
                ELSE
                    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_a) - UNSIGNED(xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q <= xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_o(6 downto 1);

    -- redist497_xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q_5(DELAY,3015)
    redist497_xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q, xout => redist497_xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5(DELAY,3008)
    redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q, xout => redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,1215)@24
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5_q(2 downto 0));

    -- redist110_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2628)
    redist110_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist110_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1216)@24
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel5_1_b & redist110_yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- yip1E_4sumAHighB_uid81_atan2Test_p6_of_7(ADDSUB,444)@24 + 1
    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_s <= redist252_xMSB_uid70_atan2Test_tessel0_0_b_5_q;
    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_cin <= yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_c;
    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist252_xMSB_uid70_atan2Test_tessel0_0_b_5_q(0);
    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & redist497_xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q_5_q) & yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_cin(0);
    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_c(0) <= yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_o(7);
    yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q <= yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_o(6 downto 1);

    -- redist491_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_6(DELAY,3009)
    redist491_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5_q, xout => redist491_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1193)@25
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist491_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_6_q(4 downto 4));

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,1217)@25
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(redist491_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_6_q(4 downto 3));

    -- yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1219)@25
    yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_tessel6_0_b;

    -- yip1E_4sumAHighB_uid81_atan2Test_p7_of_7(ADDSUB,445)@25 + 1
    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_s <= redist253_xMSB_uid70_atan2Test_tessel0_0_b_6_q;
    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_cin <= yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_c;
    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((3 downto 3 => yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_h_q(2)) & yip1E_4sumAHighB_uid81_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist253_xMSB_uid70_atan2Test_tessel0_0_b_6_q(0));
    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_4CostZeroPaddingA_uid76_atan2Test_q) & yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_cin(0));
    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_s = "1") THEN
                    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_a) + SIGNED(yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_b));
                ELSE
                    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_a) - SIGNED(yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q <= yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_o(3 downto 1);

    -- xMSB_uid89_atan2Test_tessel0_0(BITSELECT,1351)@26
    xMSB_uid89_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q(0 downto 0));

    -- redist238_xMSB_uid89_atan2Test_tessel0_0_b_1(DELAY,2756)
    redist238_xMSB_uid89_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid89_atan2Test_tessel0_0_b, xout => redist238_xMSB_uid89_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist239_xMSB_uid89_atan2Test_tessel0_0_b_2(DELAY,2757)
    redist239_xMSB_uid89_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist238_xMSB_uid89_atan2Test_tessel0_0_b_1_q, xout => redist239_xMSB_uid89_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist240_xMSB_uid89_atan2Test_tessel0_0_b_3(DELAY,2758)
    redist240_xMSB_uid89_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist239_xMSB_uid89_atan2Test_tessel0_0_b_2_q, xout => redist240_xMSB_uid89_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist241_xMSB_uid89_atan2Test_tessel0_0_b_4(DELAY,2759)
    redist241_xMSB_uid89_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist240_xMSB_uid89_atan2Test_tessel0_0_b_3_q, xout => redist241_xMSB_uid89_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist242_xMSB_uid89_atan2Test_tessel0_0_b_5(DELAY,2760)
    redist242_xMSB_uid89_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist241_xMSB_uid89_atan2Test_tessel0_0_b_4_q, xout => redist242_xMSB_uid89_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist243_xMSB_uid89_atan2Test_tessel0_0_b_6(DELAY,2761)
    redist243_xMSB_uid89_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist242_xMSB_uid89_atan2Test_tessel0_0_b_5_q, xout => redist243_xMSB_uid89_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid75_atan2Test(LOGICAL,74)@19
    invSignOfSelectionSignal_uid75_atan2Test_q <= not (xMSB_uid70_atan2Test_tessel0_0_b);

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2395)@19
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist502_xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q_5_q(2 downto 0));
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist502_xip1E_3sumAHighB_uid59_atan2Test_p1_of_7_q_5_q(5 downto 3));

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1161)@19
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & xip1E_4CostZeroPaddingA_uid76_atan2Test_q;

    -- xip1E_4sumAHighB_uid78_atan2Test_p1_of_7(ADDSUB,424)@19 + 1
    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_s <= invSignOfSelectionSignal_uid75_atan2Test_q;
    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & redist496_yip1E_3sumAHighB_uid62_atan2Test_p1_of_7_q_5_q);
    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_s = "1") THEN
                    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_a) + UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_b));
                ELSE
                    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_a) - UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_c(0) <= xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_o(6);
    xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q <= xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_o(5 downto 0);

    -- redist489_xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q_6(DELAY,3007)
    redist489_xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q, xout => redist489_xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- redist482_yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q_6(DELAY,3000)
    redist482_yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q, xout => redist482_yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2416)@26
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist482_yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q_6_q(1 downto 0));
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist482_yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q_6_q(5 downto 2));

    -- xip1E_5CostZeroPaddingA_uid95_atan2Test(CONSTANT,94)
    xip1E_5CostZeroPaddingA_uid95_atan2Test_q <= "0000";

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1316)@26
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & xip1E_5CostZeroPaddingA_uid95_atan2Test_q;

    -- yip1E_5sumAHighB_uid100_atan2Test_p1_of_7(ADDSUB,484)@26 + 1
    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_s <= xMSB_uid89_atan2Test_tessel0_0_b;
    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & redist489_xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q_6_q);
    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_c(0) <= yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_o(6);
    yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q <= yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_o(5 downto 0);

    -- redist638_invSignOfSelectionSignal_uid75_atan2Test_q_1(DELAY,3156)
    redist638_invSignOfSelectionSignal_uid75_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid75_atan2Test_q, xout => redist638_invSignOfSelectionSignal_uid75_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2396)@20
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist501_xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q_5_q(2 downto 0));
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist501_xip1E_3sumAHighB_uid59_atan2Test_p2_of_7_q_5_q(5 downto 3));

    -- redist120_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2638)
    redist120_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist120_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1164)@20
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist120_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- xip1E_4sumAHighB_uid78_atan2Test_p2_of_7(ADDSUB,425)@20 + 1
    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_s <= redist638_invSignOfSelectionSignal_uid75_atan2Test_q_1_q;
    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_cin <= xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_c;
    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist638_invSignOfSelectionSignal_uid75_atan2Test_q_1_q(0);
    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & redist495_yip1E_3sumAHighB_uid62_atan2Test_p2_of_7_q_5_q) & xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_cin(0);
    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_s = "1") THEN
                    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_a) + UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_b));
                ELSE
                    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_a) - UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_c(0) <= xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_o(7);
    xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q <= xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_o(6 downto 1);

    -- redist488_xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q_6(DELAY,3006)
    redist488_xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q, xout => redist488_xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- redist481_yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q_6(DELAY,2999)
    redist481_yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q, xout => redist481_yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2417)@27
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist481_yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q_6_q(1 downto 0));
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist481_yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q_6_q(5 downto 2));

    -- redist99_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2617)
    redist99_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist99_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1319)@27
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist99_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- yip1E_5sumAHighB_uid100_atan2Test_p2_of_7(ADDSUB,485)@27 + 1
    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_s <= redist238_xMSB_uid89_atan2Test_tessel0_0_b_1_q;
    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_cin <= yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_c;
    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist238_xMSB_uid89_atan2Test_tessel0_0_b_1_q(0);
    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & redist488_xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q_6_q) & yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_cin(0);
    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_c(0) <= yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_o(7);
    yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q <= yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_o(6 downto 1);

    -- redist639_invSignOfSelectionSignal_uid75_atan2Test_q_2(DELAY,3157)
    redist639_invSignOfSelectionSignal_uid75_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist638_invSignOfSelectionSignal_uid75_atan2Test_q_1_q, xout => redist639_invSignOfSelectionSignal_uid75_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2397)@21
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist500_xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q_5_q(2 downto 0));
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist500_xip1E_3sumAHighB_uid59_atan2Test_p3_of_7_q_5_q(5 downto 3));

    -- redist119_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2637)
    redist119_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist119_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1167)@21
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist119_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- xip1E_4sumAHighB_uid78_atan2Test_p3_of_7(ADDSUB,426)@21 + 1
    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_s <= redist639_invSignOfSelectionSignal_uid75_atan2Test_q_2_q;
    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_cin <= xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_c;
    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist639_invSignOfSelectionSignal_uid75_atan2Test_q_2_q(0);
    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & redist494_yip1E_3sumAHighB_uid62_atan2Test_p3_of_7_q_5_q) & xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_cin(0);
    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_s = "1") THEN
                    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_a) + UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_b));
                ELSE
                    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_a) - UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_c(0) <= xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_o(7);
    xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q <= xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_o(6 downto 1);

    -- redist487_xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q_6(DELAY,3005)
    redist487_xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q, xout => redist487_xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- redist480_yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q_6(DELAY,2998)
    redist480_yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q, xout => redist480_yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2418)@28
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist480_yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q_6_q(1 downto 0));
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist480_yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q_6_q(5 downto 2));

    -- redist98_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2616)
    redist98_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist98_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1322)@28
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist98_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- yip1E_5sumAHighB_uid100_atan2Test_p3_of_7(ADDSUB,486)@28 + 1
    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_s <= redist239_xMSB_uid89_atan2Test_tessel0_0_b_2_q;
    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_cin <= yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_c;
    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist239_xMSB_uid89_atan2Test_tessel0_0_b_2_q(0);
    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & redist487_xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q_6_q) & yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_cin(0);
    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_c(0) <= yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_o(7);
    yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q <= yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_o(6 downto 1);

    -- redist640_invSignOfSelectionSignal_uid75_atan2Test_q_3(DELAY,3158)
    redist640_invSignOfSelectionSignal_uid75_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist639_invSignOfSelectionSignal_uid75_atan2Test_q_2_q, xout => redist640_invSignOfSelectionSignal_uid75_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2398)@22
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist499_xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q_5_q(2 downto 0));
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist499_xip1E_3sumAHighB_uid59_atan2Test_p4_of_7_q_5_q(5 downto 3));

    -- redist118_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2636)
    redist118_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist118_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1170)@22
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist118_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- xip1E_4sumAHighB_uid78_atan2Test_p4_of_7(ADDSUB,427)@22 + 1
    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_s <= redist640_invSignOfSelectionSignal_uid75_atan2Test_q_3_q;
    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_cin <= xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_c;
    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist640_invSignOfSelectionSignal_uid75_atan2Test_q_3_q(0);
    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & redist493_yip1E_3sumAHighB_uid62_atan2Test_p4_of_7_q_5_q) & xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_cin(0);
    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_s = "1") THEN
                    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_a) + UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_b));
                ELSE
                    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_a) - UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_c(0) <= xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_o(7);
    xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q <= xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_o(6 downto 1);

    -- redist486_xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q_6(DELAY,3004)
    redist486_xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q, xout => redist486_xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- redist479_yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q_6(DELAY,2997)
    redist479_yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q, xout => redist479_yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2419)@29
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist479_yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q_6_q(1 downto 0));
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist479_yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q_6_q(5 downto 2));

    -- redist97_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2615)
    redist97_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist97_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1325)@29
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist97_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- yip1E_5sumAHighB_uid100_atan2Test_p4_of_7(ADDSUB,487)@29 + 1
    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_s <= redist240_xMSB_uid89_atan2Test_tessel0_0_b_3_q;
    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_cin <= yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_c;
    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist240_xMSB_uid89_atan2Test_tessel0_0_b_3_q(0);
    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & redist486_xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q_6_q) & yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_cin(0);
    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_c(0) <= yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_o(7);
    yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q <= yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_o(6 downto 1);

    -- redist641_invSignOfSelectionSignal_uid75_atan2Test_q_4(DELAY,3159)
    redist641_invSignOfSelectionSignal_uid75_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist640_invSignOfSelectionSignal_uid75_atan2Test_q_3_q, xout => redist641_invSignOfSelectionSignal_uid75_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2399)@23
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist498_xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q_5_q(2 downto 0));
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist498_xip1E_3sumAHighB_uid59_atan2Test_p5_of_7_q_5_q(5 downto 3));

    -- redist117_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2635)
    redist117_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist117_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1173)@23
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist117_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- xip1E_4sumAHighB_uid78_atan2Test_p5_of_7(ADDSUB,428)@23 + 1
    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_s <= redist641_invSignOfSelectionSignal_uid75_atan2Test_q_4_q;
    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_cin <= xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_c;
    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist641_invSignOfSelectionSignal_uid75_atan2Test_q_4_q(0);
    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & redist492_yip1E_3sumAHighB_uid62_atan2Test_p5_of_7_q_5_q) & xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_cin(0);
    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_s = "1") THEN
                    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_a) + UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_b));
                ELSE
                    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_a) - UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_c(0) <= xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_o(7);
    xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q <= xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_o(6 downto 1);

    -- redist485_xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q_6(DELAY,3003)
    redist485_xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q, xout => redist485_xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- redist478_yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q_6(DELAY,2996)
    redist478_yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q, xout => redist478_yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2420)@30
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist478_yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q_6_q(1 downto 0));
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist478_yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q_6_q(5 downto 2));

    -- redist96_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2614)
    redist96_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist96_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1328)@30
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist96_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- yip1E_5sumAHighB_uid100_atan2Test_p5_of_7(ADDSUB,488)@30 + 1
    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_s <= redist241_xMSB_uid89_atan2Test_tessel0_0_b_4_q;
    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_cin <= yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_c;
    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist241_xMSB_uid89_atan2Test_tessel0_0_b_4_q(0);
    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & redist485_xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q_6_q) & yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_cin(0);
    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_c(0) <= yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_o(7);
    yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q <= yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_o(6 downto 1);

    -- redist642_invSignOfSelectionSignal_uid75_atan2Test_q_5(DELAY,3160)
    redist642_invSignOfSelectionSignal_uid75_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist641_invSignOfSelectionSignal_uid75_atan2Test_q_4_q, xout => redist642_invSignOfSelectionSignal_uid75_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1191)@24
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5_q(4 downto 4));

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1190)@24
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist490_yip1E_3sumAHighB_uid62_atan2Test_p6_of_7_q_5_q(4 downto 0));

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1192)@24
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2400)@24
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist497_xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q_5_q(2 downto 0));
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist497_xip1E_3sumAHighB_uid59_atan2Test_p6_of_7_q_5_q(5 downto 3));

    -- redist116_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2634)
    redist116_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist116_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1176)@24
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist116_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- xip1E_4sumAHighB_uid78_atan2Test_p6_of_7(ADDSUB,429)@24 + 1
    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_s <= redist642_invSignOfSelectionSignal_uid75_atan2Test_q_5_q;
    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_cin <= xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_c;
    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist642_invSignOfSelectionSignal_uid75_atan2Test_q_5_q(0);
    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_cin(0);
    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_s = "1") THEN
                    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_a) + UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_b));
                ELSE
                    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_a) - UNSIGNED(xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_c(0) <= xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_o(7);
    xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q <= xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_o(6 downto 1);

    -- redist484_xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q_6(DELAY,3002)
    redist484_xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q, xout => redist484_xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- redist477_yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q_6(DELAY,2995)
    redist477_yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q, xout => redist477_yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2421)@31
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist477_yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q_6_q(1 downto 0));
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist477_yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q_6_q(5 downto 2));

    -- redist95_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2613)
    redist95_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist95_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1331)@31
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist95_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- yip1E_5sumAHighB_uid100_atan2Test_p6_of_7(ADDSUB,489)@31 + 1
    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_s <= redist242_xMSB_uid89_atan2Test_tessel0_0_b_5_q;
    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_cin <= yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_c;
    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist242_xMSB_uid89_atan2Test_tessel0_0_b_5_q(0);
    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & redist484_xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q_6_q) & yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_cin(0);
    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_c(0) <= yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_o(7);
    yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q <= yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_o(6 downto 1);

    -- redist643_invSignOfSelectionSignal_uid75_atan2Test_q_6(DELAY,3161)
    redist643_invSignOfSelectionSignal_uid75_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist642_invSignOfSelectionSignal_uid75_atan2Test_q_5_q, xout => redist643_invSignOfSelectionSignal_uid75_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1198)@25
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist115_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2633)
    redist115_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist115_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1179)@25
    xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist115_xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- xip1E_4sumAHighB_uid78_atan2Test_p7_of_7(ADDSUB,430)@25 + 1
    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_s <= redist643_invSignOfSelectionSignal_uid75_atan2Test_q_6_q;
    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_cin <= xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_c;
    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist643_invSignOfSelectionSignal_uid75_atan2Test_q_6_q(0));
    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((5 downto 5 => xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_h_q(4)) & xip1E_4sumAHighB_uid78_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_cin(0));
    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_s = "1") THEN
                    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_a) + SIGNED(xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_b));
                ELSE
                    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_a) - SIGNED(xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q <= xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_o(5 downto 1);

    -- redist483_xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q_6(DELAY,3001)
    redist483_xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 5, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q, xout => redist483_xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1348)@32
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist483_xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q_6_q(2 downto 0));

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1350)@32
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_4CostZeroPaddingA_uid76_atan2Test_q & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist476_yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q_6(DELAY,2994)
    redist476_yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 3, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q, xout => redist476_yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1303)@32
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist476_yip1E_4sumAHighB_uid81_atan2Test_p7_of_7_q_6_q(0 downto 0));

    -- redist94_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2612)
    redist94_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist94_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1335)@32
    yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b & redist94_yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- yip1E_5sumAHighB_uid100_atan2Test_p7_of_7(ADDSUB,490)@32 + 1
    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_s <= redist243_xMSB_uid89_atan2Test_tessel0_0_b_6_q;
    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_cin <= yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_c;
    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_h_q(5)) & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist243_xMSB_uid89_atan2Test_tessel0_0_b_6_q(0));
    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & yip1E_5sumAHighB_uid100_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_cin(0));
    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_s = "1") THEN
                    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_a) + SIGNED(yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_b));
                ELSE
                    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_a) - SIGNED(yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q <= yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_o(6 downto 1);

    -- xMSB_uid108_atan2Test_tessel0_0(BITSELECT,1492)@33
    xMSB_uid108_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q(3 downto 3));

    -- redist215_xMSB_uid108_atan2Test_tessel0_0_b_1(DELAY,2733)
    redist215_xMSB_uid108_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid108_atan2Test_tessel0_0_b, xout => redist215_xMSB_uid108_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist216_xMSB_uid108_atan2Test_tessel0_0_b_2(DELAY,2734)
    redist216_xMSB_uid108_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist215_xMSB_uid108_atan2Test_tessel0_0_b_1_q, xout => redist216_xMSB_uid108_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist217_xMSB_uid108_atan2Test_tessel0_0_b_3(DELAY,2735)
    redist217_xMSB_uid108_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist216_xMSB_uid108_atan2Test_tessel0_0_b_2_q, xout => redist217_xMSB_uid108_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist218_xMSB_uid108_atan2Test_tessel0_0_b_4(DELAY,2736)
    redist218_xMSB_uid108_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist217_xMSB_uid108_atan2Test_tessel0_0_b_3_q, xout => redist218_xMSB_uid108_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist219_xMSB_uid108_atan2Test_tessel0_0_b_5(DELAY,2737)
    redist219_xMSB_uid108_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist218_xMSB_uid108_atan2Test_tessel0_0_b_4_q, xout => redist219_xMSB_uid108_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist220_xMSB_uid108_atan2Test_tessel0_0_b_6(DELAY,2738)
    redist220_xMSB_uid108_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist219_xMSB_uid108_atan2Test_tessel0_0_b_5_q, xout => redist220_xMSB_uid108_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid94_atan2Test(LOGICAL,93)@26
    invSignOfSelectionSignal_uid94_atan2Test_q <= not (xMSB_uid89_atan2Test_tessel0_0_b);

    -- redist625_invSignOfSelectionSignal_uid94_atan2Test_q_1(DELAY,3143)
    redist625_invSignOfSelectionSignal_uid94_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid94_atan2Test_q, xout => redist625_invSignOfSelectionSignal_uid94_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2410)@26
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist489_xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q_6_q(1 downto 0));
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist489_xip1E_4sumAHighB_uid78_atan2Test_p1_of_7_q_6_q(5 downto 2));

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1269)@26
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & xip1E_5CostZeroPaddingA_uid95_atan2Test_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p1_of_8(ADDSUB,468)@26 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid94_atan2Test_q;
    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & redist482_yip1E_4sumAHighB_uid81_atan2Test_p1_of_7_q_6_q);
    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_a) + UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_a) - UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_c(0) <= xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_o(6);
    xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_o(5 downto 0);

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2411)@27
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist488_xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q_6_q(1 downto 0));
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist488_xip1E_4sumAHighB_uid78_atan2Test_p2_of_7_q_6_q(5 downto 2));

    -- redist105_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2623)
    redist105_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist105_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1272)@27
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist105_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p2_of_8(ADDSUB,469)@27 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_s <= redist625_invSignOfSelectionSignal_uid94_atan2Test_q_1_q;
    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_cin <= xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_c;
    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist625_invSignOfSelectionSignal_uid94_atan2Test_q_1_q(0);
    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & redist481_yip1E_4sumAHighB_uid81_atan2Test_p2_of_7_q_6_q) & xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_cin(0);
    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_a) + UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_a) - UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_c(0) <= xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_o(7);
    xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_o(6 downto 1);

    -- redist473_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_5(DELAY,2991)
    redist473_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q, xout => redist473_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_1(BITSELECT,1469)@33
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_1_b <= STD_LOGIC_VECTOR(redist473_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_5_q(1 downto 0));

    -- redist475_xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q_6(DELAY,2993)
    redist475_xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q, xout => redist475_xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1468)@33
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist475_xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q_6_q(5 downto 2));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1470)@33
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_1_b & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist462_yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q_6(DELAY,2980)
    redist462_yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q, xout => redist462_yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel0_1(BITSELECT,1445)@33
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel0_1_b <= STD_LOGIC_VECTOR(redist462_yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q_6_q(2 downto 0));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1446)@33
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel0_1_b & xip1E_4CostZeroPaddingA_uid76_atan2Test_q;

    -- yip1E_6sumAHighB_uid121_atan2Test_p1_of_8(ADDSUB,530)@33 + 1
    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_s <= xMSB_uid108_atan2Test_tessel0_0_b;
    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_s = "1") THEN
                    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_a) + UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_b));
                ELSE
                    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_a) - UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_c(0) <= yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_o(6);
    yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q <= yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_o(5 downto 0);

    -- redist626_invSignOfSelectionSignal_uid94_atan2Test_q_2(DELAY,3144)
    redist626_invSignOfSelectionSignal_uid94_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist625_invSignOfSelectionSignal_uid94_atan2Test_q_1_q, xout => redist626_invSignOfSelectionSignal_uid94_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2412)@28
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist487_xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q_6_q(1 downto 0));
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist487_xip1E_4sumAHighB_uid78_atan2Test_p3_of_7_q_6_q(5 downto 2));

    -- redist104_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2622)
    redist104_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist104_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1275)@28
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist104_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p3_of_8(ADDSUB,470)@28 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_s <= redist626_invSignOfSelectionSignal_uid94_atan2Test_q_2_q;
    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_cin <= xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_c;
    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist626_invSignOfSelectionSignal_uid94_atan2Test_q_2_q(0);
    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & redist480_yip1E_4sumAHighB_uid81_atan2Test_p3_of_7_q_6_q) & xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_cin(0);
    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_a) + UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_a) - UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_c(0) <= xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_o(7);
    xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_o(6 downto 1);

    -- redist471_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_5(DELAY,2989)
    redist471_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q, xout => redist471_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_1(BITSELECT,1472)@34
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_1_b <= STD_LOGIC_VECTOR(redist471_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_5_q(1 downto 0));

    -- redist474_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_6(DELAY,2992)
    redist474_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist473_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_5_q, xout => redist474_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1471)@34
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(redist474_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_6_q(5 downto 2));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1473)@34
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_1_b & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel1_0_b;

    -- redist460_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_5(DELAY,2978)
    redist460_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q, xout => redist460_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist461_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_6(DELAY,2979)
    redist461_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist460_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_5_q, xout => redist461_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_1(BITSELECT,1448)@34
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_1_b <= STD_LOGIC_VECTOR(redist461_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_6_q(2 downto 0));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0(BITSELECT,1447)@33
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b <= STD_LOGIC_VECTOR(redist462_yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q_6_q(5 downto 3));

    -- redist227_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b_1(DELAY,2745)
    redist227_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b, xout => redist227_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1449)@34
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_1_b & redist227_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel1_0_b_1_q;

    -- yip1E_6sumAHighB_uid121_atan2Test_p2_of_8(ADDSUB,531)@34 + 1
    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_s <= redist215_xMSB_uid108_atan2Test_tessel0_0_b_1_q;
    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_cin <= yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_c;
    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist215_xMSB_uid108_atan2Test_tessel0_0_b_1_q(0);
    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_cin(0);
    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_s = "1") THEN
                    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_a) + UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_b));
                ELSE
                    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_a) - UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_c(0) <= yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_o(7);
    yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q <= yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_o(6 downto 1);

    -- redist627_invSignOfSelectionSignal_uid94_atan2Test_q_3(DELAY,3145)
    redist627_invSignOfSelectionSignal_uid94_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist626_invSignOfSelectionSignal_uid94_atan2Test_q_2_q, xout => redist627_invSignOfSelectionSignal_uid94_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2413)@29
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist486_xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q_6_q(1 downto 0));
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist486_xip1E_4sumAHighB_uid78_atan2Test_p4_of_7_q_6_q(5 downto 2));

    -- redist103_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2621)
    redist103_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist103_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1278)@29
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist103_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p4_of_8(ADDSUB,471)@29 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_s <= redist627_invSignOfSelectionSignal_uid94_atan2Test_q_3_q;
    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_cin <= xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_c;
    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist627_invSignOfSelectionSignal_uid94_atan2Test_q_3_q(0);
    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & redist479_yip1E_4sumAHighB_uid81_atan2Test_p4_of_7_q_6_q) & xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_cin(0);
    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_a) + UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_a) - UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_c(0) <= xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_o(7);
    xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_o(6 downto 1);

    -- redist469_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_5(DELAY,2987)
    redist469_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q, xout => redist469_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_1(BITSELECT,1475)@35
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_1_b <= STD_LOGIC_VECTOR(redist469_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_5_q(1 downto 0));

    -- redist472_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_6(DELAY,2990)
    redist472_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist471_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_5_q, xout => redist472_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1474)@35
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(redist472_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_6_q(5 downto 2));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1476)@35
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_1_b & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel2_0_b;

    -- redist458_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_5(DELAY,2976)
    redist458_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q, xout => redist458_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist459_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_6(DELAY,2977)
    redist459_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist458_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_5_q, xout => redist459_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_1(BITSELECT,1451)@35
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_1_b <= STD_LOGIC_VECTOR(redist459_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_6_q(2 downto 0));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0(BITSELECT,1450)@34
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b <= STD_LOGIC_VECTOR(redist461_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_6_q(5 downto 3));

    -- redist226_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b_1(DELAY,2744)
    redist226_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b, xout => redist226_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1452)@35
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_1_b & redist226_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel2_0_b_1_q;

    -- yip1E_6sumAHighB_uid121_atan2Test_p3_of_8(ADDSUB,532)@35 + 1
    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_s <= redist216_xMSB_uid108_atan2Test_tessel0_0_b_2_q;
    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_cin <= yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_c;
    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist216_xMSB_uid108_atan2Test_tessel0_0_b_2_q(0);
    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_cin(0);
    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_s = "1") THEN
                    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_a) + UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_b));
                ELSE
                    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_a) - UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_c(0) <= yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_o(7);
    yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q <= yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_o(6 downto 1);

    -- redist628_invSignOfSelectionSignal_uid94_atan2Test_q_4(DELAY,3146)
    redist628_invSignOfSelectionSignal_uid94_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist627_invSignOfSelectionSignal_uid94_atan2Test_q_3_q, xout => redist628_invSignOfSelectionSignal_uid94_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2414)@30
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist485_xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q_6_q(1 downto 0));
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist485_xip1E_4sumAHighB_uid78_atan2Test_p5_of_7_q_6_q(5 downto 2));

    -- redist102_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2620)
    redist102_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist102_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1281)@30
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist102_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p5_of_8(ADDSUB,472)@30 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_s <= redist628_invSignOfSelectionSignal_uid94_atan2Test_q_4_q;
    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_cin <= xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_c;
    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist628_invSignOfSelectionSignal_uid94_atan2Test_q_4_q(0);
    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & redist478_yip1E_4sumAHighB_uid81_atan2Test_p5_of_7_q_6_q) & xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_cin(0);
    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_a) + UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_a) - UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_c(0) <= xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_o(7);
    xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_o(6 downto 1);

    -- redist467_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_5(DELAY,2985)
    redist467_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q, xout => redist467_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_1(BITSELECT,1478)@36
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_1_b <= STD_LOGIC_VECTOR(redist467_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_5_q(1 downto 0));

    -- redist470_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_6(DELAY,2988)
    redist470_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist469_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_5_q, xout => redist470_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1477)@36
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(redist470_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_6_q(5 downto 2));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1479)@36
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_1_b & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel3_0_b;

    -- redist456_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_5(DELAY,2974)
    redist456_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q, xout => redist456_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist457_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_6(DELAY,2975)
    redist457_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist456_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_5_q, xout => redist457_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_1(BITSELECT,1454)@36
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_1_b <= STD_LOGIC_VECTOR(redist457_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_6_q(2 downto 0));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0(BITSELECT,1453)@35
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b <= STD_LOGIC_VECTOR(redist459_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_6_q(5 downto 3));

    -- redist225_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b_1(DELAY,2743)
    redist225_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b, xout => redist225_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1455)@36
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_1_b & redist225_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel3_0_b_1_q;

    -- yip1E_6sumAHighB_uid121_atan2Test_p4_of_8(ADDSUB,533)@36 + 1
    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_s <= redist217_xMSB_uid108_atan2Test_tessel0_0_b_3_q;
    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_cin <= yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_c;
    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist217_xMSB_uid108_atan2Test_tessel0_0_b_3_q(0);
    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_cin(0);
    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_s = "1") THEN
                    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_a) + UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_b));
                ELSE
                    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_a) - UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_c(0) <= yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_o(7);
    yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q <= yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_o(6 downto 1);

    -- redist629_invSignOfSelectionSignal_uid94_atan2Test_q_5(DELAY,3147)
    redist629_invSignOfSelectionSignal_uid94_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist628_invSignOfSelectionSignal_uid94_atan2Test_q_4_q, xout => redist629_invSignOfSelectionSignal_uid94_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2415)@31
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist484_xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q_6_q(1 downto 0));
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist484_xip1E_4sumAHighB_uid78_atan2Test_p6_of_7_q_6_q(5 downto 2));

    -- redist101_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2619)
    redist101_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist101_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1284)@31
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist101_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p6_of_8(ADDSUB,473)@31 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_s <= redist629_invSignOfSelectionSignal_uid94_atan2Test_q_5_q;
    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_cin <= xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_c;
    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist629_invSignOfSelectionSignal_uid94_atan2Test_q_5_q(0);
    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & redist477_yip1E_4sumAHighB_uid81_atan2Test_p6_of_7_q_6_q) & xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_cin(0);
    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_a) + UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_a) - UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_c(0) <= xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_o(7);
    xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_o(6 downto 1);

    -- redist465_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_5(DELAY,2983)
    redist465_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q, xout => redist465_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1481)@37
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(redist465_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_5_q(1 downto 0));

    -- redist468_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_6(DELAY,2986)
    redist468_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist467_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_5_q, xout => redist468_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1480)@37
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(redist468_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_6_q(5 downto 2));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1482)@37
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_1_b & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- redist454_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_5(DELAY,2972)
    redist454_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q, xout => redist454_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist455_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_6(DELAY,2973)
    redist455_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist454_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_5_q, xout => redist455_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_1(BITSELECT,1457)@37
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_1_b <= STD_LOGIC_VECTOR(redist455_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_6_q(2 downto 0));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0(BITSELECT,1456)@36
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b <= STD_LOGIC_VECTOR(redist457_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_6_q(5 downto 3));

    -- redist224_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b_1(DELAY,2742)
    redist224_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b, xout => redist224_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1458)@37
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_1_b & redist224_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel4_0_b_1_q;

    -- yip1E_6sumAHighB_uid121_atan2Test_p5_of_8(ADDSUB,534)@37 + 1
    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_s <= redist218_xMSB_uid108_atan2Test_tessel0_0_b_4_q;
    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_cin <= yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_c;
    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist218_xMSB_uid108_atan2Test_tessel0_0_b_4_q(0);
    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_cin(0);
    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_s = "1") THEN
                    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_a) + UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_b));
                ELSE
                    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_a) - UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_c(0) <= yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_o(7);
    yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q <= yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_o(6 downto 1);

    -- redist630_invSignOfSelectionSignal_uid94_atan2Test_q_6(DELAY,3148)
    redist630_invSignOfSelectionSignal_uid94_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist629_invSignOfSelectionSignal_uid94_atan2Test_q_5_q, xout => redist630_invSignOfSelectionSignal_uid94_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1309)@32
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel6_1(BITSELECT,1286)@32
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel6_1_b <= STD_LOGIC_VECTOR(redist483_xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q_6_q(1 downto 0));

    -- redist100_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2618)
    redist100_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist100_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1287)@32
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel6_1_b & redist100_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p7_of_8(ADDSUB,474)@32 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_s <= redist630_invSignOfSelectionSignal_uid94_atan2Test_q_6_q;
    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_cin <= xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_c;
    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist630_invSignOfSelectionSignal_uid94_atan2Test_q_6_q(0);
    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_cin(0);
    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_a) + UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_a) - UNSIGNED(xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_c(0) <= xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_o(7);
    xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_o(6 downto 1);

    -- redist463_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_5(DELAY,2981)
    redist463_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q, xout => redist463_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1484)@38
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist463_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_5_q(1 downto 0));

    -- redist466_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_6(DELAY,2984)
    redist466_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist465_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_5_q, xout => redist466_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1483)@38
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist466_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_6_q(5 downto 2));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1485)@38
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_1_b & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist452_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_5(DELAY,2970)
    redist452_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q, xout => redist452_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist453_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_6(DELAY,2971)
    redist453_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist452_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_5_q, xout => redist453_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,1460)@38
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(redist453_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_6_q(2 downto 0));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0(BITSELECT,1459)@37
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b <= STD_LOGIC_VECTOR(redist455_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_6_q(5 downto 3));

    -- redist223_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b_1(DELAY,2741)
    redist223_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b, xout => redist223_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1461)@38
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_1_b & redist223_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel5_0_b_1_q;

    -- yip1E_6sumAHighB_uid121_atan2Test_p6_of_8(ADDSUB,535)@38 + 1
    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_s <= redist219_xMSB_uid108_atan2Test_tessel0_0_b_5_q;
    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_cin <= yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_c;
    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist219_xMSB_uid108_atan2Test_tessel0_0_b_5_q(0);
    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_cin(0);
    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_s = "1") THEN
                    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_a) + UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_b));
                ELSE
                    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_a) - UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_c(0) <= yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_o(7);
    yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q <= yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_o(6 downto 1);

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_2(BITSELECT,1488)
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_2_b <= STD_LOGIC_VECTOR(xip1E_4CostZeroPaddingA_uid76_atan2Test_q(0 downto 0));

    -- redist631_invSignOfSelectionSignal_uid94_atan2Test_q_7(DELAY,3149)
    redist631_invSignOfSelectionSignal_uid94_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist630_invSignOfSelectionSignal_uid94_atan2Test_q_6_q, xout => redist631_invSignOfSelectionSignal_uid94_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist244_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel7_2_b_1(DELAY,2762)
    redist244_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel7_2_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel6_0_b, xout => redist244_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel7_2_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,1313)@33
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= redist244_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel7_2_b_1_q & redist244_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel7_2_b_1_q & redist244_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_tessel7_2_b_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,1288)@32
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(redist483_xip1E_4sumAHighB_uid78_atan2Test_p7_of_7_q_6_q(2 downto 2));

    -- redist247_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b_1(DELAY,2765)
    redist247_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist247_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,1290)@33
    xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist247_xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_tessel7_0_b_1_q;

    -- xip1E_5sumAHighB_uid97_atan2Test_p8_of_8(ADDSUB,475)@33 + 1
    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_s <= redist631_invSignOfSelectionSignal_uid94_atan2Test_q_7_q;
    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_cin <= xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_c;
    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist631_invSignOfSelectionSignal_uid94_atan2Test_q_7_q(0));
    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((3 downto 3 => xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_i_q(2)) & xip1E_5sumAHighB_uid97_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_cin(0));
    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_s = "1") THEN
                    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_a) + SIGNED(xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_b));
                ELSE
                    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_a) - SIGNED(xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_q <= xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_o(3 downto 1);

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1(BITSELECT,1410)@34
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b <= STD_LOGIC_VECTOR(xip1E_5sumAHighB_uid97_atan2Test_p8_of_8_q(0 downto 0));

    -- redist221_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_1_b_5(DELAY,2739)
    redist221_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_1_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b, xout => redist221_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_1_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist464_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_6(DELAY,2982)
    redist464_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist463_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_5_q, xout => redist464_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1486)@39
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist464_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_6_q(5 downto 2));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1489)@39
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_2_b & redist221_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_1_b_5_q & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist449_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_5(DELAY,2967)
    redist449_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q, xout => redist449_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6(DELAY,2968)
    redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist449_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_5_q, xout => redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_1(BITSELECT,1463)@39
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_1_b <= STD_LOGIC_VECTOR(redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6_q(2 downto 0));

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,1462)@38
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(redist453_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_6_q(5 downto 3));

    -- redist222_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b_1(DELAY,2740)
    redist222_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b, xout => redist222_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1464)@39
    yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_1_b & redist222_yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_tessel6_0_b_1_q;

    -- yip1E_6sumAHighB_uid121_atan2Test_p7_of_8(ADDSUB,536)@39 + 1
    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_s <= redist220_xMSB_uid108_atan2Test_tessel0_0_b_6_q;
    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_cin <= yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_c;
    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist220_xMSB_uid108_atan2Test_tessel0_0_b_6_q(0);
    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_6sumAHighB_uid121_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_cin(0);
    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_s = "1") THEN
                    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_a) + UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_b));
                ELSE
                    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_a) - UNSIGNED(yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q <= yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_o(6 downto 1);

    -- xMSB_uid129_atan2Test_tessel0_0(BITSELECT,1607)@40
    xMSB_uid129_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q(5 downto 5));

    -- redist202_xMSB_uid129_atan2Test_tessel0_0_b_1(DELAY,2720)
    redist202_xMSB_uid129_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid129_atan2Test_tessel0_0_b, xout => redist202_xMSB_uid129_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist203_xMSB_uid129_atan2Test_tessel0_0_b_2(DELAY,2721)
    redist203_xMSB_uid129_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist202_xMSB_uid129_atan2Test_tessel0_0_b_1_q, xout => redist203_xMSB_uid129_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist204_xMSB_uid129_atan2Test_tessel0_0_b_3(DELAY,2722)
    redist204_xMSB_uid129_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist203_xMSB_uid129_atan2Test_tessel0_0_b_2_q, xout => redist204_xMSB_uid129_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist205_xMSB_uid129_atan2Test_tessel0_0_b_4(DELAY,2723)
    redist205_xMSB_uid129_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist204_xMSB_uid129_atan2Test_tessel0_0_b_3_q, xout => redist205_xMSB_uid129_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist206_xMSB_uid129_atan2Test_tessel0_0_b_5(DELAY,2724)
    redist206_xMSB_uid129_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist205_xMSB_uid129_atan2Test_tessel0_0_b_4_q, xout => redist206_xMSB_uid129_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist207_xMSB_uid129_atan2Test_tessel0_0_b_6(DELAY,2725)
    redist207_xMSB_uid129_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist206_xMSB_uid129_atan2Test_tessel0_0_b_5_q, xout => redist207_xMSB_uid129_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid115_atan2Test(LOGICAL,114)@33
    invSignOfSelectionSignal_uid115_atan2Test_q <= not (xMSB_uid108_atan2Test_tessel0_0_b);

    -- redist612_invSignOfSelectionSignal_uid115_atan2Test_q_1(DELAY,3130)
    redist612_invSignOfSelectionSignal_uid115_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid115_atan2Test_q, xout => redist612_invSignOfSelectionSignal_uid115_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_1(BITSELECT,1414)@33
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_1_b <= STD_LOGIC_VECTOR(redist460_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_5_q(1 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1413)@33
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist462_yip1E_5sumAHighB_uid100_atan2Test_p1_of_7_q_6_q(5 downto 2));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1415)@33
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel0_1(BITSELECT,1389)@33
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel0_1_b <= STD_LOGIC_VECTOR(redist475_xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q_6_q(2 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1390)@33
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel0_1_b & xip1E_4CostZeroPaddingA_uid76_atan2Test_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p1_of_8(ADDSUB,514)@33 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid115_atan2Test_q;
    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_a) + UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_a) - UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_c(0) <= xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_o(6);
    xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_o(5 downto 0);

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_1(BITSELECT,1417)@34
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_1_b <= STD_LOGIC_VECTOR(redist458_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_5_q(1 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1416)@34
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(redist461_yip1E_5sumAHighB_uid100_atan2Test_p2_of_7_q_6_q(5 downto 2));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1418)@34
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel1_0_b;

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_1(BITSELECT,1392)@34
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_1_b <= STD_LOGIC_VECTOR(redist474_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_6_q(2 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0(BITSELECT,1391)@33
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b <= STD_LOGIC_VECTOR(redist475_xip1E_5sumAHighB_uid97_atan2Test_p1_of_8_q_6_q(5 downto 3));

    -- redist235_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b_1(DELAY,2753)
    redist235_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b, xout => redist235_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1393)@34
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_1_b & redist235_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel1_0_b_1_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p2_of_8(ADDSUB,515)@34 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_s <= redist612_invSignOfSelectionSignal_uid115_atan2Test_q_1_q;
    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_cin <= xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_c;
    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist612_invSignOfSelectionSignal_uid115_atan2Test_q_1_q(0);
    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_cin(0);
    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_a) + UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_a) - UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_c(0) <= xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_o(7);
    xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_o(6 downto 1);

    -- redist446_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_5(DELAY,2964)
    redist446_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q, xout => redist446_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist434_yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q_6(DELAY,2952)
    redist434_yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q, xout => redist434_yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_7_uid138_atan2Test_p1_of_8(ADDSUB,577)@40 + 1
    yip1E_7_uid138_atan2Test_p1_of_8_s <= xMSB_uid129_atan2Test_tessel0_0_b;
    yip1E_7_uid138_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & redist434_yip1E_6sumAHighB_uid121_atan2Test_p1_of_8_q_6_q);
    yip1E_7_uid138_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & redist446_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_5_q);
    yip1E_7_uid138_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_7_uid138_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_7_uid138_atan2Test_p1_of_8_s = "1") THEN
                    yip1E_7_uid138_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p1_of_8_a) + UNSIGNED(yip1E_7_uid138_atan2Test_p1_of_8_b));
                ELSE
                    yip1E_7_uid138_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p1_of_8_a) - UNSIGNED(yip1E_7_uid138_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_7_uid138_atan2Test_p1_of_8_c(0) <= yip1E_7_uid138_atan2Test_p1_of_8_o(6);
    yip1E_7_uid138_atan2Test_p1_of_8_q <= yip1E_7_uid138_atan2Test_p1_of_8_o(5 downto 0);

    -- redist613_invSignOfSelectionSignal_uid115_atan2Test_q_2(DELAY,3131)
    redist613_invSignOfSelectionSignal_uid115_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist612_invSignOfSelectionSignal_uid115_atan2Test_q_1_q, xout => redist613_invSignOfSelectionSignal_uid115_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_1(BITSELECT,1420)@35
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_1_b <= STD_LOGIC_VECTOR(redist456_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_5_q(1 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1419)@35
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(redist459_yip1E_5sumAHighB_uid100_atan2Test_p3_of_7_q_6_q(5 downto 2));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1421)@35
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel2_0_b;

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_1(BITSELECT,1395)@35
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_1_b <= STD_LOGIC_VECTOR(redist472_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_6_q(2 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0(BITSELECT,1394)@34
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b <= STD_LOGIC_VECTOR(redist474_xip1E_5sumAHighB_uid97_atan2Test_p2_of_8_q_6_q(5 downto 3));

    -- redist234_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b_1(DELAY,2752)
    redist234_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b, xout => redist234_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1396)@35
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_1_b & redist234_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel2_0_b_1_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p3_of_8(ADDSUB,516)@35 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_s <= redist613_invSignOfSelectionSignal_uid115_atan2Test_q_2_q;
    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_cin <= xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_c;
    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist613_invSignOfSelectionSignal_uid115_atan2Test_q_2_q(0);
    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_cin(0);
    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_a) + UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_a) - UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_c(0) <= xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_o(7);
    xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_o(6 downto 1);

    -- redist444_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_5(DELAY,2962)
    redist444_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q, xout => redist444_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist432_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_5(DELAY,2950)
    redist432_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q, xout => redist432_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist433_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_6(DELAY,2951)
    redist433_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist432_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_5_q, xout => redist433_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_7_uid138_atan2Test_p2_of_8(ADDSUB,578)@41 + 1
    yip1E_7_uid138_atan2Test_p2_of_8_s <= redist202_xMSB_uid129_atan2Test_tessel0_0_b_1_q;
    yip1E_7_uid138_atan2Test_p2_of_8_cin <= yip1E_7_uid138_atan2Test_p1_of_8_c;
    yip1E_7_uid138_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & redist433_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_6_q) & redist202_xMSB_uid129_atan2Test_tessel0_0_b_1_q(0);
    yip1E_7_uid138_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & redist444_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_5_q) & yip1E_7_uid138_atan2Test_p2_of_8_cin(0);
    yip1E_7_uid138_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_7_uid138_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_7_uid138_atan2Test_p2_of_8_s = "1") THEN
                    yip1E_7_uid138_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p2_of_8_a) + UNSIGNED(yip1E_7_uid138_atan2Test_p2_of_8_b));
                ELSE
                    yip1E_7_uid138_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p2_of_8_a) - UNSIGNED(yip1E_7_uid138_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_7_uid138_atan2Test_p2_of_8_c(0) <= yip1E_7_uid138_atan2Test_p2_of_8_o(7);
    yip1E_7_uid138_atan2Test_p2_of_8_q <= yip1E_7_uid138_atan2Test_p2_of_8_o(6 downto 1);

    -- redist614_invSignOfSelectionSignal_uid115_atan2Test_q_3(DELAY,3132)
    redist614_invSignOfSelectionSignal_uid115_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist613_invSignOfSelectionSignal_uid115_atan2Test_q_2_q, xout => redist614_invSignOfSelectionSignal_uid115_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_1(BITSELECT,1423)@36
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_1_b <= STD_LOGIC_VECTOR(redist454_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_5_q(1 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1422)@36
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(redist457_yip1E_5sumAHighB_uid100_atan2Test_p4_of_7_q_6_q(5 downto 2));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1424)@36
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel3_0_b;

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_1(BITSELECT,1398)@36
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_1_b <= STD_LOGIC_VECTOR(redist470_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_6_q(2 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0(BITSELECT,1397)@35
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b <= STD_LOGIC_VECTOR(redist472_xip1E_5sumAHighB_uid97_atan2Test_p3_of_8_q_6_q(5 downto 3));

    -- redist233_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b_1(DELAY,2751)
    redist233_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b, xout => redist233_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1399)@36
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_1_b & redist233_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel3_0_b_1_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p4_of_8(ADDSUB,517)@36 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_s <= redist614_invSignOfSelectionSignal_uid115_atan2Test_q_3_q;
    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_cin <= xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_c;
    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist614_invSignOfSelectionSignal_uid115_atan2Test_q_3_q(0);
    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_cin(0);
    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_a) + UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_a) - UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_c(0) <= xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_o(7);
    xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_o(6 downto 1);

    -- redist442_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_5(DELAY,2960)
    redist442_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q, xout => redist442_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist430_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_5(DELAY,2948)
    redist430_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q, xout => redist430_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist431_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_6(DELAY,2949)
    redist431_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist430_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_5_q, xout => redist431_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_7_uid138_atan2Test_p3_of_8(ADDSUB,579)@42 + 1
    yip1E_7_uid138_atan2Test_p3_of_8_s <= redist203_xMSB_uid129_atan2Test_tessel0_0_b_2_q;
    yip1E_7_uid138_atan2Test_p3_of_8_cin <= yip1E_7_uid138_atan2Test_p2_of_8_c;
    yip1E_7_uid138_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & redist431_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_6_q) & redist203_xMSB_uid129_atan2Test_tessel0_0_b_2_q(0);
    yip1E_7_uid138_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & redist442_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_5_q) & yip1E_7_uid138_atan2Test_p3_of_8_cin(0);
    yip1E_7_uid138_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_7_uid138_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_7_uid138_atan2Test_p3_of_8_s = "1") THEN
                    yip1E_7_uid138_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p3_of_8_a) + UNSIGNED(yip1E_7_uid138_atan2Test_p3_of_8_b));
                ELSE
                    yip1E_7_uid138_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p3_of_8_a) - UNSIGNED(yip1E_7_uid138_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_7_uid138_atan2Test_p3_of_8_c(0) <= yip1E_7_uid138_atan2Test_p3_of_8_o(7);
    yip1E_7_uid138_atan2Test_p3_of_8_q <= yip1E_7_uid138_atan2Test_p3_of_8_o(6 downto 1);

    -- redist615_invSignOfSelectionSignal_uid115_atan2Test_q_4(DELAY,3133)
    redist615_invSignOfSelectionSignal_uid115_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist614_invSignOfSelectionSignal_uid115_atan2Test_q_3_q, xout => redist615_invSignOfSelectionSignal_uid115_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1426)@37
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(redist452_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_5_q(1 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1425)@37
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(redist455_yip1E_5sumAHighB_uid100_atan2Test_p5_of_7_q_6_q(5 downto 2));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1427)@37
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_1(BITSELECT,1401)@37
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_1_b <= STD_LOGIC_VECTOR(redist468_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_6_q(2 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0(BITSELECT,1400)@36
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b <= STD_LOGIC_VECTOR(redist470_xip1E_5sumAHighB_uid97_atan2Test_p4_of_8_q_6_q(5 downto 3));

    -- redist232_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b_1(DELAY,2750)
    redist232_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b, xout => redist232_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1402)@37
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_1_b & redist232_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel4_0_b_1_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p5_of_8(ADDSUB,518)@37 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_s <= redist615_invSignOfSelectionSignal_uid115_atan2Test_q_4_q;
    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_cin <= xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_c;
    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist615_invSignOfSelectionSignal_uid115_atan2Test_q_4_q(0);
    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_cin(0);
    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_a) + UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_a) - UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_c(0) <= xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_o(7);
    xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_o(6 downto 1);

    -- redist440_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_5(DELAY,2958)
    redist440_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q, xout => redist440_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist428_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_5(DELAY,2946)
    redist428_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q, xout => redist428_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist429_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_6(DELAY,2947)
    redist429_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist428_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_5_q, xout => redist429_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_7_uid138_atan2Test_p4_of_8(ADDSUB,580)@43 + 1
    yip1E_7_uid138_atan2Test_p4_of_8_s <= redist204_xMSB_uid129_atan2Test_tessel0_0_b_3_q;
    yip1E_7_uid138_atan2Test_p4_of_8_cin <= yip1E_7_uid138_atan2Test_p3_of_8_c;
    yip1E_7_uid138_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & redist429_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_6_q) & redist204_xMSB_uid129_atan2Test_tessel0_0_b_3_q(0);
    yip1E_7_uid138_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & redist440_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_5_q) & yip1E_7_uid138_atan2Test_p4_of_8_cin(0);
    yip1E_7_uid138_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_7_uid138_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_7_uid138_atan2Test_p4_of_8_s = "1") THEN
                    yip1E_7_uid138_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p4_of_8_a) + UNSIGNED(yip1E_7_uid138_atan2Test_p4_of_8_b));
                ELSE
                    yip1E_7_uid138_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p4_of_8_a) - UNSIGNED(yip1E_7_uid138_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_7_uid138_atan2Test_p4_of_8_c(0) <= yip1E_7_uid138_atan2Test_p4_of_8_o(7);
    yip1E_7_uid138_atan2Test_p4_of_8_q <= yip1E_7_uid138_atan2Test_p4_of_8_o(6 downto 1);

    -- redist616_invSignOfSelectionSignal_uid115_atan2Test_q_5(DELAY,3134)
    redist616_invSignOfSelectionSignal_uid115_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist615_invSignOfSelectionSignal_uid115_atan2Test_q_4_q, xout => redist616_invSignOfSelectionSignal_uid115_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1429)@38
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist449_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_5_q(1 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1428)@38
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist453_yip1E_5sumAHighB_uid100_atan2Test_p6_of_7_q_6_q(5 downto 2));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1430)@38
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,1404)@38
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(redist466_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_6_q(2 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0(BITSELECT,1403)@37
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b <= STD_LOGIC_VECTOR(redist468_xip1E_5sumAHighB_uid97_atan2Test_p5_of_8_q_6_q(5 downto 3));

    -- redist231_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b_1(DELAY,2749)
    redist231_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b, xout => redist231_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1405)@38
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_1_b & redist231_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel5_0_b_1_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p6_of_8(ADDSUB,519)@38 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_s <= redist616_invSignOfSelectionSignal_uid115_atan2Test_q_5_q;
    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_cin <= xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_c;
    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist616_invSignOfSelectionSignal_uid115_atan2Test_q_5_q(0);
    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_cin(0);
    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_a) + UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_a) - UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_c(0) <= xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_o(7);
    xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_o(6 downto 1);

    -- redist438_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_5(DELAY,2956)
    redist438_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q, xout => redist438_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist426_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_5(DELAY,2944)
    redist426_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q, xout => redist426_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist427_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_6(DELAY,2945)
    redist427_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist426_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_5_q, xout => redist427_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_7_uid138_atan2Test_p5_of_8(ADDSUB,581)@44 + 1
    yip1E_7_uid138_atan2Test_p5_of_8_s <= redist205_xMSB_uid129_atan2Test_tessel0_0_b_4_q;
    yip1E_7_uid138_atan2Test_p5_of_8_cin <= yip1E_7_uid138_atan2Test_p4_of_8_c;
    yip1E_7_uid138_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & redist427_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_6_q) & redist205_xMSB_uid129_atan2Test_tessel0_0_b_4_q(0);
    yip1E_7_uid138_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & redist438_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_5_q) & yip1E_7_uid138_atan2Test_p5_of_8_cin(0);
    yip1E_7_uid138_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_7_uid138_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_7_uid138_atan2Test_p5_of_8_s = "1") THEN
                    yip1E_7_uid138_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p5_of_8_a) + UNSIGNED(yip1E_7_uid138_atan2Test_p5_of_8_b));
                ELSE
                    yip1E_7_uid138_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p5_of_8_a) - UNSIGNED(yip1E_7_uid138_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_7_uid138_atan2Test_p5_of_8_c(0) <= yip1E_7_uid138_atan2Test_p5_of_8_o(7);
    yip1E_7_uid138_atan2Test_p5_of_8_q <= yip1E_7_uid138_atan2Test_p5_of_8_o(6 downto 1);

    -- redist617_invSignOfSelectionSignal_uid115_atan2Test_q_6(DELAY,3135)
    redist617_invSignOfSelectionSignal_uid115_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist616_invSignOfSelectionSignal_uid115_atan2Test_q_5_q, xout => redist617_invSignOfSelectionSignal_uid115_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_1(BITSELECT,1432)@39
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_1_b <= STD_LOGIC_VECTOR(redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6_q(3 downto 3));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1431)@39
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6_q(3 downto 2));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1436)@39
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_1_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_1(BITSELECT,1407)@39
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_1_b <= STD_LOGIC_VECTOR(redist464_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_6_q(2 downto 0));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,1406)@38
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(redist466_xip1E_5sumAHighB_uid97_atan2Test_p6_of_8_q_6_q(5 downto 3));

    -- redist230_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b_1(DELAY,2748)
    redist230_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b, xout => redist230_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1408)@39
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_1_b & redist230_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel6_0_b_1_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p7_of_8(ADDSUB,520)@39 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_s <= redist617_invSignOfSelectionSignal_uid115_atan2Test_q_6_q;
    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_cin <= xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_c;
    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist617_invSignOfSelectionSignal_uid115_atan2Test_q_6_q(0);
    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_cin(0);
    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_a) + UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_a) - UNSIGNED(xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_c(0) <= xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_o(7);
    xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_o(6 downto 1);

    -- redist436_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_5(DELAY,2954)
    redist436_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q, xout => redist436_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist424_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_5(DELAY,2942)
    redist424_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q, xout => redist424_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist425_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_6(DELAY,2943)
    redist425_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist424_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_5_q, xout => redist425_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_7_uid138_atan2Test_p6_of_8(ADDSUB,582)@45 + 1
    yip1E_7_uid138_atan2Test_p6_of_8_s <= redist206_xMSB_uid129_atan2Test_tessel0_0_b_5_q;
    yip1E_7_uid138_atan2Test_p6_of_8_cin <= yip1E_7_uid138_atan2Test_p5_of_8_c;
    yip1E_7_uid138_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & redist425_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_6_q) & redist206_xMSB_uid129_atan2Test_tessel0_0_b_5_q(0);
    yip1E_7_uid138_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & redist436_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_5_q) & yip1E_7_uid138_atan2Test_p6_of_8_cin(0);
    yip1E_7_uid138_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_7_uid138_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_7_uid138_atan2Test_p6_of_8_s = "1") THEN
                    yip1E_7_uid138_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p6_of_8_a) + UNSIGNED(yip1E_7_uid138_atan2Test_p6_of_8_b));
                ELSE
                    yip1E_7_uid138_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p6_of_8_a) - UNSIGNED(yip1E_7_uid138_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_7_uid138_atan2Test_p6_of_8_c(0) <= yip1E_7_uid138_atan2Test_p6_of_8_o(7);
    yip1E_7_uid138_atan2Test_p6_of_8_q <= yip1E_7_uid138_atan2Test_p6_of_8_o(6 downto 1);

    -- redist618_invSignOfSelectionSignal_uid115_atan2Test_q_7(DELAY,3136)
    redist618_invSignOfSelectionSignal_uid115_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist617_invSignOfSelectionSignal_uid115_atan2Test_q_6_q, xout => redist618_invSignOfSelectionSignal_uid115_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist451_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_7(DELAY,2969)
    redist451_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_7 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist450_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_6_q, xout => redist451_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0(BITSELECT,1437)@40
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b <= STD_LOGIC_VECTOR(redist451_yip1E_5sumAHighB_uid100_atan2Test_p7_of_7_q_7_q(3 downto 3));

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,1443)@40
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_tessel7_0_b;

    -- redist228_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b_6(DELAY,2746)
    redist228_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b, xout => redist228_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,1409)@39
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(redist464_xip1E_5sumAHighB_uid97_atan2Test_p7_of_8_q_6_q(5 downto 3));

    -- redist229_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b_1(DELAY,2747)
    redist229_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist229_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,1412)@40
    xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist228_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_1_b_6_q & redist229_xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_tessel7_0_b_1_q;

    -- xip1E_6sumAHighB_uid118_atan2Test_p8_of_8(ADDSUB,521)@40 + 1
    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_s <= redist618_invSignOfSelectionSignal_uid115_atan2Test_q_7_q;
    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_cin <= xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_c;
    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist618_invSignOfSelectionSignal_uid115_atan2Test_q_7_q(0));
    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_i_q(5)) & xip1E_6sumAHighB_uid118_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_cin(0));
    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_s = "1") THEN
                    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_a) + SIGNED(xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_b));
                ELSE
                    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_a) - SIGNED(xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q <= xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_o(6 downto 1);

    -- redist435_xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q_5(DELAY,2953)
    redist435_xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q, xout => redist435_xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,1545)@46
    xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(redist435_xip1E_6sumAHighB_uid118_atan2Test_p8_of_8_q_5_q(3 downto 0));

    -- yip1E_7_uid138_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1604)@46
    yip1E_7_uid138_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= yip1E_3sumAHighB_uid62_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b;

    -- redist422_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_5(DELAY,2940)
    redist422_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q, xout => redist422_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist423_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_6(DELAY,2941)
    redist423_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist422_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_5_q, xout => redist423_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_7_uid138_atan2Test_p7_of_8(ADDSUB,583)@46 + 1
    yip1E_7_uid138_atan2Test_p7_of_8_s <= redist207_xMSB_uid129_atan2Test_tessel0_0_b_6_q;
    yip1E_7_uid138_atan2Test_p7_of_8_cin <= yip1E_7_uid138_atan2Test_p6_of_8_c;
    yip1E_7_uid138_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & redist423_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_6_q) & redist207_xMSB_uid129_atan2Test_tessel0_0_b_6_q(0);
    yip1E_7_uid138_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & yip1E_7_uid138_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & yip1E_7_uid138_atan2Test_p7_of_8_cin(0);
    yip1E_7_uid138_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_7_uid138_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_7_uid138_atan2Test_p7_of_8_s = "1") THEN
                    yip1E_7_uid138_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p7_of_8_a) + UNSIGNED(yip1E_7_uid138_atan2Test_p7_of_8_b));
                ELSE
                    yip1E_7_uid138_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_7_uid138_atan2Test_p7_of_8_a) - UNSIGNED(yip1E_7_uid138_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_7_uid138_atan2Test_p7_of_8_q <= yip1E_7_uid138_atan2Test_p7_of_8_o(6 downto 1);

    -- xMSB_uid146_atan2Test_tessel0_0(BITSELECT,1733)@47
    xMSB_uid146_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_7_uid138_atan2Test_p7_of_8_q(4 downto 4));

    -- redist189_xMSB_uid146_atan2Test_tessel0_0_b_1(DELAY,2707)
    redist189_xMSB_uid146_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid146_atan2Test_tessel0_0_b, xout => redist189_xMSB_uid146_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist190_xMSB_uid146_atan2Test_tessel0_0_b_2(DELAY,2708)
    redist190_xMSB_uid146_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist189_xMSB_uid146_atan2Test_tessel0_0_b_1_q, xout => redist190_xMSB_uid146_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist191_xMSB_uid146_atan2Test_tessel0_0_b_3(DELAY,2709)
    redist191_xMSB_uid146_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist190_xMSB_uid146_atan2Test_tessel0_0_b_2_q, xout => redist191_xMSB_uid146_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist192_xMSB_uid146_atan2Test_tessel0_0_b_4(DELAY,2710)
    redist192_xMSB_uid146_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist191_xMSB_uid146_atan2Test_tessel0_0_b_3_q, xout => redist192_xMSB_uid146_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist193_xMSB_uid146_atan2Test_tessel0_0_b_5(DELAY,2711)
    redist193_xMSB_uid146_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist192_xMSB_uid146_atan2Test_tessel0_0_b_4_q, xout => redist193_xMSB_uid146_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist194_xMSB_uid146_atan2Test_tessel0_0_b_6(DELAY,2712)
    redist194_xMSB_uid146_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist193_xMSB_uid146_atan2Test_tessel0_0_b_5_q, xout => redist194_xMSB_uid146_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid136_atan2Test(LOGICAL,135)@40
    invSignOfSelectionSignal_uid136_atan2Test_q <= not (xMSB_uid129_atan2Test_tessel0_0_b);

    -- redist599_invSignOfSelectionSignal_uid136_atan2Test_q_1(DELAY,3117)
    redist599_invSignOfSelectionSignal_uid136_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid136_atan2Test_q, xout => redist599_invSignOfSelectionSignal_uid136_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist600_invSignOfSelectionSignal_uid136_atan2Test_q_2(DELAY,3118)
    redist600_invSignOfSelectionSignal_uid136_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist599_invSignOfSelectionSignal_uid136_atan2Test_q_1_q, xout => redist600_invSignOfSelectionSignal_uid136_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist448_xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q_6(DELAY,2966)
    redist448_xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q, xout => redist448_xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_p1_of_8(ADDSUB,561)@40 + 1
    xip1E_7_uid137_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid136_atan2Test_q;
    xip1E_7_uid137_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & redist448_xip1E_6sumAHighB_uid118_atan2Test_p1_of_8_q_6_q);
    xip1E_7_uid137_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & redist432_yip1E_6sumAHighB_uid121_atan2Test_p2_of_8_q_5_q);
    xip1E_7_uid137_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p1_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p1_of_8_a) + UNSIGNED(xip1E_7_uid137_atan2Test_p1_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p1_of_8_a) - UNSIGNED(xip1E_7_uid137_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p1_of_8_c(0) <= xip1E_7_uid137_atan2Test_p1_of_8_o(6);
    xip1E_7_uid137_atan2Test_p1_of_8_q <= xip1E_7_uid137_atan2Test_p1_of_8_o(5 downto 0);

    -- redist447_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_6(DELAY,2965)
    redist447_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist446_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_5_q, xout => redist447_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_p2_of_8(ADDSUB,562)@41 + 1
    xip1E_7_uid137_atan2Test_p2_of_8_s <= redist599_invSignOfSelectionSignal_uid136_atan2Test_q_1_q;
    xip1E_7_uid137_atan2Test_p2_of_8_cin <= xip1E_7_uid137_atan2Test_p1_of_8_c;
    xip1E_7_uid137_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & redist447_xip1E_6sumAHighB_uid118_atan2Test_p2_of_8_q_6_q) & redist599_invSignOfSelectionSignal_uid136_atan2Test_q_1_q(0);
    xip1E_7_uid137_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & redist430_yip1E_6sumAHighB_uid121_atan2Test_p3_of_8_q_5_q) & xip1E_7_uid137_atan2Test_p2_of_8_cin(0);
    xip1E_7_uid137_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p2_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p2_of_8_a) + UNSIGNED(xip1E_7_uid137_atan2Test_p2_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p2_of_8_a) - UNSIGNED(xip1E_7_uid137_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p2_of_8_c(0) <= xip1E_7_uid137_atan2Test_p2_of_8_o(7);
    xip1E_7_uid137_atan2Test_p2_of_8_q <= xip1E_7_uid137_atan2Test_p2_of_8_o(6 downto 1);

    -- redist445_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_6(DELAY,2963)
    redist445_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist444_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_5_q, xout => redist445_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_p3_of_8(ADDSUB,563)@42 + 1
    xip1E_7_uid137_atan2Test_p3_of_8_s <= redist600_invSignOfSelectionSignal_uid136_atan2Test_q_2_q;
    xip1E_7_uid137_atan2Test_p3_of_8_cin <= xip1E_7_uid137_atan2Test_p2_of_8_c;
    xip1E_7_uid137_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & redist445_xip1E_6sumAHighB_uid118_atan2Test_p3_of_8_q_6_q) & redist600_invSignOfSelectionSignal_uid136_atan2Test_q_2_q(0);
    xip1E_7_uid137_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & redist428_yip1E_6sumAHighB_uid121_atan2Test_p4_of_8_q_5_q) & xip1E_7_uid137_atan2Test_p3_of_8_cin(0);
    xip1E_7_uid137_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p3_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p3_of_8_a) + UNSIGNED(xip1E_7_uid137_atan2Test_p3_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p3_of_8_a) - UNSIGNED(xip1E_7_uid137_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p3_of_8_c(0) <= xip1E_7_uid137_atan2Test_p3_of_8_o(7);
    xip1E_7_uid137_atan2Test_p3_of_8_q <= xip1E_7_uid137_atan2Test_p3_of_8_o(6 downto 1);

    -- redist417_xip1E_7_uid137_atan2Test_p3_of_8_q_4(DELAY,2935)
    redist417_xip1E_7_uid137_atan2Test_p3_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p3_of_8_q, xout => redist417_xip1E_7_uid137_atan2Test_p3_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2436)@47
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist417_xip1E_7_uid137_atan2Test_p3_of_8_q_4_q(0 downto 0));
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist417_xip1E_7_uid137_atan2Test_p3_of_8_q_4_q(5 downto 1));

    -- redist419_xip1E_7_uid137_atan2Test_p2_of_8_q_5(DELAY,2937)
    redist419_xip1E_7_uid137_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p2_of_8_q, xout => redist419_xip1E_7_uid137_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1712)@47
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist419_xip1E_7_uid137_atan2Test_p2_of_8_q_5_q(5 downto 1));

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1714)@47
    yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist406_yip1E_7_uid138_atan2Test_p1_of_8_q_6(DELAY,2924)
    redist406_yip1E_7_uid138_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_7_uid138_atan2Test_p1_of_8_q, xout => redist406_yip1E_7_uid138_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_p1_of_7(ADDSUB,624)@47 + 1
    yip1E_8_uid155_atan2Test_p1_of_7_s <= xMSB_uid146_atan2Test_tessel0_0_b;
    yip1E_8_uid155_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & redist406_yip1E_7_uid138_atan2Test_p1_of_8_q_6_q);
    yip1E_8_uid155_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    yip1E_8_uid155_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_8_uid155_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_8_uid155_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_8_uid155_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_8_uid155_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_8_uid155_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_8_uid155_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_8_uid155_atan2Test_p1_of_7_c(0) <= yip1E_8_uid155_atan2Test_p1_of_7_o(6);
    yip1E_8_uid155_atan2Test_p1_of_7_q <= yip1E_8_uid155_atan2Test_p1_of_7_o(5 downto 0);

    -- redist601_invSignOfSelectionSignal_uid136_atan2Test_q_3(DELAY,3119)
    redist601_invSignOfSelectionSignal_uid136_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist600_invSignOfSelectionSignal_uid136_atan2Test_q_2_q, xout => redist601_invSignOfSelectionSignal_uid136_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist443_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_6(DELAY,2961)
    redist443_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist442_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_5_q, xout => redist443_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_p4_of_8(ADDSUB,564)@43 + 1
    xip1E_7_uid137_atan2Test_p4_of_8_s <= redist601_invSignOfSelectionSignal_uid136_atan2Test_q_3_q;
    xip1E_7_uid137_atan2Test_p4_of_8_cin <= xip1E_7_uid137_atan2Test_p3_of_8_c;
    xip1E_7_uid137_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & redist443_xip1E_6sumAHighB_uid118_atan2Test_p4_of_8_q_6_q) & redist601_invSignOfSelectionSignal_uid136_atan2Test_q_3_q(0);
    xip1E_7_uid137_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & redist426_yip1E_6sumAHighB_uid121_atan2Test_p5_of_8_q_5_q) & xip1E_7_uid137_atan2Test_p4_of_8_cin(0);
    xip1E_7_uid137_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p4_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p4_of_8_a) + UNSIGNED(xip1E_7_uid137_atan2Test_p4_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p4_of_8_a) - UNSIGNED(xip1E_7_uid137_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p4_of_8_c(0) <= xip1E_7_uid137_atan2Test_p4_of_8_o(7);
    xip1E_7_uid137_atan2Test_p4_of_8_q <= xip1E_7_uid137_atan2Test_p4_of_8_o(6 downto 1);

    -- redist415_xip1E_7_uid137_atan2Test_p4_of_8_q_4(DELAY,2933)
    redist415_xip1E_7_uid137_atan2Test_p4_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p4_of_8_q, xout => redist415_xip1E_7_uid137_atan2Test_p4_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2437)@48
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist415_xip1E_7_uid137_atan2Test_p4_of_8_q_4_q(0 downto 0));
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist415_xip1E_7_uid137_atan2Test_p4_of_8_q_4_q(5 downto 1));

    -- redist79_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2597)
    redist79_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist79_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1717)@48
    yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist79_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist404_yip1E_7_uid138_atan2Test_p2_of_8_q_5(DELAY,2922)
    redist404_yip1E_7_uid138_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_7_uid138_atan2Test_p2_of_8_q, xout => redist404_yip1E_7_uid138_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist405_yip1E_7_uid138_atan2Test_p2_of_8_q_6(DELAY,2923)
    redist405_yip1E_7_uid138_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist404_yip1E_7_uid138_atan2Test_p2_of_8_q_5_q, xout => redist405_yip1E_7_uid138_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_p2_of_7(ADDSUB,625)@48 + 1
    yip1E_8_uid155_atan2Test_p2_of_7_s <= redist189_xMSB_uid146_atan2Test_tessel0_0_b_1_q;
    yip1E_8_uid155_atan2Test_p2_of_7_cin <= yip1E_8_uid155_atan2Test_p1_of_7_c;
    yip1E_8_uid155_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & redist405_yip1E_7_uid138_atan2Test_p2_of_8_q_6_q) & redist189_xMSB_uid146_atan2Test_tessel0_0_b_1_q(0);
    yip1E_8_uid155_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & yip1E_8_uid155_atan2Test_p2_of_7_cin(0);
    yip1E_8_uid155_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_8_uid155_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_8_uid155_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_8_uid155_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_8_uid155_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_8_uid155_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_8_uid155_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_8_uid155_atan2Test_p2_of_7_c(0) <= yip1E_8_uid155_atan2Test_p2_of_7_o(7);
    yip1E_8_uid155_atan2Test_p2_of_7_q <= yip1E_8_uid155_atan2Test_p2_of_7_o(6 downto 1);

    -- redist602_invSignOfSelectionSignal_uid136_atan2Test_q_4(DELAY,3120)
    redist602_invSignOfSelectionSignal_uid136_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist601_invSignOfSelectionSignal_uid136_atan2Test_q_3_q, xout => redist602_invSignOfSelectionSignal_uid136_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist441_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_6(DELAY,2959)
    redist441_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist440_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_5_q, xout => redist441_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_p5_of_8(ADDSUB,565)@44 + 1
    xip1E_7_uid137_atan2Test_p5_of_8_s <= redist602_invSignOfSelectionSignal_uid136_atan2Test_q_4_q;
    xip1E_7_uid137_atan2Test_p5_of_8_cin <= xip1E_7_uid137_atan2Test_p4_of_8_c;
    xip1E_7_uid137_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & redist441_xip1E_6sumAHighB_uid118_atan2Test_p5_of_8_q_6_q) & redist602_invSignOfSelectionSignal_uid136_atan2Test_q_4_q(0);
    xip1E_7_uid137_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & redist424_yip1E_6sumAHighB_uid121_atan2Test_p6_of_8_q_5_q) & xip1E_7_uid137_atan2Test_p5_of_8_cin(0);
    xip1E_7_uid137_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p5_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p5_of_8_a) + UNSIGNED(xip1E_7_uid137_atan2Test_p5_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p5_of_8_a) - UNSIGNED(xip1E_7_uid137_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p5_of_8_c(0) <= xip1E_7_uid137_atan2Test_p5_of_8_o(7);
    xip1E_7_uid137_atan2Test_p5_of_8_q <= xip1E_7_uid137_atan2Test_p5_of_8_o(6 downto 1);

    -- redist413_xip1E_7_uid137_atan2Test_p5_of_8_q_4(DELAY,2931)
    redist413_xip1E_7_uid137_atan2Test_p5_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p5_of_8_q, xout => redist413_xip1E_7_uid137_atan2Test_p5_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2438)@49
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist413_xip1E_7_uid137_atan2Test_p5_of_8_q_4_q(0 downto 0));
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist413_xip1E_7_uid137_atan2Test_p5_of_8_q_4_q(5 downto 1));

    -- redist78_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2596)
    redist78_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist78_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1720)@49
    yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist78_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist402_yip1E_7_uid138_atan2Test_p3_of_8_q_4(DELAY,2920)
    redist402_yip1E_7_uid138_atan2Test_p3_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_7_uid138_atan2Test_p3_of_8_q, xout => redist402_yip1E_7_uid138_atan2Test_p3_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist403_yip1E_7_uid138_atan2Test_p3_of_8_q_6(DELAY,2921)
    redist403_yip1E_7_uid138_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist402_yip1E_7_uid138_atan2Test_p3_of_8_q_4_q, xout => redist403_yip1E_7_uid138_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_p3_of_7(ADDSUB,626)@49 + 1
    yip1E_8_uid155_atan2Test_p3_of_7_s <= redist190_xMSB_uid146_atan2Test_tessel0_0_b_2_q;
    yip1E_8_uid155_atan2Test_p3_of_7_cin <= yip1E_8_uid155_atan2Test_p2_of_7_c;
    yip1E_8_uid155_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & redist403_yip1E_7_uid138_atan2Test_p3_of_8_q_6_q) & redist190_xMSB_uid146_atan2Test_tessel0_0_b_2_q(0);
    yip1E_8_uid155_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & yip1E_8_uid155_atan2Test_p3_of_7_cin(0);
    yip1E_8_uid155_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_8_uid155_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_8_uid155_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_8_uid155_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_8_uid155_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_8_uid155_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_8_uid155_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_8_uid155_atan2Test_p3_of_7_c(0) <= yip1E_8_uid155_atan2Test_p3_of_7_o(7);
    yip1E_8_uid155_atan2Test_p3_of_7_q <= yip1E_8_uid155_atan2Test_p3_of_7_o(6 downto 1);

    -- redist603_invSignOfSelectionSignal_uid136_atan2Test_q_5(DELAY,3121)
    redist603_invSignOfSelectionSignal_uid136_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist602_invSignOfSelectionSignal_uid136_atan2Test_q_4_q, xout => redist603_invSignOfSelectionSignal_uid136_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist439_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_6(DELAY,2957)
    redist439_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist438_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_5_q, xout => redist439_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_p6_of_8(ADDSUB,566)@45 + 1
    xip1E_7_uid137_atan2Test_p6_of_8_s <= redist603_invSignOfSelectionSignal_uid136_atan2Test_q_5_q;
    xip1E_7_uid137_atan2Test_p6_of_8_cin <= xip1E_7_uid137_atan2Test_p5_of_8_c;
    xip1E_7_uid137_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & redist439_xip1E_6sumAHighB_uid118_atan2Test_p6_of_8_q_6_q) & redist603_invSignOfSelectionSignal_uid136_atan2Test_q_5_q(0);
    xip1E_7_uid137_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & redist422_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_5_q) & xip1E_7_uid137_atan2Test_p6_of_8_cin(0);
    xip1E_7_uid137_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p6_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p6_of_8_a) + UNSIGNED(xip1E_7_uid137_atan2Test_p6_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p6_of_8_a) - UNSIGNED(xip1E_7_uid137_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p6_of_8_c(0) <= xip1E_7_uid137_atan2Test_p6_of_8_o(7);
    xip1E_7_uid137_atan2Test_p6_of_8_q <= xip1E_7_uid137_atan2Test_p6_of_8_o(6 downto 1);

    -- redist411_xip1E_7_uid137_atan2Test_p6_of_8_q_4(DELAY,2929)
    redist411_xip1E_7_uid137_atan2Test_p6_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p6_of_8_q, xout => redist411_xip1E_7_uid137_atan2Test_p6_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2439)@50
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist411_xip1E_7_uid137_atan2Test_p6_of_8_q_4_q(0 downto 0));
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist411_xip1E_7_uid137_atan2Test_p6_of_8_q_4_q(5 downto 1));

    -- redist77_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2595)
    redist77_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist77_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1723)@50
    yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist77_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist400_yip1E_7_uid138_atan2Test_p4_of_8_q_4(DELAY,2918)
    redist400_yip1E_7_uid138_atan2Test_p4_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_7_uid138_atan2Test_p4_of_8_q, xout => redist400_yip1E_7_uid138_atan2Test_p4_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist401_yip1E_7_uid138_atan2Test_p4_of_8_q_6(DELAY,2919)
    redist401_yip1E_7_uid138_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist400_yip1E_7_uid138_atan2Test_p4_of_8_q_4_q, xout => redist401_yip1E_7_uid138_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_p4_of_7(ADDSUB,627)@50 + 1
    yip1E_8_uid155_atan2Test_p4_of_7_s <= redist191_xMSB_uid146_atan2Test_tessel0_0_b_3_q;
    yip1E_8_uid155_atan2Test_p4_of_7_cin <= yip1E_8_uid155_atan2Test_p3_of_7_c;
    yip1E_8_uid155_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & redist401_yip1E_7_uid138_atan2Test_p4_of_8_q_6_q) & redist191_xMSB_uid146_atan2Test_tessel0_0_b_3_q(0);
    yip1E_8_uid155_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & yip1E_8_uid155_atan2Test_p4_of_7_cin(0);
    yip1E_8_uid155_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_8_uid155_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_8_uid155_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_8_uid155_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_8_uid155_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_8_uid155_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_8_uid155_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_8_uid155_atan2Test_p4_of_7_c(0) <= yip1E_8_uid155_atan2Test_p4_of_7_o(7);
    yip1E_8_uid155_atan2Test_p4_of_7_q <= yip1E_8_uid155_atan2Test_p4_of_7_o(6 downto 1);

    -- redist604_invSignOfSelectionSignal_uid136_atan2Test_q_6(DELAY,3122)
    redist604_invSignOfSelectionSignal_uid136_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist603_invSignOfSelectionSignal_uid136_atan2Test_q_5_q, xout => redist604_invSignOfSelectionSignal_uid136_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1560)@46
    xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist423_yip1E_6sumAHighB_uid121_atan2Test_p7_of_8_q_6_q(5 downto 5));

    -- xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1566)@46
    xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist437_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_6(DELAY,2955)
    redist437_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist436_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_5_q, xout => redist437_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_p7_of_8(ADDSUB,567)@46 + 1
    xip1E_7_uid137_atan2Test_p7_of_8_s <= redist604_invSignOfSelectionSignal_uid136_atan2Test_q_6_q;
    xip1E_7_uid137_atan2Test_p7_of_8_cin <= xip1E_7_uid137_atan2Test_p6_of_8_c;
    xip1E_7_uid137_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & redist437_xip1E_6sumAHighB_uid118_atan2Test_p7_of_8_q_6_q) & redist604_invSignOfSelectionSignal_uid136_atan2Test_q_6_q(0);
    xip1E_7_uid137_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_7_uid137_atan2Test_p7_of_8_cin(0);
    xip1E_7_uid137_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p7_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p7_of_8_a) + UNSIGNED(xip1E_7_uid137_atan2Test_p7_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_7_uid137_atan2Test_p7_of_8_a) - UNSIGNED(xip1E_7_uid137_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p7_of_8_c(0) <= xip1E_7_uid137_atan2Test_p7_of_8_o(7);
    xip1E_7_uid137_atan2Test_p7_of_8_q <= xip1E_7_uid137_atan2Test_p7_of_8_o(6 downto 1);

    -- redist409_xip1E_7_uid137_atan2Test_p7_of_8_q_4(DELAY,2927)
    redist409_xip1E_7_uid137_atan2Test_p7_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p7_of_8_q, xout => redist409_xip1E_7_uid137_atan2Test_p7_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select(BITSELECT,2440)@51
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist409_xip1E_7_uid137_atan2Test_p7_of_8_q_4_q(0 downto 0));
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist409_xip1E_7_uid137_atan2Test_p7_of_8_q_4_q(5 downto 1));

    -- redist76_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2594)
    redist76_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist76_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1726)@51
    yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b & redist76_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist398_yip1E_7_uid138_atan2Test_p5_of_8_q_4(DELAY,2916)
    redist398_yip1E_7_uid138_atan2Test_p5_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_7_uid138_atan2Test_p5_of_8_q, xout => redist398_yip1E_7_uid138_atan2Test_p5_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist399_yip1E_7_uid138_atan2Test_p5_of_8_q_6(DELAY,2917)
    redist399_yip1E_7_uid138_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist398_yip1E_7_uid138_atan2Test_p5_of_8_q_4_q, xout => redist399_yip1E_7_uid138_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_p5_of_7(ADDSUB,628)@51 + 1
    yip1E_8_uid155_atan2Test_p5_of_7_s <= redist192_xMSB_uid146_atan2Test_tessel0_0_b_4_q;
    yip1E_8_uid155_atan2Test_p5_of_7_cin <= yip1E_8_uid155_atan2Test_p4_of_7_c;
    yip1E_8_uid155_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & redist399_yip1E_7_uid138_atan2Test_p5_of_8_q_6_q) & redist192_xMSB_uid146_atan2Test_tessel0_0_b_4_q(0);
    yip1E_8_uid155_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & yip1E_8_uid155_atan2Test_p5_of_7_cin(0);
    yip1E_8_uid155_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_8_uid155_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_8_uid155_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_8_uid155_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_8_uid155_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_8_uid155_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_8_uid155_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_8_uid155_atan2Test_p5_of_7_c(0) <= yip1E_8_uid155_atan2Test_p5_of_7_o(7);
    yip1E_8_uid155_atan2Test_p5_of_7_q <= yip1E_8_uid155_atan2Test_p5_of_7_o(6 downto 1);

    -- redist605_invSignOfSelectionSignal_uid136_atan2Test_q_7(DELAY,3123)
    redist605_invSignOfSelectionSignal_uid136_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist604_invSignOfSelectionSignal_uid136_atan2Test_q_6_q, xout => redist605_invSignOfSelectionSignal_uid136_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1(DELAY,2726)
    redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel6_0_b, xout => redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,1573)@47
    xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist208_xip1E_7_uid137_atan2Test_BitSelect_for_b_tessel7_5_b_1_q;

    -- redist214_xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b_1(DELAY,2732)
    redist214_xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist214_xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_7_uid137_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,1547)@47
    xip1E_7_uid137_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist214_xip1E_7_uid137_atan2Test_BitSelect_for_a_tessel7_0_b_1_q;

    -- xip1E_7_uid137_atan2Test_p8_of_8(ADDSUB,568)@47 + 1
    xip1E_7_uid137_atan2Test_p8_of_8_s <= redist605_invSignOfSelectionSignal_uid136_atan2Test_q_7_q;
    xip1E_7_uid137_atan2Test_p8_of_8_cin <= xip1E_7_uid137_atan2Test_p7_of_8_c;
    xip1E_7_uid137_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_7_uid137_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist605_invSignOfSelectionSignal_uid136_atan2Test_q_7_q(0));
    xip1E_7_uid137_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_i_q(5)) & xip1E_7_uid137_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & xip1E_7_uid137_atan2Test_p8_of_8_cin(0));
    xip1E_7_uid137_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_7_uid137_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_7_uid137_atan2Test_p8_of_8_s = "1") THEN
                    xip1E_7_uid137_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_7_uid137_atan2Test_p8_of_8_a) + SIGNED(xip1E_7_uid137_atan2Test_p8_of_8_b));
                ELSE
                    xip1E_7_uid137_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_7_uid137_atan2Test_p8_of_8_a) - SIGNED(xip1E_7_uid137_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_7_uid137_atan2Test_p8_of_8_q <= xip1E_7_uid137_atan2Test_p8_of_8_o(6 downto 1);

    -- redist407_xip1E_7_uid137_atan2Test_p8_of_8_q_4(DELAY,2925)
    redist407_xip1E_7_uid137_atan2Test_p8_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p8_of_8_q, xout => redist407_xip1E_7_uid137_atan2Test_p8_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1728)@52
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist407_xip1E_7_uid137_atan2Test_p8_of_8_q_4_q(0 downto 0));

    -- redist75_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1(DELAY,2593)
    redist75_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c, xout => redist75_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1729)@52
    yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel5_1_b & redist75_yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q;

    -- redist396_yip1E_7_uid138_atan2Test_p6_of_8_q_4(DELAY,2914)
    redist396_yip1E_7_uid138_atan2Test_p6_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_7_uid138_atan2Test_p6_of_8_q, xout => redist396_yip1E_7_uid138_atan2Test_p6_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist397_yip1E_7_uid138_atan2Test_p6_of_8_q_6(DELAY,2915)
    redist397_yip1E_7_uid138_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist396_yip1E_7_uid138_atan2Test_p6_of_8_q_4_q, xout => redist397_yip1E_7_uid138_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_p6_of_7(ADDSUB,629)@52 + 1
    yip1E_8_uid155_atan2Test_p6_of_7_s <= redist193_xMSB_uid146_atan2Test_tessel0_0_b_5_q;
    yip1E_8_uid155_atan2Test_p6_of_7_cin <= yip1E_8_uid155_atan2Test_p5_of_7_c;
    yip1E_8_uid155_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & redist397_yip1E_7_uid138_atan2Test_p6_of_8_q_6_q) & redist193_xMSB_uid146_atan2Test_tessel0_0_b_5_q(0);
    yip1E_8_uid155_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_8_uid155_atan2Test_p6_of_7_cin(0);
    yip1E_8_uid155_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_8_uid155_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_8_uid155_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_8_uid155_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_8_uid155_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_8_uid155_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_8_uid155_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_8_uid155_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_8_uid155_atan2Test_p6_of_7_c(0) <= yip1E_8_uid155_atan2Test_p6_of_7_o(7);
    yip1E_8_uid155_atan2Test_p6_of_7_q <= yip1E_8_uid155_atan2Test_p6_of_7_o(6 downto 1);

    -- redist408_xip1E_7_uid137_atan2Test_p8_of_8_q_5(DELAY,2926)
    redist408_xip1E_7_uid137_atan2Test_p8_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist407_xip1E_7_uid137_atan2Test_p8_of_8_q_4_q, xout => redist408_xip1E_7_uid137_atan2Test_p8_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1730)@53
    yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist408_xip1E_7_uid137_atan2Test_p8_of_8_q_5_q(3 downto 1));

    -- yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1732)@53
    yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_4CostZeroPaddingA_uid76_atan2Test_q & yip1E_8_uid155_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist393_yip1E_7_uid138_atan2Test_p7_of_8_q_4(DELAY,2911)
    redist393_yip1E_7_uid138_atan2Test_p7_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_7_uid138_atan2Test_p7_of_8_q, xout => redist393_yip1E_7_uid138_atan2Test_p7_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist394_yip1E_7_uid138_atan2Test_p7_of_8_q_5(DELAY,2912)
    redist394_yip1E_7_uid138_atan2Test_p7_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist393_yip1E_7_uid138_atan2Test_p7_of_8_q_4_q, xout => redist394_yip1E_7_uid138_atan2Test_p7_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist395_yip1E_7_uid138_atan2Test_p7_of_8_q_6(DELAY,2913)
    redist395_yip1E_7_uid138_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist394_yip1E_7_uid138_atan2Test_p7_of_8_q_5_q, xout => redist395_yip1E_7_uid138_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1683)@53
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist395_yip1E_7_uid138_atan2Test_p7_of_8_q_6_q(4 downto 4));

    -- yip1E_8_uid155_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,1709)@53
    yip1E_8_uid155_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(redist395_yip1E_7_uid138_atan2Test_p7_of_8_q_6_q(4 downto 0));

    -- yip1E_8_uid155_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1711)@53
    yip1E_8_uid155_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b & yip1E_8_uid155_atan2Test_BitSelect_for_a_tessel6_0_b;

    -- yip1E_8_uid155_atan2Test_p7_of_7(ADDSUB,630)@53 + 1
    yip1E_8_uid155_atan2Test_p7_of_7_s <= redist194_xMSB_uid146_atan2Test_tessel0_0_b_6_q;
    yip1E_8_uid155_atan2Test_p7_of_7_cin <= yip1E_8_uid155_atan2Test_p6_of_7_c;
    yip1E_8_uid155_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => yip1E_8_uid155_atan2Test_BitSelect_for_a_BitJoin_for_h_q(5)) & yip1E_8_uid155_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist194_xMSB_uid146_atan2Test_tessel0_0_b_6_q(0));
    yip1E_8_uid155_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & yip1E_8_uid155_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & yip1E_8_uid155_atan2Test_p7_of_7_cin(0));
    yip1E_8_uid155_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_8_uid155_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_8_uid155_atan2Test_p7_of_7_s = "1") THEN
                    yip1E_8_uid155_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_8_uid155_atan2Test_p7_of_7_a) + SIGNED(yip1E_8_uid155_atan2Test_p7_of_7_b));
                ELSE
                    yip1E_8_uid155_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_8_uid155_atan2Test_p7_of_7_a) - SIGNED(yip1E_8_uid155_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_8_uid155_atan2Test_p7_of_7_q <= yip1E_8_uid155_atan2Test_p7_of_7_o(6 downto 1);

    -- xMSB_uid163_atan2Test_tessel0_0(BITSELECT,1865)@54
    xMSB_uid163_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_8_uid155_atan2Test_p7_of_7_q(3 downto 3));

    -- redist180_xMSB_uid163_atan2Test_tessel0_0_b_1(DELAY,2698)
    redist180_xMSB_uid163_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid163_atan2Test_tessel0_0_b, xout => redist180_xMSB_uid163_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist181_xMSB_uid163_atan2Test_tessel0_0_b_2(DELAY,2699)
    redist181_xMSB_uid163_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist180_xMSB_uid163_atan2Test_tessel0_0_b_1_q, xout => redist181_xMSB_uid163_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist182_xMSB_uid163_atan2Test_tessel0_0_b_3(DELAY,2700)
    redist182_xMSB_uid163_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist181_xMSB_uid163_atan2Test_tessel0_0_b_2_q, xout => redist182_xMSB_uid163_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist183_xMSB_uid163_atan2Test_tessel0_0_b_4(DELAY,2701)
    redist183_xMSB_uid163_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist182_xMSB_uid163_atan2Test_tessel0_0_b_3_q, xout => redist183_xMSB_uid163_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist184_xMSB_uid163_atan2Test_tessel0_0_b_5(DELAY,2702)
    redist184_xMSB_uid163_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist183_xMSB_uid163_atan2Test_tessel0_0_b_4_q, xout => redist184_xMSB_uid163_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist185_xMSB_uid163_atan2Test_tessel0_0_b_6(DELAY,2703)
    redist185_xMSB_uid163_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist184_xMSB_uid163_atan2Test_tessel0_0_b_5_q, xout => redist185_xMSB_uid163_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid153_atan2Test(LOGICAL,152)@47
    invSignOfSelectionSignal_uid153_atan2Test_q <= not (xMSB_uid146_atan2Test_tessel0_0_b);

    -- redist585_invSignOfSelectionSignal_uid153_atan2Test_q_1(DELAY,3103)
    redist585_invSignOfSelectionSignal_uid153_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid153_atan2Test_q, xout => redist585_invSignOfSelectionSignal_uid153_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist586_invSignOfSelectionSignal_uid153_atan2Test_q_2(DELAY,3104)
    redist586_invSignOfSelectionSignal_uid153_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist585_invSignOfSelectionSignal_uid153_atan2Test_q_1_q, xout => redist586_invSignOfSelectionSignal_uid153_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2441)@47
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist402_yip1E_7_uid138_atan2Test_p3_of_8_q_4_q(0 downto 0));
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist402_yip1E_7_uid138_atan2Test_p3_of_8_q_4_q(5 downto 1));

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1664)@47
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist404_yip1E_7_uid138_atan2Test_p2_of_8_q_5_q(5 downto 1));

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1666)@47
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist421_xip1E_7_uid137_atan2Test_p1_of_8_q_6(DELAY,2939)
    redist421_xip1E_7_uid137_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_7_uid137_atan2Test_p1_of_8_q, xout => redist421_xip1E_7_uid137_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_p1_of_8(ADDSUB,608)@47 + 1
    xip1E_8_uid154_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid153_atan2Test_q;
    xip1E_8_uid154_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & redist421_xip1E_7_uid137_atan2Test_p1_of_8_q_6_q);
    xip1E_8_uid154_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    xip1E_8_uid154_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p1_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p1_of_8_a) + UNSIGNED(xip1E_8_uid154_atan2Test_p1_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p1_of_8_a) - UNSIGNED(xip1E_8_uid154_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p1_of_8_c(0) <= xip1E_8_uid154_atan2Test_p1_of_8_o(6);
    xip1E_8_uid154_atan2Test_p1_of_8_q <= xip1E_8_uid154_atan2Test_p1_of_8_o(5 downto 0);

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2442)@48
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist400_yip1E_7_uid138_atan2Test_p4_of_8_q_4_q(0 downto 0));
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist400_yip1E_7_uid138_atan2Test_p4_of_8_q_4_q(5 downto 1));

    -- redist74_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2592)
    redist74_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist74_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1669)@48
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist74_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist420_xip1E_7_uid137_atan2Test_p2_of_8_q_6(DELAY,2938)
    redist420_xip1E_7_uid137_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist419_xip1E_7_uid137_atan2Test_p2_of_8_q_5_q, xout => redist420_xip1E_7_uid137_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_p2_of_8(ADDSUB,609)@48 + 1
    xip1E_8_uid154_atan2Test_p2_of_8_s <= redist585_invSignOfSelectionSignal_uid153_atan2Test_q_1_q;
    xip1E_8_uid154_atan2Test_p2_of_8_cin <= xip1E_8_uid154_atan2Test_p1_of_8_c;
    xip1E_8_uid154_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & redist420_xip1E_7_uid137_atan2Test_p2_of_8_q_6_q) & redist585_invSignOfSelectionSignal_uid153_atan2Test_q_1_q(0);
    xip1E_8_uid154_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & xip1E_8_uid154_atan2Test_p2_of_8_cin(0);
    xip1E_8_uid154_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p2_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p2_of_8_a) + UNSIGNED(xip1E_8_uid154_atan2Test_p2_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p2_of_8_a) - UNSIGNED(xip1E_8_uid154_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p2_of_8_c(0) <= xip1E_8_uid154_atan2Test_p2_of_8_o(7);
    xip1E_8_uid154_atan2Test_p2_of_8_q <= xip1E_8_uid154_atan2Test_p2_of_8_o(6 downto 1);

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2443)@49
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist398_yip1E_7_uid138_atan2Test_p5_of_8_q_4_q(0 downto 0));
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist398_yip1E_7_uid138_atan2Test_p5_of_8_q_4_q(5 downto 1));

    -- redist73_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2591)
    redist73_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist73_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1672)@49
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist73_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist418_xip1E_7_uid137_atan2Test_p3_of_8_q_6(DELAY,2936)
    redist418_xip1E_7_uid137_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist417_xip1E_7_uid137_atan2Test_p3_of_8_q_4_q, xout => redist418_xip1E_7_uid137_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_p3_of_8(ADDSUB,610)@49 + 1
    xip1E_8_uid154_atan2Test_p3_of_8_s <= redist586_invSignOfSelectionSignal_uid153_atan2Test_q_2_q;
    xip1E_8_uid154_atan2Test_p3_of_8_cin <= xip1E_8_uid154_atan2Test_p2_of_8_c;
    xip1E_8_uid154_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & redist418_xip1E_7_uid137_atan2Test_p3_of_8_q_6_q) & redist586_invSignOfSelectionSignal_uid153_atan2Test_q_2_q(0);
    xip1E_8_uid154_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & xip1E_8_uid154_atan2Test_p3_of_8_cin(0);
    xip1E_8_uid154_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p3_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p3_of_8_a) + UNSIGNED(xip1E_8_uid154_atan2Test_p3_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p3_of_8_a) - UNSIGNED(xip1E_8_uid154_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p3_of_8_c(0) <= xip1E_8_uid154_atan2Test_p3_of_8_o(7);
    xip1E_8_uid154_atan2Test_p3_of_8_q <= xip1E_8_uid154_atan2Test_p3_of_8_o(6 downto 1);

    -- redist388_xip1E_8_uid154_atan2Test_p3_of_8_q_4(DELAY,2906)
    redist388_xip1E_8_uid154_atan2Test_p3_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p3_of_8_q, xout => redist388_xip1E_8_uid154_atan2Test_p3_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2450)@54
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist388_xip1E_8_uid154_atan2Test_p3_of_8_q_4_q(1 downto 0));
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist388_xip1E_8_uid154_atan2Test_p3_of_8_q_4_q(5 downto 2));

    -- redist390_xip1E_8_uid154_atan2Test_p2_of_8_q_5(DELAY,2908)
    redist390_xip1E_8_uid154_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p2_of_8_q, xout => redist390_xip1E_8_uid154_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1844)@54
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist390_xip1E_8_uid154_atan2Test_p2_of_8_q_5_q(5 downto 2));

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1846)@54
    yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist377_yip1E_8_uid155_atan2Test_p1_of_7_q_6(DELAY,2895)
    redist377_yip1E_8_uid155_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_p1_of_7_q, xout => redist377_yip1E_8_uid155_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_p1_of_7(ADDSUB,671)@54 + 1
    yip1E_9_uid172_atan2Test_p1_of_7_s <= xMSB_uid163_atan2Test_tessel0_0_b;
    yip1E_9_uid172_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & redist377_yip1E_8_uid155_atan2Test_p1_of_7_q_6_q);
    yip1E_9_uid172_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    yip1E_9_uid172_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_9_uid172_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_9_uid172_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_9_uid172_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_9_uid172_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_9_uid172_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_9_uid172_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_9_uid172_atan2Test_p1_of_7_c(0) <= yip1E_9_uid172_atan2Test_p1_of_7_o(6);
    yip1E_9_uid172_atan2Test_p1_of_7_q <= yip1E_9_uid172_atan2Test_p1_of_7_o(5 downto 0);

    -- redist587_invSignOfSelectionSignal_uid153_atan2Test_q_3(DELAY,3105)
    redist587_invSignOfSelectionSignal_uid153_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist586_invSignOfSelectionSignal_uid153_atan2Test_q_2_q, xout => redist587_invSignOfSelectionSignal_uid153_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2444)@50
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist396_yip1E_7_uid138_atan2Test_p6_of_8_q_4_q(0 downto 0));
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist396_yip1E_7_uid138_atan2Test_p6_of_8_q_4_q(5 downto 1));

    -- redist72_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2590)
    redist72_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist72_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1675)@50
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist72_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist416_xip1E_7_uid137_atan2Test_p4_of_8_q_6(DELAY,2934)
    redist416_xip1E_7_uid137_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist415_xip1E_7_uid137_atan2Test_p4_of_8_q_4_q, xout => redist416_xip1E_7_uid137_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_p4_of_8(ADDSUB,611)@50 + 1
    xip1E_8_uid154_atan2Test_p4_of_8_s <= redist587_invSignOfSelectionSignal_uid153_atan2Test_q_3_q;
    xip1E_8_uid154_atan2Test_p4_of_8_cin <= xip1E_8_uid154_atan2Test_p3_of_8_c;
    xip1E_8_uid154_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & redist416_xip1E_7_uid137_atan2Test_p4_of_8_q_6_q) & redist587_invSignOfSelectionSignal_uid153_atan2Test_q_3_q(0);
    xip1E_8_uid154_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & xip1E_8_uid154_atan2Test_p4_of_8_cin(0);
    xip1E_8_uid154_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p4_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p4_of_8_a) + UNSIGNED(xip1E_8_uid154_atan2Test_p4_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p4_of_8_a) - UNSIGNED(xip1E_8_uid154_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p4_of_8_c(0) <= xip1E_8_uid154_atan2Test_p4_of_8_o(7);
    xip1E_8_uid154_atan2Test_p4_of_8_q <= xip1E_8_uid154_atan2Test_p4_of_8_o(6 downto 1);

    -- redist386_xip1E_8_uid154_atan2Test_p4_of_8_q_4(DELAY,2904)
    redist386_xip1E_8_uid154_atan2Test_p4_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p4_of_8_q, xout => redist386_xip1E_8_uid154_atan2Test_p4_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2451)@55
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist386_xip1E_8_uid154_atan2Test_p4_of_8_q_4_q(1 downto 0));
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist386_xip1E_8_uid154_atan2Test_p4_of_8_q_4_q(5 downto 2));

    -- redist65_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2583)
    redist65_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist65_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1849)@55
    yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist65_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist375_yip1E_8_uid155_atan2Test_p2_of_7_q_5(DELAY,2893)
    redist375_yip1E_8_uid155_atan2Test_p2_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_p2_of_7_q, xout => redist375_yip1E_8_uid155_atan2Test_p2_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist376_yip1E_8_uid155_atan2Test_p2_of_7_q_6(DELAY,2894)
    redist376_yip1E_8_uid155_atan2Test_p2_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist375_yip1E_8_uid155_atan2Test_p2_of_7_q_5_q, xout => redist376_yip1E_8_uid155_atan2Test_p2_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_p2_of_7(ADDSUB,672)@55 + 1
    yip1E_9_uid172_atan2Test_p2_of_7_s <= redist180_xMSB_uid163_atan2Test_tessel0_0_b_1_q;
    yip1E_9_uid172_atan2Test_p2_of_7_cin <= yip1E_9_uid172_atan2Test_p1_of_7_c;
    yip1E_9_uid172_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & redist376_yip1E_8_uid155_atan2Test_p2_of_7_q_6_q) & redist180_xMSB_uid163_atan2Test_tessel0_0_b_1_q(0);
    yip1E_9_uid172_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & yip1E_9_uid172_atan2Test_p2_of_7_cin(0);
    yip1E_9_uid172_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_9_uid172_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_9_uid172_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_9_uid172_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_9_uid172_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_9_uid172_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_9_uid172_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_9_uid172_atan2Test_p2_of_7_c(0) <= yip1E_9_uid172_atan2Test_p2_of_7_o(7);
    yip1E_9_uid172_atan2Test_p2_of_7_q <= yip1E_9_uid172_atan2Test_p2_of_7_o(6 downto 1);

    -- redist588_invSignOfSelectionSignal_uid153_atan2Test_q_4(DELAY,3106)
    redist588_invSignOfSelectionSignal_uid153_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist587_invSignOfSelectionSignal_uid153_atan2Test_q_3_q, xout => redist588_invSignOfSelectionSignal_uid153_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1677)@51
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(redist393_yip1E_7_uid138_atan2Test_p7_of_8_q_4_q(0 downto 0));

    -- redist71_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2589)
    redist71_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist71_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1678)@51
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel4_1_b & redist71_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist414_xip1E_7_uid137_atan2Test_p5_of_8_q_6(DELAY,2932)
    redist414_xip1E_7_uid137_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist413_xip1E_7_uid137_atan2Test_p5_of_8_q_4_q, xout => redist414_xip1E_7_uid137_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_p5_of_8(ADDSUB,612)@51 + 1
    xip1E_8_uid154_atan2Test_p5_of_8_s <= redist588_invSignOfSelectionSignal_uid153_atan2Test_q_4_q;
    xip1E_8_uid154_atan2Test_p5_of_8_cin <= xip1E_8_uid154_atan2Test_p4_of_8_c;
    xip1E_8_uid154_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & redist414_xip1E_7_uid137_atan2Test_p5_of_8_q_6_q) & redist588_invSignOfSelectionSignal_uid153_atan2Test_q_4_q(0);
    xip1E_8_uid154_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & xip1E_8_uid154_atan2Test_p5_of_8_cin(0);
    xip1E_8_uid154_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p5_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p5_of_8_a) + UNSIGNED(xip1E_8_uid154_atan2Test_p5_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p5_of_8_a) - UNSIGNED(xip1E_8_uid154_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p5_of_8_c(0) <= xip1E_8_uid154_atan2Test_p5_of_8_o(7);
    xip1E_8_uid154_atan2Test_p5_of_8_q <= xip1E_8_uid154_atan2Test_p5_of_8_o(6 downto 1);

    -- redist384_xip1E_8_uid154_atan2Test_p5_of_8_q_4(DELAY,2902)
    redist384_xip1E_8_uid154_atan2Test_p5_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p5_of_8_q, xout => redist384_xip1E_8_uid154_atan2Test_p5_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2452)@56
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist384_xip1E_8_uid154_atan2Test_p5_of_8_q_4_q(1 downto 0));
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist384_xip1E_8_uid154_atan2Test_p5_of_8_q_4_q(5 downto 2));

    -- redist64_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2582)
    redist64_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist64_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1852)@56
    yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist64_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist373_yip1E_8_uid155_atan2Test_p3_of_7_q_4(DELAY,2891)
    redist373_yip1E_8_uid155_atan2Test_p3_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_p3_of_7_q, xout => redist373_yip1E_8_uid155_atan2Test_p3_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist374_yip1E_8_uid155_atan2Test_p3_of_7_q_6(DELAY,2892)
    redist374_yip1E_8_uid155_atan2Test_p3_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist373_yip1E_8_uid155_atan2Test_p3_of_7_q_4_q, xout => redist374_yip1E_8_uid155_atan2Test_p3_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_p3_of_7(ADDSUB,673)@56 + 1
    yip1E_9_uid172_atan2Test_p3_of_7_s <= redist181_xMSB_uid163_atan2Test_tessel0_0_b_2_q;
    yip1E_9_uid172_atan2Test_p3_of_7_cin <= yip1E_9_uid172_atan2Test_p2_of_7_c;
    yip1E_9_uid172_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & redist374_yip1E_8_uid155_atan2Test_p3_of_7_q_6_q) & redist181_xMSB_uid163_atan2Test_tessel0_0_b_2_q(0);
    yip1E_9_uid172_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & yip1E_9_uid172_atan2Test_p3_of_7_cin(0);
    yip1E_9_uid172_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_9_uid172_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_9_uid172_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_9_uid172_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_9_uid172_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_9_uid172_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_9_uid172_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_9_uid172_atan2Test_p3_of_7_c(0) <= yip1E_9_uid172_atan2Test_p3_of_7_o(7);
    yip1E_9_uid172_atan2Test_p3_of_7_q <= yip1E_9_uid172_atan2Test_p3_of_7_o(6 downto 1);

    -- redist589_invSignOfSelectionSignal_uid153_atan2Test_q_5(DELAY,3107)
    redist589_invSignOfSelectionSignal_uid153_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist588_invSignOfSelectionSignal_uid153_atan2Test_q_4_q, xout => redist589_invSignOfSelectionSignal_uid153_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1680)@52
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist394_yip1E_7_uid138_atan2Test_p7_of_8_q_5_q(4 downto 4));

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1679)@52
    xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist394_yip1E_7_uid138_atan2Test_p7_of_8_q_5_q(4 downto 1));

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1682)@52
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist412_xip1E_7_uid137_atan2Test_p6_of_8_q_6(DELAY,2930)
    redist412_xip1E_7_uid137_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist411_xip1E_7_uid137_atan2Test_p6_of_8_q_4_q, xout => redist412_xip1E_7_uid137_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_p6_of_8(ADDSUB,613)@52 + 1
    xip1E_8_uid154_atan2Test_p6_of_8_s <= redist589_invSignOfSelectionSignal_uid153_atan2Test_q_5_q;
    xip1E_8_uid154_atan2Test_p6_of_8_cin <= xip1E_8_uid154_atan2Test_p5_of_8_c;
    xip1E_8_uid154_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & redist412_xip1E_7_uid137_atan2Test_p6_of_8_q_6_q) & redist589_invSignOfSelectionSignal_uid153_atan2Test_q_5_q(0);
    xip1E_8_uid154_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_8_uid154_atan2Test_p6_of_8_cin(0);
    xip1E_8_uid154_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p6_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p6_of_8_a) + UNSIGNED(xip1E_8_uid154_atan2Test_p6_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p6_of_8_a) - UNSIGNED(xip1E_8_uid154_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p6_of_8_c(0) <= xip1E_8_uid154_atan2Test_p6_of_8_o(7);
    xip1E_8_uid154_atan2Test_p6_of_8_q <= xip1E_8_uid154_atan2Test_p6_of_8_o(6 downto 1);

    -- redist382_xip1E_8_uid154_atan2Test_p6_of_8_q_4(DELAY,2900)
    redist382_xip1E_8_uid154_atan2Test_p6_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p6_of_8_q, xout => redist382_xip1E_8_uid154_atan2Test_p6_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2453)@57
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist382_xip1E_8_uid154_atan2Test_p6_of_8_q_4_q(1 downto 0));
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist382_xip1E_8_uid154_atan2Test_p6_of_8_q_4_q(5 downto 2));

    -- redist63_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2581)
    redist63_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist63_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1855)@57
    yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist63_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist371_yip1E_8_uid155_atan2Test_p4_of_7_q_4(DELAY,2889)
    redist371_yip1E_8_uid155_atan2Test_p4_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_p4_of_7_q, xout => redist371_yip1E_8_uid155_atan2Test_p4_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist372_yip1E_8_uid155_atan2Test_p4_of_7_q_6(DELAY,2890)
    redist372_yip1E_8_uid155_atan2Test_p4_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist371_yip1E_8_uid155_atan2Test_p4_of_7_q_4_q, xout => redist372_yip1E_8_uid155_atan2Test_p4_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_p4_of_7(ADDSUB,674)@57 + 1
    yip1E_9_uid172_atan2Test_p4_of_7_s <= redist182_xMSB_uid163_atan2Test_tessel0_0_b_3_q;
    yip1E_9_uid172_atan2Test_p4_of_7_cin <= yip1E_9_uid172_atan2Test_p3_of_7_c;
    yip1E_9_uid172_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & redist372_yip1E_8_uid155_atan2Test_p4_of_7_q_6_q) & redist182_xMSB_uid163_atan2Test_tessel0_0_b_3_q(0);
    yip1E_9_uid172_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & yip1E_9_uid172_atan2Test_p4_of_7_cin(0);
    yip1E_9_uid172_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_9_uid172_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_9_uid172_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_9_uid172_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_9_uid172_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_9_uid172_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_9_uid172_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_9_uid172_atan2Test_p4_of_7_c(0) <= yip1E_9_uid172_atan2Test_p4_of_7_o(7);
    yip1E_9_uid172_atan2Test_p4_of_7_q <= yip1E_9_uid172_atan2Test_p4_of_7_o(6 downto 1);

    -- redist590_invSignOfSelectionSignal_uid153_atan2Test_q_6(DELAY,3108)
    redist590_invSignOfSelectionSignal_uid153_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist589_invSignOfSelectionSignal_uid153_atan2Test_q_5_q, xout => redist590_invSignOfSelectionSignal_uid153_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1689)@53
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist410_xip1E_7_uid137_atan2Test_p7_of_8_q_6(DELAY,2928)
    redist410_xip1E_7_uid137_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist409_xip1E_7_uid137_atan2Test_p7_of_8_q_4_q, xout => redist410_xip1E_7_uid137_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_p7_of_8(ADDSUB,614)@53 + 1
    xip1E_8_uid154_atan2Test_p7_of_8_s <= redist590_invSignOfSelectionSignal_uid153_atan2Test_q_6_q;
    xip1E_8_uid154_atan2Test_p7_of_8_cin <= xip1E_8_uid154_atan2Test_p6_of_8_c;
    xip1E_8_uid154_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & redist410_xip1E_7_uid137_atan2Test_p7_of_8_q_6_q) & redist590_invSignOfSelectionSignal_uid153_atan2Test_q_6_q(0);
    xip1E_8_uid154_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_8_uid154_atan2Test_p7_of_8_cin(0);
    xip1E_8_uid154_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p7_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p7_of_8_a) + UNSIGNED(xip1E_8_uid154_atan2Test_p7_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_8_uid154_atan2Test_p7_of_8_a) - UNSIGNED(xip1E_8_uid154_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p7_of_8_c(0) <= xip1E_8_uid154_atan2Test_p7_of_8_o(7);
    xip1E_8_uid154_atan2Test_p7_of_8_q <= xip1E_8_uid154_atan2Test_p7_of_8_o(6 downto 1);

    -- redist380_xip1E_8_uid154_atan2Test_p7_of_8_q_4(DELAY,2898)
    redist380_xip1E_8_uid154_atan2Test_p7_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p7_of_8_q, xout => redist380_xip1E_8_uid154_atan2Test_p7_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select(BITSELECT,2454)@58
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist380_xip1E_8_uid154_atan2Test_p7_of_8_q_4_q(1 downto 0));
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist380_xip1E_8_uid154_atan2Test_p7_of_8_q_4_q(5 downto 2));

    -- redist62_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2580)
    redist62_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist62_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1858)@58
    yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b & redist62_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist369_yip1E_8_uid155_atan2Test_p5_of_7_q_4(DELAY,2887)
    redist369_yip1E_8_uid155_atan2Test_p5_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_p5_of_7_q, xout => redist369_yip1E_8_uid155_atan2Test_p5_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist370_yip1E_8_uid155_atan2Test_p5_of_7_q_6(DELAY,2888)
    redist370_yip1E_8_uid155_atan2Test_p5_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist369_yip1E_8_uid155_atan2Test_p5_of_7_q_4_q, xout => redist370_yip1E_8_uid155_atan2Test_p5_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_p5_of_7(ADDSUB,675)@58 + 1
    yip1E_9_uid172_atan2Test_p5_of_7_s <= redist183_xMSB_uid163_atan2Test_tessel0_0_b_4_q;
    yip1E_9_uid172_atan2Test_p5_of_7_cin <= yip1E_9_uid172_atan2Test_p4_of_7_c;
    yip1E_9_uid172_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & redist370_yip1E_8_uid155_atan2Test_p5_of_7_q_6_q) & redist183_xMSB_uid163_atan2Test_tessel0_0_b_4_q(0);
    yip1E_9_uid172_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & yip1E_9_uid172_atan2Test_p5_of_7_cin(0);
    yip1E_9_uid172_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_9_uid172_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_9_uid172_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_9_uid172_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_9_uid172_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_9_uid172_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_9_uid172_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_9_uid172_atan2Test_p5_of_7_c(0) <= yip1E_9_uid172_atan2Test_p5_of_7_o(7);
    yip1E_9_uid172_atan2Test_p5_of_7_q <= yip1E_9_uid172_atan2Test_p5_of_7_o(6 downto 1);

    -- redist591_invSignOfSelectionSignal_uid153_atan2Test_q_7(DELAY,3109)
    redist591_invSignOfSelectionSignal_uid153_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist590_invSignOfSelectionSignal_uid153_atan2Test_q_6_q, xout => redist591_invSignOfSelectionSignal_uid153_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1(DELAY,2713)
    redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel6_0_b, xout => redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,1696)@54
    xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q & redist195_xip1E_8_uid154_atan2Test_BitSelect_for_b_tessel7_5_b_1_q;

    -- xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,1661)@53
    xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(redist408_xip1E_7_uid137_atan2Test_p8_of_8_q_5_q(3 downto 0));

    -- redist201_xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b_1(DELAY,2719)
    redist201_xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist201_xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_8_uid154_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,1663)@54
    xip1E_8_uid154_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist201_xip1E_8_uid154_atan2Test_BitSelect_for_a_tessel7_0_b_1_q;

    -- xip1E_8_uid154_atan2Test_p8_of_8(ADDSUB,615)@54 + 1
    xip1E_8_uid154_atan2Test_p8_of_8_s <= redist591_invSignOfSelectionSignal_uid153_atan2Test_q_7_q;
    xip1E_8_uid154_atan2Test_p8_of_8_cin <= xip1E_8_uid154_atan2Test_p7_of_8_c;
    xip1E_8_uid154_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_8_uid154_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist591_invSignOfSelectionSignal_uid153_atan2Test_q_7_q(0));
    xip1E_8_uid154_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_i_q(5)) & xip1E_8_uid154_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & xip1E_8_uid154_atan2Test_p8_of_8_cin(0));
    xip1E_8_uid154_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_8_uid154_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_8_uid154_atan2Test_p8_of_8_s = "1") THEN
                    xip1E_8_uid154_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_8_uid154_atan2Test_p8_of_8_a) + SIGNED(xip1E_8_uid154_atan2Test_p8_of_8_b));
                ELSE
                    xip1E_8_uid154_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_8_uid154_atan2Test_p8_of_8_a) - SIGNED(xip1E_8_uid154_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_8_uid154_atan2Test_p8_of_8_q <= xip1E_8_uid154_atan2Test_p8_of_8_o(6 downto 1);

    -- redist378_xip1E_8_uid154_atan2Test_p8_of_8_q_4(DELAY,2896)
    redist378_xip1E_8_uid154_atan2Test_p8_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p8_of_8_q, xout => redist378_xip1E_8_uid154_atan2Test_p8_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1860)@59
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist378_xip1E_8_uid154_atan2Test_p8_of_8_q_4_q(1 downto 0));

    -- redist61_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1(DELAY,2579)
    redist61_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c, xout => redist61_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1861)@59
    yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel5_1_b & redist61_yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q;

    -- redist367_yip1E_8_uid155_atan2Test_p6_of_7_q_4(DELAY,2885)
    redist367_yip1E_8_uid155_atan2Test_p6_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_p6_of_7_q, xout => redist367_yip1E_8_uid155_atan2Test_p6_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist368_yip1E_8_uid155_atan2Test_p6_of_7_q_6(DELAY,2886)
    redist368_yip1E_8_uid155_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist367_yip1E_8_uid155_atan2Test_p6_of_7_q_4_q, xout => redist368_yip1E_8_uid155_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_p6_of_7(ADDSUB,676)@59 + 1
    yip1E_9_uid172_atan2Test_p6_of_7_s <= redist184_xMSB_uid163_atan2Test_tessel0_0_b_5_q;
    yip1E_9_uid172_atan2Test_p6_of_7_cin <= yip1E_9_uid172_atan2Test_p5_of_7_c;
    yip1E_9_uid172_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & redist368_yip1E_8_uid155_atan2Test_p6_of_7_q_6_q) & redist184_xMSB_uid163_atan2Test_tessel0_0_b_5_q(0);
    yip1E_9_uid172_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_9_uid172_atan2Test_p6_of_7_cin(0);
    yip1E_9_uid172_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_9_uid172_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_9_uid172_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_9_uid172_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_9_uid172_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_9_uid172_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_9_uid172_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_9_uid172_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_9_uid172_atan2Test_p6_of_7_c(0) <= yip1E_9_uid172_atan2Test_p6_of_7_o(7);
    yip1E_9_uid172_atan2Test_p6_of_7_q <= yip1E_9_uid172_atan2Test_p6_of_7_o(6 downto 1);

    -- redist379_xip1E_8_uid154_atan2Test_p8_of_8_q_5(DELAY,2897)
    redist379_xip1E_8_uid154_atan2Test_p8_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist378_xip1E_8_uid154_atan2Test_p8_of_8_q_4_q, xout => redist379_xip1E_8_uid154_atan2Test_p8_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1862)@60
    yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist379_xip1E_8_uid154_atan2Test_p8_of_8_q_5_q(3 downto 2));

    -- yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1864)@60
    yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_4CostZeroPaddingA_uid76_atan2Test_q & yip1E_9_uid172_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist363_yip1E_8_uid155_atan2Test_p7_of_7_q_4(DELAY,2881)
    redist363_yip1E_8_uid155_atan2Test_p7_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_8_uid155_atan2Test_p7_of_7_q, xout => redist363_yip1E_8_uid155_atan2Test_p7_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist364_yip1E_8_uid155_atan2Test_p7_of_7_q_5(DELAY,2882)
    redist364_yip1E_8_uid155_atan2Test_p7_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist363_yip1E_8_uid155_atan2Test_p7_of_7_q_4_q, xout => redist364_yip1E_8_uid155_atan2Test_p7_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist365_yip1E_8_uid155_atan2Test_p7_of_7_q_6(DELAY,2883)
    redist365_yip1E_8_uid155_atan2Test_p7_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist364_yip1E_8_uid155_atan2Test_p7_of_7_q_5_q, xout => redist365_yip1E_8_uid155_atan2Test_p7_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1815)@60
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist365_yip1E_8_uid155_atan2Test_p7_of_7_q_6_q(3 downto 3));

    -- yip1E_9_uid172_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,1841)@60
    yip1E_9_uid172_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(redist365_yip1E_8_uid155_atan2Test_p7_of_7_q_6_q(3 downto 0));

    -- yip1E_9_uid172_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1843)@60
    yip1E_9_uid172_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b & yip1E_9_uid172_atan2Test_BitSelect_for_a_tessel6_0_b;

    -- yip1E_9_uid172_atan2Test_p7_of_7(ADDSUB,677)@60 + 1
    yip1E_9_uid172_atan2Test_p7_of_7_s <= redist185_xMSB_uid163_atan2Test_tessel0_0_b_6_q;
    yip1E_9_uid172_atan2Test_p7_of_7_cin <= yip1E_9_uid172_atan2Test_p6_of_7_c;
    yip1E_9_uid172_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((5 downto 5 => yip1E_9_uid172_atan2Test_BitSelect_for_a_BitJoin_for_h_q(4)) & yip1E_9_uid172_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist185_xMSB_uid163_atan2Test_tessel0_0_b_6_q(0));
    yip1E_9_uid172_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & yip1E_9_uid172_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & yip1E_9_uid172_atan2Test_p7_of_7_cin(0));
    yip1E_9_uid172_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_9_uid172_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_9_uid172_atan2Test_p7_of_7_s = "1") THEN
                    yip1E_9_uid172_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_9_uid172_atan2Test_p7_of_7_a) + SIGNED(yip1E_9_uid172_atan2Test_p7_of_7_b));
                ELSE
                    yip1E_9_uid172_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_9_uid172_atan2Test_p7_of_7_a) - SIGNED(yip1E_9_uid172_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_9_uid172_atan2Test_p7_of_7_q <= yip1E_9_uid172_atan2Test_p7_of_7_o(5 downto 1);

    -- xMSB_uid180_atan2Test_tessel0_0(BITSELECT,2000)@61
    xMSB_uid180_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_9_uid172_atan2Test_p7_of_7_q(2 downto 2));

    -- redist172_xMSB_uid180_atan2Test_tessel0_0_b_1(DELAY,2690)
    redist172_xMSB_uid180_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid180_atan2Test_tessel0_0_b, xout => redist172_xMSB_uid180_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist173_xMSB_uid180_atan2Test_tessel0_0_b_2(DELAY,2691)
    redist173_xMSB_uid180_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist172_xMSB_uid180_atan2Test_tessel0_0_b_1_q, xout => redist173_xMSB_uid180_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist174_xMSB_uid180_atan2Test_tessel0_0_b_3(DELAY,2692)
    redist174_xMSB_uid180_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist173_xMSB_uid180_atan2Test_tessel0_0_b_2_q, xout => redist174_xMSB_uid180_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist175_xMSB_uid180_atan2Test_tessel0_0_b_4(DELAY,2693)
    redist175_xMSB_uid180_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist174_xMSB_uid180_atan2Test_tessel0_0_b_3_q, xout => redist175_xMSB_uid180_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist176_xMSB_uid180_atan2Test_tessel0_0_b_5(DELAY,2694)
    redist176_xMSB_uid180_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist175_xMSB_uid180_atan2Test_tessel0_0_b_4_q, xout => redist176_xMSB_uid180_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist177_xMSB_uid180_atan2Test_tessel0_0_b_6(DELAY,2695)
    redist177_xMSB_uid180_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist176_xMSB_uid180_atan2Test_tessel0_0_b_5_q, xout => redist177_xMSB_uid180_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid170_atan2Test(LOGICAL,169)@54
    invSignOfSelectionSignal_uid170_atan2Test_q <= not (xMSB_uid163_atan2Test_tessel0_0_b);

    -- redist571_invSignOfSelectionSignal_uid170_atan2Test_q_1(DELAY,3089)
    redist571_invSignOfSelectionSignal_uid170_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid170_atan2Test_q, xout => redist571_invSignOfSelectionSignal_uid170_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist572_invSignOfSelectionSignal_uid170_atan2Test_q_2(DELAY,3090)
    redist572_invSignOfSelectionSignal_uid170_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist571_invSignOfSelectionSignal_uid170_atan2Test_q_1_q, xout => redist572_invSignOfSelectionSignal_uid170_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2455)@54
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist373_yip1E_8_uid155_atan2Test_p3_of_7_q_4_q(1 downto 0));
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist373_yip1E_8_uid155_atan2Test_p3_of_7_q_4_q(5 downto 2));

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1794)@54
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist375_yip1E_8_uid155_atan2Test_p2_of_7_q_5_q(5 downto 2));

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1796)@54
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist392_xip1E_8_uid154_atan2Test_p1_of_8_q_6(DELAY,2910)
    redist392_xip1E_8_uid154_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_8_uid154_atan2Test_p1_of_8_q, xout => redist392_xip1E_8_uid154_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_p1_of_8(ADDSUB,655)@54 + 1
    xip1E_9_uid171_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid170_atan2Test_q;
    xip1E_9_uid171_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & redist392_xip1E_8_uid154_atan2Test_p1_of_8_q_6_q);
    xip1E_9_uid171_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    xip1E_9_uid171_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p1_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p1_of_8_a) + UNSIGNED(xip1E_9_uid171_atan2Test_p1_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p1_of_8_a) - UNSIGNED(xip1E_9_uid171_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p1_of_8_c(0) <= xip1E_9_uid171_atan2Test_p1_of_8_o(6);
    xip1E_9_uid171_atan2Test_p1_of_8_q <= xip1E_9_uid171_atan2Test_p1_of_8_o(5 downto 0);

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2456)@55
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist371_yip1E_8_uid155_atan2Test_p4_of_7_q_4_q(1 downto 0));
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist371_yip1E_8_uid155_atan2Test_p4_of_7_q_4_q(5 downto 2));

    -- redist60_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2578)
    redist60_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist60_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1799)@55
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist60_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist391_xip1E_8_uid154_atan2Test_p2_of_8_q_6(DELAY,2909)
    redist391_xip1E_8_uid154_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist390_xip1E_8_uid154_atan2Test_p2_of_8_q_5_q, xout => redist391_xip1E_8_uid154_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_p2_of_8(ADDSUB,656)@55 + 1
    xip1E_9_uid171_atan2Test_p2_of_8_s <= redist571_invSignOfSelectionSignal_uid170_atan2Test_q_1_q;
    xip1E_9_uid171_atan2Test_p2_of_8_cin <= xip1E_9_uid171_atan2Test_p1_of_8_c;
    xip1E_9_uid171_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & redist391_xip1E_8_uid154_atan2Test_p2_of_8_q_6_q) & redist571_invSignOfSelectionSignal_uid170_atan2Test_q_1_q(0);
    xip1E_9_uid171_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & xip1E_9_uid171_atan2Test_p2_of_8_cin(0);
    xip1E_9_uid171_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p2_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p2_of_8_a) + UNSIGNED(xip1E_9_uid171_atan2Test_p2_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p2_of_8_a) - UNSIGNED(xip1E_9_uid171_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p2_of_8_c(0) <= xip1E_9_uid171_atan2Test_p2_of_8_o(7);
    xip1E_9_uid171_atan2Test_p2_of_8_q <= xip1E_9_uid171_atan2Test_p2_of_8_o(6 downto 1);

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2457)@56
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist369_yip1E_8_uid155_atan2Test_p5_of_7_q_4_q(1 downto 0));
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist369_yip1E_8_uid155_atan2Test_p5_of_7_q_4_q(5 downto 2));

    -- redist59_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2577)
    redist59_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist59_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1802)@56
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist59_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist389_xip1E_8_uid154_atan2Test_p3_of_8_q_6(DELAY,2907)
    redist389_xip1E_8_uid154_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist388_xip1E_8_uid154_atan2Test_p3_of_8_q_4_q, xout => redist389_xip1E_8_uid154_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_p3_of_8(ADDSUB,657)@56 + 1
    xip1E_9_uid171_atan2Test_p3_of_8_s <= redist572_invSignOfSelectionSignal_uid170_atan2Test_q_2_q;
    xip1E_9_uid171_atan2Test_p3_of_8_cin <= xip1E_9_uid171_atan2Test_p2_of_8_c;
    xip1E_9_uid171_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & redist389_xip1E_8_uid154_atan2Test_p3_of_8_q_6_q) & redist572_invSignOfSelectionSignal_uid170_atan2Test_q_2_q(0);
    xip1E_9_uid171_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & xip1E_9_uid171_atan2Test_p3_of_8_cin(0);
    xip1E_9_uid171_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p3_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p3_of_8_a) + UNSIGNED(xip1E_9_uid171_atan2Test_p3_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p3_of_8_a) - UNSIGNED(xip1E_9_uid171_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p3_of_8_c(0) <= xip1E_9_uid171_atan2Test_p3_of_8_o(7);
    xip1E_9_uid171_atan2Test_p3_of_8_q <= xip1E_9_uid171_atan2Test_p3_of_8_o(6 downto 1);

    -- redist358_xip1E_9_uid171_atan2Test_p3_of_8_q_4(DELAY,2876)
    redist358_xip1E_9_uid171_atan2Test_p3_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p3_of_8_q, xout => redist358_xip1E_9_uid171_atan2Test_p3_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2465)@61
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist358_xip1E_9_uid171_atan2Test_p3_of_8_q_4_q(2 downto 0));
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist358_xip1E_9_uid171_atan2Test_p3_of_8_q_4_q(5 downto 3));

    -- redist360_xip1E_9_uid171_atan2Test_p2_of_8_q_5(DELAY,2878)
    redist360_xip1E_9_uid171_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p2_of_8_q, xout => redist360_xip1E_9_uid171_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1979)@61
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist360_xip1E_9_uid171_atan2Test_p2_of_8_q_5_q(5 downto 3));

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1981)@61
    yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist348_yip1E_9_uid172_atan2Test_p1_of_7_q_6(DELAY,2866)
    redist348_yip1E_9_uid172_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_p1_of_7_q, xout => redist348_yip1E_9_uid172_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_p1_of_7(ADDSUB,718)@61 + 1
    yip1E_10_uid189_atan2Test_p1_of_7_s <= xMSB_uid180_atan2Test_tessel0_0_b;
    yip1E_10_uid189_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & redist348_yip1E_9_uid172_atan2Test_p1_of_7_q_6_q);
    yip1E_10_uid189_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    yip1E_10_uid189_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_10_uid189_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_10_uid189_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_10_uid189_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_10_uid189_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_10_uid189_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_10_uid189_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_10_uid189_atan2Test_p1_of_7_c(0) <= yip1E_10_uid189_atan2Test_p1_of_7_o(6);
    yip1E_10_uid189_atan2Test_p1_of_7_q <= yip1E_10_uid189_atan2Test_p1_of_7_o(5 downto 0);

    -- redist573_invSignOfSelectionSignal_uid170_atan2Test_q_3(DELAY,3091)
    redist573_invSignOfSelectionSignal_uid170_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist572_invSignOfSelectionSignal_uid170_atan2Test_q_2_q, xout => redist573_invSignOfSelectionSignal_uid170_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2458)@57
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist367_yip1E_8_uid155_atan2Test_p6_of_7_q_4_q(1 downto 0));
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist367_yip1E_8_uid155_atan2Test_p6_of_7_q_4_q(5 downto 2));

    -- redist58_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2576)
    redist58_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist58_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1805)@57
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist58_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist387_xip1E_8_uid154_atan2Test_p4_of_8_q_6(DELAY,2905)
    redist387_xip1E_8_uid154_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist386_xip1E_8_uid154_atan2Test_p4_of_8_q_4_q, xout => redist387_xip1E_8_uid154_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_p4_of_8(ADDSUB,658)@57 + 1
    xip1E_9_uid171_atan2Test_p4_of_8_s <= redist573_invSignOfSelectionSignal_uid170_atan2Test_q_3_q;
    xip1E_9_uid171_atan2Test_p4_of_8_cin <= xip1E_9_uid171_atan2Test_p3_of_8_c;
    xip1E_9_uid171_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & redist387_xip1E_8_uid154_atan2Test_p4_of_8_q_6_q) & redist573_invSignOfSelectionSignal_uid170_atan2Test_q_3_q(0);
    xip1E_9_uid171_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & xip1E_9_uid171_atan2Test_p4_of_8_cin(0);
    xip1E_9_uid171_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p4_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p4_of_8_a) + UNSIGNED(xip1E_9_uid171_atan2Test_p4_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p4_of_8_a) - UNSIGNED(xip1E_9_uid171_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p4_of_8_c(0) <= xip1E_9_uid171_atan2Test_p4_of_8_o(7);
    xip1E_9_uid171_atan2Test_p4_of_8_q <= xip1E_9_uid171_atan2Test_p4_of_8_o(6 downto 1);

    -- redist356_xip1E_9_uid171_atan2Test_p4_of_8_q_4(DELAY,2874)
    redist356_xip1E_9_uid171_atan2Test_p4_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p4_of_8_q, xout => redist356_xip1E_9_uid171_atan2Test_p4_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2466)@62
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist356_xip1E_9_uid171_atan2Test_p4_of_8_q_4_q(2 downto 0));
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist356_xip1E_9_uid171_atan2Test_p4_of_8_q_4_q(5 downto 3));

    -- redist50_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2568)
    redist50_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist50_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1984)@62
    yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist50_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist346_yip1E_9_uid172_atan2Test_p2_of_7_q_5(DELAY,2864)
    redist346_yip1E_9_uid172_atan2Test_p2_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_p2_of_7_q, xout => redist346_yip1E_9_uid172_atan2Test_p2_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist347_yip1E_9_uid172_atan2Test_p2_of_7_q_6(DELAY,2865)
    redist347_yip1E_9_uid172_atan2Test_p2_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist346_yip1E_9_uid172_atan2Test_p2_of_7_q_5_q, xout => redist347_yip1E_9_uid172_atan2Test_p2_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_p2_of_7(ADDSUB,719)@62 + 1
    yip1E_10_uid189_atan2Test_p2_of_7_s <= redist172_xMSB_uid180_atan2Test_tessel0_0_b_1_q;
    yip1E_10_uid189_atan2Test_p2_of_7_cin <= yip1E_10_uid189_atan2Test_p1_of_7_c;
    yip1E_10_uid189_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & redist347_yip1E_9_uid172_atan2Test_p2_of_7_q_6_q) & redist172_xMSB_uid180_atan2Test_tessel0_0_b_1_q(0);
    yip1E_10_uid189_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & yip1E_10_uid189_atan2Test_p2_of_7_cin(0);
    yip1E_10_uid189_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_10_uid189_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_10_uid189_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_10_uid189_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_10_uid189_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_10_uid189_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_10_uid189_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_10_uid189_atan2Test_p2_of_7_c(0) <= yip1E_10_uid189_atan2Test_p2_of_7_o(7);
    yip1E_10_uid189_atan2Test_p2_of_7_q <= yip1E_10_uid189_atan2Test_p2_of_7_o(6 downto 1);

    -- redist574_invSignOfSelectionSignal_uid170_atan2Test_q_4(DELAY,3092)
    redist574_invSignOfSelectionSignal_uid170_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist573_invSignOfSelectionSignal_uid170_atan2Test_q_3_q, xout => redist574_invSignOfSelectionSignal_uid170_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1807)@58
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(redist363_yip1E_8_uid155_atan2Test_p7_of_7_q_4_q(1 downto 0));

    -- redist57_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2575)
    redist57_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist57_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1808)@58
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel4_1_b & redist57_xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist385_xip1E_8_uid154_atan2Test_p5_of_8_q_6(DELAY,2903)
    redist385_xip1E_8_uid154_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist384_xip1E_8_uid154_atan2Test_p5_of_8_q_4_q, xout => redist385_xip1E_8_uid154_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_p5_of_8(ADDSUB,659)@58 + 1
    xip1E_9_uid171_atan2Test_p5_of_8_s <= redist574_invSignOfSelectionSignal_uid170_atan2Test_q_4_q;
    xip1E_9_uid171_atan2Test_p5_of_8_cin <= xip1E_9_uid171_atan2Test_p4_of_8_c;
    xip1E_9_uid171_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & redist385_xip1E_8_uid154_atan2Test_p5_of_8_q_6_q) & redist574_invSignOfSelectionSignal_uid170_atan2Test_q_4_q(0);
    xip1E_9_uid171_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & xip1E_9_uid171_atan2Test_p5_of_8_cin(0);
    xip1E_9_uid171_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p5_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p5_of_8_a) + UNSIGNED(xip1E_9_uid171_atan2Test_p5_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p5_of_8_a) - UNSIGNED(xip1E_9_uid171_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p5_of_8_c(0) <= xip1E_9_uid171_atan2Test_p5_of_8_o(7);
    xip1E_9_uid171_atan2Test_p5_of_8_q <= xip1E_9_uid171_atan2Test_p5_of_8_o(6 downto 1);

    -- redist354_xip1E_9_uid171_atan2Test_p5_of_8_q_4(DELAY,2872)
    redist354_xip1E_9_uid171_atan2Test_p5_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p5_of_8_q, xout => redist354_xip1E_9_uid171_atan2Test_p5_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2467)@63
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist354_xip1E_9_uid171_atan2Test_p5_of_8_q_4_q(2 downto 0));
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist354_xip1E_9_uid171_atan2Test_p5_of_8_q_4_q(5 downto 3));

    -- redist49_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2567)
    redist49_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist49_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1987)@63
    yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist49_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist344_yip1E_9_uid172_atan2Test_p3_of_7_q_4(DELAY,2862)
    redist344_yip1E_9_uid172_atan2Test_p3_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_p3_of_7_q, xout => redist344_yip1E_9_uid172_atan2Test_p3_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist345_yip1E_9_uid172_atan2Test_p3_of_7_q_6(DELAY,2863)
    redist345_yip1E_9_uid172_atan2Test_p3_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist344_yip1E_9_uid172_atan2Test_p3_of_7_q_4_q, xout => redist345_yip1E_9_uid172_atan2Test_p3_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_p3_of_7(ADDSUB,720)@63 + 1
    yip1E_10_uid189_atan2Test_p3_of_7_s <= redist173_xMSB_uid180_atan2Test_tessel0_0_b_2_q;
    yip1E_10_uid189_atan2Test_p3_of_7_cin <= yip1E_10_uid189_atan2Test_p2_of_7_c;
    yip1E_10_uid189_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & redist345_yip1E_9_uid172_atan2Test_p3_of_7_q_6_q) & redist173_xMSB_uid180_atan2Test_tessel0_0_b_2_q(0);
    yip1E_10_uid189_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & yip1E_10_uid189_atan2Test_p3_of_7_cin(0);
    yip1E_10_uid189_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_10_uid189_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_10_uid189_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_10_uid189_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_10_uid189_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_10_uid189_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_10_uid189_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_10_uid189_atan2Test_p3_of_7_c(0) <= yip1E_10_uid189_atan2Test_p3_of_7_o(7);
    yip1E_10_uid189_atan2Test_p3_of_7_q <= yip1E_10_uid189_atan2Test_p3_of_7_o(6 downto 1);

    -- redist575_invSignOfSelectionSignal_uid170_atan2Test_q_5(DELAY,3093)
    redist575_invSignOfSelectionSignal_uid170_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist574_invSignOfSelectionSignal_uid170_atan2Test_q_4_q, xout => redist575_invSignOfSelectionSignal_uid170_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1810)@59
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist364_yip1E_8_uid155_atan2Test_p7_of_7_q_5_q(3 downto 3));

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1809)@59
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist364_yip1E_8_uid155_atan2Test_p7_of_7_q_5_q(3 downto 2));

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1814)@59
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_1_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist383_xip1E_8_uid154_atan2Test_p6_of_8_q_6(DELAY,2901)
    redist383_xip1E_8_uid154_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist382_xip1E_8_uid154_atan2Test_p6_of_8_q_4_q, xout => redist383_xip1E_8_uid154_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_p6_of_8(ADDSUB,660)@59 + 1
    xip1E_9_uid171_atan2Test_p6_of_8_s <= redist575_invSignOfSelectionSignal_uid170_atan2Test_q_5_q;
    xip1E_9_uid171_atan2Test_p6_of_8_cin <= xip1E_9_uid171_atan2Test_p5_of_8_c;
    xip1E_9_uid171_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & redist383_xip1E_8_uid154_atan2Test_p6_of_8_q_6_q) & redist575_invSignOfSelectionSignal_uid170_atan2Test_q_5_q(0);
    xip1E_9_uid171_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_9_uid171_atan2Test_p6_of_8_cin(0);
    xip1E_9_uid171_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p6_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p6_of_8_a) + UNSIGNED(xip1E_9_uid171_atan2Test_p6_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p6_of_8_a) - UNSIGNED(xip1E_9_uid171_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p6_of_8_c(0) <= xip1E_9_uid171_atan2Test_p6_of_8_o(7);
    xip1E_9_uid171_atan2Test_p6_of_8_q <= xip1E_9_uid171_atan2Test_p6_of_8_o(6 downto 1);

    -- redist352_xip1E_9_uid171_atan2Test_p6_of_8_q_4(DELAY,2870)
    redist352_xip1E_9_uid171_atan2Test_p6_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p6_of_8_q, xout => redist352_xip1E_9_uid171_atan2Test_p6_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2468)@64
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist352_xip1E_9_uid171_atan2Test_p6_of_8_q_4_q(2 downto 0));
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist352_xip1E_9_uid171_atan2Test_p6_of_8_q_4_q(5 downto 3));

    -- redist48_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2566)
    redist48_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist48_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1990)@64
    yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist48_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist342_yip1E_9_uid172_atan2Test_p4_of_7_q_4(DELAY,2860)
    redist342_yip1E_9_uid172_atan2Test_p4_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_p4_of_7_q, xout => redist342_yip1E_9_uid172_atan2Test_p4_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist343_yip1E_9_uid172_atan2Test_p4_of_7_q_6(DELAY,2861)
    redist343_yip1E_9_uid172_atan2Test_p4_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist342_yip1E_9_uid172_atan2Test_p4_of_7_q_4_q, xout => redist343_yip1E_9_uid172_atan2Test_p4_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_p4_of_7(ADDSUB,721)@64 + 1
    yip1E_10_uid189_atan2Test_p4_of_7_s <= redist174_xMSB_uid180_atan2Test_tessel0_0_b_3_q;
    yip1E_10_uid189_atan2Test_p4_of_7_cin <= yip1E_10_uid189_atan2Test_p3_of_7_c;
    yip1E_10_uid189_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & redist343_yip1E_9_uid172_atan2Test_p4_of_7_q_6_q) & redist174_xMSB_uid180_atan2Test_tessel0_0_b_3_q(0);
    yip1E_10_uid189_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & yip1E_10_uid189_atan2Test_p4_of_7_cin(0);
    yip1E_10_uid189_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_10_uid189_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_10_uid189_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_10_uid189_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_10_uid189_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_10_uid189_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_10_uid189_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_10_uid189_atan2Test_p4_of_7_c(0) <= yip1E_10_uid189_atan2Test_p4_of_7_o(7);
    yip1E_10_uid189_atan2Test_p4_of_7_q <= yip1E_10_uid189_atan2Test_p4_of_7_o(6 downto 1);

    -- redist576_invSignOfSelectionSignal_uid170_atan2Test_q_6(DELAY,3094)
    redist576_invSignOfSelectionSignal_uid170_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist575_invSignOfSelectionSignal_uid170_atan2Test_q_5_q, xout => redist576_invSignOfSelectionSignal_uid170_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1821)@60
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist381_xip1E_8_uid154_atan2Test_p7_of_8_q_6(DELAY,2899)
    redist381_xip1E_8_uid154_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist380_xip1E_8_uid154_atan2Test_p7_of_8_q_4_q, xout => redist381_xip1E_8_uid154_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_p7_of_8(ADDSUB,661)@60 + 1
    xip1E_9_uid171_atan2Test_p7_of_8_s <= redist576_invSignOfSelectionSignal_uid170_atan2Test_q_6_q;
    xip1E_9_uid171_atan2Test_p7_of_8_cin <= xip1E_9_uid171_atan2Test_p6_of_8_c;
    xip1E_9_uid171_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & redist381_xip1E_8_uid154_atan2Test_p7_of_8_q_6_q) & redist576_invSignOfSelectionSignal_uid170_atan2Test_q_6_q(0);
    xip1E_9_uid171_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_9_uid171_atan2Test_p7_of_8_cin(0);
    xip1E_9_uid171_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p7_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p7_of_8_a) + UNSIGNED(xip1E_9_uid171_atan2Test_p7_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_9_uid171_atan2Test_p7_of_8_a) - UNSIGNED(xip1E_9_uid171_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p7_of_8_c(0) <= xip1E_9_uid171_atan2Test_p7_of_8_o(7);
    xip1E_9_uid171_atan2Test_p7_of_8_q <= xip1E_9_uid171_atan2Test_p7_of_8_o(6 downto 1);

    -- redist350_xip1E_9_uid171_atan2Test_p7_of_8_q_4(DELAY,2868)
    redist350_xip1E_9_uid171_atan2Test_p7_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p7_of_8_q, xout => redist350_xip1E_9_uid171_atan2Test_p7_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select(BITSELECT,2469)@65
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist350_xip1E_9_uid171_atan2Test_p7_of_8_q_4_q(2 downto 0));
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist350_xip1E_9_uid171_atan2Test_p7_of_8_q_4_q(5 downto 3));

    -- redist47_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2565)
    redist47_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist47_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1993)@65
    yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b & redist47_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist340_yip1E_9_uid172_atan2Test_p5_of_7_q_4(DELAY,2858)
    redist340_yip1E_9_uid172_atan2Test_p5_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_p5_of_7_q, xout => redist340_yip1E_9_uid172_atan2Test_p5_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist341_yip1E_9_uid172_atan2Test_p5_of_7_q_6(DELAY,2859)
    redist341_yip1E_9_uid172_atan2Test_p5_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist340_yip1E_9_uid172_atan2Test_p5_of_7_q_4_q, xout => redist341_yip1E_9_uid172_atan2Test_p5_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_p5_of_7(ADDSUB,722)@65 + 1
    yip1E_10_uid189_atan2Test_p5_of_7_s <= redist175_xMSB_uid180_atan2Test_tessel0_0_b_4_q;
    yip1E_10_uid189_atan2Test_p5_of_7_cin <= yip1E_10_uid189_atan2Test_p4_of_7_c;
    yip1E_10_uid189_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & redist341_yip1E_9_uid172_atan2Test_p5_of_7_q_6_q) & redist175_xMSB_uid180_atan2Test_tessel0_0_b_4_q(0);
    yip1E_10_uid189_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & yip1E_10_uid189_atan2Test_p5_of_7_cin(0);
    yip1E_10_uid189_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_10_uid189_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_10_uid189_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_10_uid189_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_10_uid189_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_10_uid189_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_10_uid189_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_10_uid189_atan2Test_p5_of_7_c(0) <= yip1E_10_uid189_atan2Test_p5_of_7_o(7);
    yip1E_10_uid189_atan2Test_p5_of_7_q <= yip1E_10_uid189_atan2Test_p5_of_7_o(6 downto 1);

    -- redist577_invSignOfSelectionSignal_uid170_atan2Test_q_7(DELAY,3095)
    redist577_invSignOfSelectionSignal_uid170_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist576_invSignOfSelectionSignal_uid170_atan2Test_q_6_q, xout => redist577_invSignOfSelectionSignal_uid170_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist366_yip1E_8_uid155_atan2Test_p7_of_7_q_7(DELAY,2884)
    redist366_yip1E_8_uid155_atan2Test_p7_of_7_q_7 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist365_yip1E_8_uid155_atan2Test_p7_of_7_q_6_q, xout => redist366_yip1E_8_uid155_atan2Test_p7_of_7_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0(BITSELECT,1822)@61
    xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b <= STD_LOGIC_VECTOR(redist366_yip1E_8_uid155_atan2Test_p7_of_7_q_7_q(3 downto 3));

    -- xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,1828)@61
    xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_9_uid171_atan2Test_BitSelect_for_b_tessel7_0_b;

    -- xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,1791)@60
    xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(redist379_xip1E_8_uid154_atan2Test_p8_of_8_q_5_q(3 downto 0));

    -- redist186_xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b_1(DELAY,2704)
    redist186_xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b_1 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist186_xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_9_uid171_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,1793)@61
    xip1E_9_uid171_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist186_xip1E_9_uid171_atan2Test_BitSelect_for_a_tessel7_0_b_1_q;

    -- xip1E_9_uid171_atan2Test_p8_of_8(ADDSUB,662)@61 + 1
    xip1E_9_uid171_atan2Test_p8_of_8_s <= redist577_invSignOfSelectionSignal_uid170_atan2Test_q_7_q;
    xip1E_9_uid171_atan2Test_p8_of_8_cin <= xip1E_9_uid171_atan2Test_p7_of_8_c;
    xip1E_9_uid171_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_9_uid171_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist577_invSignOfSelectionSignal_uid170_atan2Test_q_7_q(0));
    xip1E_9_uid171_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_i_q(5)) & xip1E_9_uid171_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & xip1E_9_uid171_atan2Test_p8_of_8_cin(0));
    xip1E_9_uid171_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_9_uid171_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_9_uid171_atan2Test_p8_of_8_s = "1") THEN
                    xip1E_9_uid171_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_9_uid171_atan2Test_p8_of_8_a) + SIGNED(xip1E_9_uid171_atan2Test_p8_of_8_b));
                ELSE
                    xip1E_9_uid171_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_9_uid171_atan2Test_p8_of_8_a) - SIGNED(xip1E_9_uid171_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_9_uid171_atan2Test_p8_of_8_q <= xip1E_9_uid171_atan2Test_p8_of_8_o(6 downto 1);

    -- redist349_xip1E_9_uid171_atan2Test_p8_of_8_q_4(DELAY,2867)
    redist349_xip1E_9_uid171_atan2Test_p8_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p8_of_8_q, xout => redist349_xip1E_9_uid171_atan2Test_p8_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,1995)@66
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(redist349_xip1E_9_uid171_atan2Test_p8_of_8_q_4_q(2 downto 0));

    -- redist46_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1(DELAY,2564)
    redist46_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c, xout => redist46_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1996)@66
    yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel5_1_b & redist46_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q;

    -- redist338_yip1E_9_uid172_atan2Test_p6_of_7_q_4(DELAY,2856)
    redist338_yip1E_9_uid172_atan2Test_p6_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_p6_of_7_q, xout => redist338_yip1E_9_uid172_atan2Test_p6_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist339_yip1E_9_uid172_atan2Test_p6_of_7_q_6(DELAY,2857)
    redist339_yip1E_9_uid172_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist338_yip1E_9_uid172_atan2Test_p6_of_7_q_4_q, xout => redist339_yip1E_9_uid172_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_p6_of_7(ADDSUB,723)@66 + 1
    yip1E_10_uid189_atan2Test_p6_of_7_s <= redist176_xMSB_uid180_atan2Test_tessel0_0_b_5_q;
    yip1E_10_uid189_atan2Test_p6_of_7_cin <= yip1E_10_uid189_atan2Test_p5_of_7_c;
    yip1E_10_uid189_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & redist339_yip1E_9_uid172_atan2Test_p6_of_7_q_6_q) & redist176_xMSB_uid180_atan2Test_tessel0_0_b_5_q(0);
    yip1E_10_uid189_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_10_uid189_atan2Test_p6_of_7_cin(0);
    yip1E_10_uid189_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_10_uid189_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_10_uid189_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_10_uid189_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_10_uid189_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_10_uid189_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_10_uid189_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_10_uid189_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_10_uid189_atan2Test_p6_of_7_c(0) <= yip1E_10_uid189_atan2Test_p6_of_7_o(7);
    yip1E_10_uid189_atan2Test_p6_of_7_q <= yip1E_10_uid189_atan2Test_p6_of_7_o(6 downto 1);

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1997)@66
    yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist349_xip1E_9_uid171_atan2Test_p8_of_8_q_4_q(3 downto 3));

    -- redist178_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b_1(DELAY,2696)
    redist178_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b, xout => redist178_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1999)@67
    yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_4CostZeroPaddingA_uid76_atan2Test_q & redist178_yip1E_10_uid189_atan2Test_BitSelect_for_b_tessel6_0_b_1_q;

    -- redist334_yip1E_9_uid172_atan2Test_p7_of_7_q_4(DELAY,2852)
    redist334_yip1E_9_uid172_atan2Test_p7_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 5, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_9_uid172_atan2Test_p7_of_7_q, xout => redist334_yip1E_9_uid172_atan2Test_p7_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist335_yip1E_9_uid172_atan2Test_p7_of_7_q_5(DELAY,2853)
    redist335_yip1E_9_uid172_atan2Test_p7_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist334_yip1E_9_uid172_atan2Test_p7_of_7_q_4_q, xout => redist335_yip1E_9_uid172_atan2Test_p7_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist336_yip1E_9_uid172_atan2Test_p7_of_7_q_6(DELAY,2854)
    redist336_yip1E_9_uid172_atan2Test_p7_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist335_yip1E_9_uid172_atan2Test_p7_of_7_q_5_q, xout => redist336_yip1E_9_uid172_atan2Test_p7_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,1950)@67
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist336_yip1E_9_uid172_atan2Test_p7_of_7_q_6_q(2 downto 2));

    -- yip1E_10_uid189_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,1976)@67
    yip1E_10_uid189_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(redist336_yip1E_9_uid172_atan2Test_p7_of_7_q_6_q(2 downto 0));

    -- yip1E_10_uid189_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1978)@67
    yip1E_10_uid189_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b & yip1E_10_uid189_atan2Test_BitSelect_for_a_tessel6_0_b;

    -- yip1E_10_uid189_atan2Test_p7_of_7(ADDSUB,724)@67 + 1
    yip1E_10_uid189_atan2Test_p7_of_7_s <= redist177_xMSB_uid180_atan2Test_tessel0_0_b_6_q;
    yip1E_10_uid189_atan2Test_p7_of_7_cin <= yip1E_10_uid189_atan2Test_p6_of_7_c;
    yip1E_10_uid189_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => yip1E_10_uid189_atan2Test_BitSelect_for_a_BitJoin_for_h_q(3)) & yip1E_10_uid189_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist177_xMSB_uid180_atan2Test_tessel0_0_b_6_q(0));
    yip1E_10_uid189_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & yip1E_10_uid189_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & yip1E_10_uid189_atan2Test_p7_of_7_cin(0));
    yip1E_10_uid189_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_10_uid189_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_10_uid189_atan2Test_p7_of_7_s = "1") THEN
                    yip1E_10_uid189_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_10_uid189_atan2Test_p7_of_7_a) + SIGNED(yip1E_10_uid189_atan2Test_p7_of_7_b));
                ELSE
                    yip1E_10_uid189_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_10_uid189_atan2Test_p7_of_7_a) - SIGNED(yip1E_10_uid189_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_10_uid189_atan2Test_p7_of_7_q <= yip1E_10_uid189_atan2Test_p7_of_7_o(4 downto 1);

    -- xMSB_uid197_atan2Test_tessel0_0(BITSELECT,2138)@68
    xMSB_uid197_atan2Test_tessel0_0_b <= STD_LOGIC_VECTOR(yip1E_10_uid189_atan2Test_p7_of_7_q(1 downto 1));

    -- redist165_xMSB_uid197_atan2Test_tessel0_0_b_1(DELAY,2683)
    redist165_xMSB_uid197_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xMSB_uid197_atan2Test_tessel0_0_b, xout => redist165_xMSB_uid197_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist166_xMSB_uid197_atan2Test_tessel0_0_b_2(DELAY,2684)
    redist166_xMSB_uid197_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist165_xMSB_uid197_atan2Test_tessel0_0_b_1_q, xout => redist166_xMSB_uid197_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist167_xMSB_uid197_atan2Test_tessel0_0_b_3(DELAY,2685)
    redist167_xMSB_uid197_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist166_xMSB_uid197_atan2Test_tessel0_0_b_2_q, xout => redist167_xMSB_uid197_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist168_xMSB_uid197_atan2Test_tessel0_0_b_4(DELAY,2686)
    redist168_xMSB_uid197_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist167_xMSB_uid197_atan2Test_tessel0_0_b_3_q, xout => redist168_xMSB_uid197_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist169_xMSB_uid197_atan2Test_tessel0_0_b_5(DELAY,2687)
    redist169_xMSB_uid197_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist168_xMSB_uid197_atan2Test_tessel0_0_b_4_q, xout => redist169_xMSB_uid197_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist170_xMSB_uid197_atan2Test_tessel0_0_b_6(DELAY,2688)
    redist170_xMSB_uid197_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist169_xMSB_uid197_atan2Test_tessel0_0_b_5_q, xout => redist170_xMSB_uid197_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid187_atan2Test(LOGICAL,186)@61
    invSignOfSelectionSignal_uid187_atan2Test_q <= not (xMSB_uid180_atan2Test_tessel0_0_b);

    -- redist557_invSignOfSelectionSignal_uid187_atan2Test_q_1(DELAY,3075)
    redist557_invSignOfSelectionSignal_uid187_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid187_atan2Test_q, xout => redist557_invSignOfSelectionSignal_uid187_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist558_invSignOfSelectionSignal_uid187_atan2Test_q_2(DELAY,3076)
    redist558_invSignOfSelectionSignal_uid187_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist557_invSignOfSelectionSignal_uid187_atan2Test_q_1_q, xout => redist558_invSignOfSelectionSignal_uid187_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2470)@61
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist344_yip1E_9_uid172_atan2Test_p3_of_7_q_4_q(2 downto 0));
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist344_yip1E_9_uid172_atan2Test_p3_of_7_q_4_q(5 downto 3));

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1928)@61
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist346_yip1E_9_uid172_atan2Test_p2_of_7_q_5_q(5 downto 3));

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,1930)@61
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist362_xip1E_9_uid171_atan2Test_p1_of_8_q_6(DELAY,2880)
    redist362_xip1E_9_uid171_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_9_uid171_atan2Test_p1_of_8_q, xout => redist362_xip1E_9_uid171_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_p1_of_8(ADDSUB,702)@61 + 1
    xip1E_10_uid188_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid187_atan2Test_q;
    xip1E_10_uid188_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & redist362_xip1E_9_uid171_atan2Test_p1_of_8_q_6_q);
    xip1E_10_uid188_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    xip1E_10_uid188_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p1_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p1_of_8_a) + UNSIGNED(xip1E_10_uid188_atan2Test_p1_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p1_of_8_a) - UNSIGNED(xip1E_10_uid188_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p1_of_8_c(0) <= xip1E_10_uid188_atan2Test_p1_of_8_o(6);
    xip1E_10_uid188_atan2Test_p1_of_8_q <= xip1E_10_uid188_atan2Test_p1_of_8_o(5 downto 0);

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2471)@62
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist342_yip1E_9_uid172_atan2Test_p4_of_7_q_4_q(2 downto 0));
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist342_yip1E_9_uid172_atan2Test_p4_of_7_q_4_q(5 downto 3));

    -- redist45_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2563)
    redist45_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist45_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,1933)@62
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist45_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist361_xip1E_9_uid171_atan2Test_p2_of_8_q_6(DELAY,2879)
    redist361_xip1E_9_uid171_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist360_xip1E_9_uid171_atan2Test_p2_of_8_q_5_q, xout => redist361_xip1E_9_uid171_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_p2_of_8(ADDSUB,703)@62 + 1
    xip1E_10_uid188_atan2Test_p2_of_8_s <= redist557_invSignOfSelectionSignal_uid187_atan2Test_q_1_q;
    xip1E_10_uid188_atan2Test_p2_of_8_cin <= xip1E_10_uid188_atan2Test_p1_of_8_c;
    xip1E_10_uid188_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & redist361_xip1E_9_uid171_atan2Test_p2_of_8_q_6_q) & redist557_invSignOfSelectionSignal_uid187_atan2Test_q_1_q(0);
    xip1E_10_uid188_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & xip1E_10_uid188_atan2Test_p2_of_8_cin(0);
    xip1E_10_uid188_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p2_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p2_of_8_a) + UNSIGNED(xip1E_10_uid188_atan2Test_p2_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p2_of_8_a) - UNSIGNED(xip1E_10_uid188_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p2_of_8_c(0) <= xip1E_10_uid188_atan2Test_p2_of_8_o(7);
    xip1E_10_uid188_atan2Test_p2_of_8_q <= xip1E_10_uid188_atan2Test_p2_of_8_o(6 downto 1);

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2472)@63
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist340_yip1E_9_uid172_atan2Test_p5_of_7_q_4_q(2 downto 0));
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist340_yip1E_9_uid172_atan2Test_p5_of_7_q_4_q(5 downto 3));

    -- redist44_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2562)
    redist44_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist44_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,1936)@63
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist44_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist359_xip1E_9_uid171_atan2Test_p3_of_8_q_6(DELAY,2877)
    redist359_xip1E_9_uid171_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist358_xip1E_9_uid171_atan2Test_p3_of_8_q_4_q, xout => redist359_xip1E_9_uid171_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_p3_of_8(ADDSUB,704)@63 + 1
    xip1E_10_uid188_atan2Test_p3_of_8_s <= redist558_invSignOfSelectionSignal_uid187_atan2Test_q_2_q;
    xip1E_10_uid188_atan2Test_p3_of_8_cin <= xip1E_10_uid188_atan2Test_p2_of_8_c;
    xip1E_10_uid188_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & redist359_xip1E_9_uid171_atan2Test_p3_of_8_q_6_q) & redist558_invSignOfSelectionSignal_uid187_atan2Test_q_2_q(0);
    xip1E_10_uid188_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & xip1E_10_uid188_atan2Test_p3_of_8_cin(0);
    xip1E_10_uid188_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p3_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p3_of_8_a) + UNSIGNED(xip1E_10_uid188_atan2Test_p3_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p3_of_8_a) - UNSIGNED(xip1E_10_uid188_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p3_of_8_c(0) <= xip1E_10_uid188_atan2Test_p3_of_8_o(7);
    xip1E_10_uid188_atan2Test_p3_of_8_q <= xip1E_10_uid188_atan2Test_p3_of_8_o(6 downto 1);

    -- redist329_xip1E_10_uid188_atan2Test_p3_of_8_q_4(DELAY,2847)
    redist329_xip1E_10_uid188_atan2Test_p3_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p3_of_8_q, xout => redist329_xip1E_10_uid188_atan2Test_p3_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2480)@68
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist329_xip1E_10_uid188_atan2Test_p3_of_8_q_4_q(3 downto 0));
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist329_xip1E_10_uid188_atan2Test_p3_of_8_q_4_q(5 downto 4));

    -- redist331_xip1E_10_uid188_atan2Test_p2_of_8_q_5(DELAY,2849)
    redist331_xip1E_10_uid188_atan2Test_p2_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p2_of_8_q, xout => redist331_xip1E_10_uid188_atan2Test_p2_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,2118)@68
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist331_xip1E_10_uid188_atan2Test_p2_of_8_q_5_q(5 downto 4));

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,2120)@68
    yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist319_yip1E_10_uid189_atan2Test_p1_of_7_q_6(DELAY,2837)
    redist319_yip1E_10_uid189_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_p1_of_7_q, xout => redist319_yip1E_10_uid189_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_p1_of_7(ADDSUB,765)@68 + 1
    yip1E_11_uid206_atan2Test_p1_of_7_s <= xMSB_uid197_atan2Test_tessel0_0_b;
    yip1E_11_uid206_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & redist319_yip1E_10_uid189_atan2Test_p1_of_7_q_6_q);
    yip1E_11_uid206_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    yip1E_11_uid206_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_11_uid206_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_11_uid206_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_11_uid206_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_11_uid206_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_11_uid206_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_11_uid206_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_11_uid206_atan2Test_p1_of_7_c(0) <= yip1E_11_uid206_atan2Test_p1_of_7_o(6);
    yip1E_11_uid206_atan2Test_p1_of_7_q <= yip1E_11_uid206_atan2Test_p1_of_7_o(5 downto 0);

    -- redist559_invSignOfSelectionSignal_uid187_atan2Test_q_3(DELAY,3077)
    redist559_invSignOfSelectionSignal_uid187_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist558_invSignOfSelectionSignal_uid187_atan2Test_q_2_q, xout => redist559_invSignOfSelectionSignal_uid187_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2473)@64
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist338_yip1E_9_uid172_atan2Test_p6_of_7_q_4_q(2 downto 0));
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist338_yip1E_9_uid172_atan2Test_p6_of_7_q_4_q(5 downto 3));

    -- redist43_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2561)
    redist43_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist43_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1939)@64
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist43_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist357_xip1E_9_uid171_atan2Test_p4_of_8_q_6(DELAY,2875)
    redist357_xip1E_9_uid171_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist356_xip1E_9_uid171_atan2Test_p4_of_8_q_4_q, xout => redist357_xip1E_9_uid171_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_p4_of_8(ADDSUB,705)@64 + 1
    xip1E_10_uid188_atan2Test_p4_of_8_s <= redist559_invSignOfSelectionSignal_uid187_atan2Test_q_3_q;
    xip1E_10_uid188_atan2Test_p4_of_8_cin <= xip1E_10_uid188_atan2Test_p3_of_8_c;
    xip1E_10_uid188_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & redist357_xip1E_9_uid171_atan2Test_p4_of_8_q_6_q) & redist559_invSignOfSelectionSignal_uid187_atan2Test_q_3_q(0);
    xip1E_10_uid188_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & xip1E_10_uid188_atan2Test_p4_of_8_cin(0);
    xip1E_10_uid188_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p4_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p4_of_8_a) + UNSIGNED(xip1E_10_uid188_atan2Test_p4_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p4_of_8_a) - UNSIGNED(xip1E_10_uid188_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p4_of_8_c(0) <= xip1E_10_uid188_atan2Test_p4_of_8_o(7);
    xip1E_10_uid188_atan2Test_p4_of_8_q <= xip1E_10_uid188_atan2Test_p4_of_8_o(6 downto 1);

    -- redist327_xip1E_10_uid188_atan2Test_p4_of_8_q_4(DELAY,2845)
    redist327_xip1E_10_uid188_atan2Test_p4_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p4_of_8_q, xout => redist327_xip1E_10_uid188_atan2Test_p4_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2481)@69
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist327_xip1E_10_uid188_atan2Test_p4_of_8_q_4_q(3 downto 0));
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist327_xip1E_10_uid188_atan2Test_p4_of_8_q_4_q(5 downto 4));

    -- redist35_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2553)
    redist35_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist35_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,2123)@69
    yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist35_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist317_yip1E_10_uid189_atan2Test_p2_of_7_q_5(DELAY,2835)
    redist317_yip1E_10_uid189_atan2Test_p2_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_p2_of_7_q, xout => redist317_yip1E_10_uid189_atan2Test_p2_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist318_yip1E_10_uid189_atan2Test_p2_of_7_q_6(DELAY,2836)
    redist318_yip1E_10_uid189_atan2Test_p2_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist317_yip1E_10_uid189_atan2Test_p2_of_7_q_5_q, xout => redist318_yip1E_10_uid189_atan2Test_p2_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_p2_of_7(ADDSUB,766)@69 + 1
    yip1E_11_uid206_atan2Test_p2_of_7_s <= redist165_xMSB_uid197_atan2Test_tessel0_0_b_1_q;
    yip1E_11_uid206_atan2Test_p2_of_7_cin <= yip1E_11_uid206_atan2Test_p1_of_7_c;
    yip1E_11_uid206_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & redist318_yip1E_10_uid189_atan2Test_p2_of_7_q_6_q) & redist165_xMSB_uid197_atan2Test_tessel0_0_b_1_q(0);
    yip1E_11_uid206_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & yip1E_11_uid206_atan2Test_p2_of_7_cin(0);
    yip1E_11_uid206_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_11_uid206_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_11_uid206_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_11_uid206_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_11_uid206_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_11_uid206_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_11_uid206_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_11_uid206_atan2Test_p2_of_7_c(0) <= yip1E_11_uid206_atan2Test_p2_of_7_o(7);
    yip1E_11_uid206_atan2Test_p2_of_7_q <= yip1E_11_uid206_atan2Test_p2_of_7_o(6 downto 1);

    -- redist560_invSignOfSelectionSignal_uid187_atan2Test_q_4(DELAY,3078)
    redist560_invSignOfSelectionSignal_uid187_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist559_invSignOfSelectionSignal_uid187_atan2Test_q_3_q, xout => redist560_invSignOfSelectionSignal_uid187_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1941)@65
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(redist334_yip1E_9_uid172_atan2Test_p7_of_7_q_4_q(2 downto 0));

    -- redist42_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2560)
    redist42_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 3, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist42_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1942)@65
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel4_1_b & redist42_xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist355_xip1E_9_uid171_atan2Test_p5_of_8_q_6(DELAY,2873)
    redist355_xip1E_9_uid171_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist354_xip1E_9_uid171_atan2Test_p5_of_8_q_4_q, xout => redist355_xip1E_9_uid171_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_p5_of_8(ADDSUB,706)@65 + 1
    xip1E_10_uid188_atan2Test_p5_of_8_s <= redist560_invSignOfSelectionSignal_uid187_atan2Test_q_4_q;
    xip1E_10_uid188_atan2Test_p5_of_8_cin <= xip1E_10_uid188_atan2Test_p4_of_8_c;
    xip1E_10_uid188_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & redist355_xip1E_9_uid171_atan2Test_p5_of_8_q_6_q) & redist560_invSignOfSelectionSignal_uid187_atan2Test_q_4_q(0);
    xip1E_10_uid188_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & xip1E_10_uid188_atan2Test_p5_of_8_cin(0);
    xip1E_10_uid188_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p5_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p5_of_8_a) + UNSIGNED(xip1E_10_uid188_atan2Test_p5_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p5_of_8_a) - UNSIGNED(xip1E_10_uid188_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p5_of_8_c(0) <= xip1E_10_uid188_atan2Test_p5_of_8_o(7);
    xip1E_10_uid188_atan2Test_p5_of_8_q <= xip1E_10_uid188_atan2Test_p5_of_8_o(6 downto 1);

    -- redist325_xip1E_10_uid188_atan2Test_p5_of_8_q_4(DELAY,2843)
    redist325_xip1E_10_uid188_atan2Test_p5_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p5_of_8_q, xout => redist325_xip1E_10_uid188_atan2Test_p5_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2482)@70
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist325_xip1E_10_uid188_atan2Test_p5_of_8_q_4_q(3 downto 0));
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist325_xip1E_10_uid188_atan2Test_p5_of_8_q_4_q(5 downto 4));

    -- redist34_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2552)
    redist34_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist34_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,2126)@70
    yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist34_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist315_yip1E_10_uid189_atan2Test_p3_of_7_q_4(DELAY,2833)
    redist315_yip1E_10_uid189_atan2Test_p3_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_p3_of_7_q, xout => redist315_yip1E_10_uid189_atan2Test_p3_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist316_yip1E_10_uid189_atan2Test_p3_of_7_q_6(DELAY,2834)
    redist316_yip1E_10_uid189_atan2Test_p3_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist315_yip1E_10_uid189_atan2Test_p3_of_7_q_4_q, xout => redist316_yip1E_10_uid189_atan2Test_p3_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_p3_of_7(ADDSUB,767)@70 + 1
    yip1E_11_uid206_atan2Test_p3_of_7_s <= redist166_xMSB_uid197_atan2Test_tessel0_0_b_2_q;
    yip1E_11_uid206_atan2Test_p3_of_7_cin <= yip1E_11_uid206_atan2Test_p2_of_7_c;
    yip1E_11_uid206_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & redist316_yip1E_10_uid189_atan2Test_p3_of_7_q_6_q) & redist166_xMSB_uid197_atan2Test_tessel0_0_b_2_q(0);
    yip1E_11_uid206_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & yip1E_11_uid206_atan2Test_p3_of_7_cin(0);
    yip1E_11_uid206_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_11_uid206_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_11_uid206_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_11_uid206_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_11_uid206_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_11_uid206_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_11_uid206_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_11_uid206_atan2Test_p3_of_7_c(0) <= yip1E_11_uid206_atan2Test_p3_of_7_o(7);
    yip1E_11_uid206_atan2Test_p3_of_7_q <= yip1E_11_uid206_atan2Test_p3_of_7_o(6 downto 1);

    -- redist561_invSignOfSelectionSignal_uid187_atan2Test_q_5(DELAY,3079)
    redist561_invSignOfSelectionSignal_uid187_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist560_invSignOfSelectionSignal_uid187_atan2Test_q_4_q, xout => redist561_invSignOfSelectionSignal_uid187_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1943)@66
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist335_yip1E_9_uid172_atan2Test_p7_of_7_q_5_q(2 downto 2));

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1949)@66
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist353_xip1E_9_uid171_atan2Test_p6_of_8_q_6(DELAY,2871)
    redist353_xip1E_9_uid171_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist352_xip1E_9_uid171_atan2Test_p6_of_8_q_4_q, xout => redist353_xip1E_9_uid171_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_p6_of_8(ADDSUB,707)@66 + 1
    xip1E_10_uid188_atan2Test_p6_of_8_s <= redist561_invSignOfSelectionSignal_uid187_atan2Test_q_5_q;
    xip1E_10_uid188_atan2Test_p6_of_8_cin <= xip1E_10_uid188_atan2Test_p5_of_8_c;
    xip1E_10_uid188_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & redist353_xip1E_9_uid171_atan2Test_p6_of_8_q_6_q) & redist561_invSignOfSelectionSignal_uid187_atan2Test_q_5_q(0);
    xip1E_10_uid188_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_10_uid188_atan2Test_p6_of_8_cin(0);
    xip1E_10_uid188_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p6_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p6_of_8_a) + UNSIGNED(xip1E_10_uid188_atan2Test_p6_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p6_of_8_a) - UNSIGNED(xip1E_10_uid188_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p6_of_8_c(0) <= xip1E_10_uid188_atan2Test_p6_of_8_o(7);
    xip1E_10_uid188_atan2Test_p6_of_8_q <= xip1E_10_uid188_atan2Test_p6_of_8_o(6 downto 1);

    -- redist323_xip1E_10_uid188_atan2Test_p6_of_8_q_4(DELAY,2841)
    redist323_xip1E_10_uid188_atan2Test_p6_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p6_of_8_q, xout => redist323_xip1E_10_uid188_atan2Test_p6_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2483)@71
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist323_xip1E_10_uid188_atan2Test_p6_of_8_q_4_q(3 downto 0));
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist323_xip1E_10_uid188_atan2Test_p6_of_8_q_4_q(5 downto 4));

    -- redist33_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2551)
    redist33_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist33_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,2129)@71
    yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist33_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist313_yip1E_10_uid189_atan2Test_p4_of_7_q_4(DELAY,2831)
    redist313_yip1E_10_uid189_atan2Test_p4_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_p4_of_7_q, xout => redist313_yip1E_10_uid189_atan2Test_p4_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist314_yip1E_10_uid189_atan2Test_p4_of_7_q_6(DELAY,2832)
    redist314_yip1E_10_uid189_atan2Test_p4_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist313_yip1E_10_uid189_atan2Test_p4_of_7_q_4_q, xout => redist314_yip1E_10_uid189_atan2Test_p4_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_p4_of_7(ADDSUB,768)@71 + 1
    yip1E_11_uid206_atan2Test_p4_of_7_s <= redist167_xMSB_uid197_atan2Test_tessel0_0_b_3_q;
    yip1E_11_uid206_atan2Test_p4_of_7_cin <= yip1E_11_uid206_atan2Test_p3_of_7_c;
    yip1E_11_uid206_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & redist314_yip1E_10_uid189_atan2Test_p4_of_7_q_6_q) & redist167_xMSB_uid197_atan2Test_tessel0_0_b_3_q(0);
    yip1E_11_uid206_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & yip1E_11_uid206_atan2Test_p4_of_7_cin(0);
    yip1E_11_uid206_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_11_uid206_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_11_uid206_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_11_uid206_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_11_uid206_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_11_uid206_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_11_uid206_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_11_uid206_atan2Test_p4_of_7_c(0) <= yip1E_11_uid206_atan2Test_p4_of_7_o(7);
    yip1E_11_uid206_atan2Test_p4_of_7_q <= yip1E_11_uid206_atan2Test_p4_of_7_o(6 downto 1);

    -- redist562_invSignOfSelectionSignal_uid187_atan2Test_q_6(DELAY,3080)
    redist562_invSignOfSelectionSignal_uid187_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist561_invSignOfSelectionSignal_uid187_atan2Test_q_5_q, xout => redist562_invSignOfSelectionSignal_uid187_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1956)@67
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist351_xip1E_9_uid171_atan2Test_p7_of_8_q_6(DELAY,2869)
    redist351_xip1E_9_uid171_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist350_xip1E_9_uid171_atan2Test_p7_of_8_q_4_q, xout => redist351_xip1E_9_uid171_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_p7_of_8(ADDSUB,708)@67 + 1
    xip1E_10_uid188_atan2Test_p7_of_8_s <= redist562_invSignOfSelectionSignal_uid187_atan2Test_q_6_q;
    xip1E_10_uid188_atan2Test_p7_of_8_cin <= xip1E_10_uid188_atan2Test_p6_of_8_c;
    xip1E_10_uid188_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & redist351_xip1E_9_uid171_atan2Test_p7_of_8_q_6_q) & redist562_invSignOfSelectionSignal_uid187_atan2Test_q_6_q(0);
    xip1E_10_uid188_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_10_uid188_atan2Test_p7_of_8_cin(0);
    xip1E_10_uid188_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p7_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p7_of_8_a) + UNSIGNED(xip1E_10_uid188_atan2Test_p7_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_10_uid188_atan2Test_p7_of_8_a) - UNSIGNED(xip1E_10_uid188_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p7_of_8_c(0) <= xip1E_10_uid188_atan2Test_p7_of_8_o(7);
    xip1E_10_uid188_atan2Test_p7_of_8_q <= xip1E_10_uid188_atan2Test_p7_of_8_o(6 downto 1);

    -- redist321_xip1E_10_uid188_atan2Test_p7_of_8_q_4(DELAY,2839)
    redist321_xip1E_10_uid188_atan2Test_p7_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p7_of_8_q, xout => redist321_xip1E_10_uid188_atan2Test_p7_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select(BITSELECT,2484)@72
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist321_xip1E_10_uid188_atan2Test_p7_of_8_q_4_q(3 downto 0));
    yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist321_xip1E_10_uid188_atan2Test_p7_of_8_q_4_q(5 downto 4));

    -- redist32_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2550)
    redist32_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist32_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,2132)@72
    yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b & redist32_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist311_yip1E_10_uid189_atan2Test_p5_of_7_q_4(DELAY,2829)
    redist311_yip1E_10_uid189_atan2Test_p5_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_p5_of_7_q, xout => redist311_yip1E_10_uid189_atan2Test_p5_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist312_yip1E_10_uid189_atan2Test_p5_of_7_q_6(DELAY,2830)
    redist312_yip1E_10_uid189_atan2Test_p5_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist311_yip1E_10_uid189_atan2Test_p5_of_7_q_4_q, xout => redist312_yip1E_10_uid189_atan2Test_p5_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_p5_of_7(ADDSUB,769)@72 + 1
    yip1E_11_uid206_atan2Test_p5_of_7_s <= redist168_xMSB_uid197_atan2Test_tessel0_0_b_4_q;
    yip1E_11_uid206_atan2Test_p5_of_7_cin <= yip1E_11_uid206_atan2Test_p4_of_7_c;
    yip1E_11_uid206_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & redist312_yip1E_10_uid189_atan2Test_p5_of_7_q_6_q) & redist168_xMSB_uid197_atan2Test_tessel0_0_b_4_q(0);
    yip1E_11_uid206_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & yip1E_11_uid206_atan2Test_p5_of_7_cin(0);
    yip1E_11_uid206_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_11_uid206_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_11_uid206_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_11_uid206_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_11_uid206_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_11_uid206_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_11_uid206_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_11_uid206_atan2Test_p5_of_7_c(0) <= yip1E_11_uid206_atan2Test_p5_of_7_o(7);
    yip1E_11_uid206_atan2Test_p5_of_7_q <= yip1E_11_uid206_atan2Test_p5_of_7_o(6 downto 1);

    -- redist563_invSignOfSelectionSignal_uid187_atan2Test_q_7(DELAY,3081)
    redist563_invSignOfSelectionSignal_uid187_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist562_invSignOfSelectionSignal_uid187_atan2Test_q_6_q, xout => redist563_invSignOfSelectionSignal_uid187_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist337_yip1E_9_uid172_atan2Test_p7_of_7_q_7(DELAY,2855)
    redist337_yip1E_9_uid172_atan2Test_p7_of_7_q_7 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist336_yip1E_9_uid172_atan2Test_p7_of_7_q_6_q, xout => redist337_yip1E_9_uid172_atan2Test_p7_of_7_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0(BITSELECT,1957)@68
    xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b <= STD_LOGIC_VECTOR(redist337_yip1E_9_uid172_atan2Test_p7_of_7_q_7_q(2 downto 2));

    -- xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,1963)@68
    xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_10_uid188_atan2Test_BitSelect_for_b_tessel7_0_b;

    -- xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,1925)@66
    xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(redist349_xip1E_9_uid171_atan2Test_p8_of_8_q_4_q(3 downto 0));

    -- redist179_xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b_2(DELAY,2697)
    redist179_xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b_2 : dspba_delay
    GENERIC MAP ( width => 4, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist179_xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_10_uid188_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,1927)@68
    xip1E_10_uid188_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist179_xip1E_10_uid188_atan2Test_BitSelect_for_a_tessel7_0_b_2_q;

    -- xip1E_10_uid188_atan2Test_p8_of_8(ADDSUB,709)@68 + 1
    xip1E_10_uid188_atan2Test_p8_of_8_s <= redist563_invSignOfSelectionSignal_uid187_atan2Test_q_7_q;
    xip1E_10_uid188_atan2Test_p8_of_8_cin <= xip1E_10_uid188_atan2Test_p7_of_8_c;
    xip1E_10_uid188_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_10_uid188_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist563_invSignOfSelectionSignal_uid187_atan2Test_q_7_q(0));
    xip1E_10_uid188_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_i_q(5)) & xip1E_10_uid188_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & xip1E_10_uid188_atan2Test_p8_of_8_cin(0));
    xip1E_10_uid188_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_10_uid188_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_10_uid188_atan2Test_p8_of_8_s = "1") THEN
                    xip1E_10_uid188_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_10_uid188_atan2Test_p8_of_8_a) + SIGNED(xip1E_10_uid188_atan2Test_p8_of_8_b));
                ELSE
                    xip1E_10_uid188_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_10_uid188_atan2Test_p8_of_8_a) - SIGNED(xip1E_10_uid188_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_10_uid188_atan2Test_p8_of_8_q <= xip1E_10_uid188_atan2Test_p8_of_8_o(6 downto 1);

    -- redist320_xip1E_10_uid188_atan2Test_p8_of_8_q_4(DELAY,2838)
    redist320_xip1E_10_uid188_atan2Test_p8_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p8_of_8_q, xout => redist320_xip1E_10_uid188_atan2Test_p8_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,2062)@73
    xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(redist320_xip1E_10_uid188_atan2Test_p8_of_8_q_4_q(3 downto 0));

    -- redist31_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1(DELAY,2549)
    redist31_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c, xout => redist31_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,2135)@73
    yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b & redist31_yip1E_11_uid206_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q;

    -- redist309_yip1E_10_uid189_atan2Test_p6_of_7_q_4(DELAY,2827)
    redist309_yip1E_10_uid189_atan2Test_p6_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_p6_of_7_q, xout => redist309_yip1E_10_uid189_atan2Test_p6_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist310_yip1E_10_uid189_atan2Test_p6_of_7_q_6(DELAY,2828)
    redist310_yip1E_10_uid189_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist309_yip1E_10_uid189_atan2Test_p6_of_7_q_4_q, xout => redist310_yip1E_10_uid189_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_11_uid206_atan2Test_p6_of_7(ADDSUB,770)@73 + 1
    yip1E_11_uid206_atan2Test_p6_of_7_s <= redist169_xMSB_uid197_atan2Test_tessel0_0_b_5_q;
    yip1E_11_uid206_atan2Test_p6_of_7_cin <= yip1E_11_uid206_atan2Test_p5_of_7_c;
    yip1E_11_uid206_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & redist310_yip1E_10_uid189_atan2Test_p6_of_7_q_6_q) & redist169_xMSB_uid197_atan2Test_tessel0_0_b_5_q(0);
    yip1E_11_uid206_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_11_uid206_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_11_uid206_atan2Test_p6_of_7_cin(0);
    yip1E_11_uid206_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_11_uid206_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_11_uid206_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_11_uid206_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_11_uid206_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_11_uid206_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_11_uid206_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_11_uid206_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_11_uid206_atan2Test_p6_of_7_c(0) <= yip1E_11_uid206_atan2Test_p6_of_7_o(7);
    yip1E_11_uid206_atan2Test_p6_of_7_q <= yip1E_11_uid206_atan2Test_p6_of_7_o(6 downto 1);

    -- xip1E_4CostZeroPaddingA_uid76_atan2Test(CONSTANT,75)
    xip1E_4CostZeroPaddingA_uid76_atan2Test_q <= "000";

    -- redist305_yip1E_10_uid189_atan2Test_p7_of_7_q_4(DELAY,2823)
    redist305_yip1E_10_uid189_atan2Test_p7_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 4, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_10_uid189_atan2Test_p7_of_7_q, xout => redist305_yip1E_10_uid189_atan2Test_p7_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist306_yip1E_10_uid189_atan2Test_p7_of_7_q_5(DELAY,2824)
    redist306_yip1E_10_uid189_atan2Test_p7_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist305_yip1E_10_uid189_atan2Test_p7_of_7_q_4_q, xout => redist306_yip1E_10_uid189_atan2Test_p7_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist307_yip1E_10_uid189_atan2Test_p7_of_7_q_6(DELAY,2825)
    redist307_yip1E_10_uid189_atan2Test_p7_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist306_yip1E_10_uid189_atan2Test_p7_of_7_q_5_q, xout => redist307_yip1E_10_uid189_atan2Test_p7_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0(BITSELECT,2089)@74
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b <= STD_LOGIC_VECTOR(redist307_yip1E_10_uid189_atan2Test_p7_of_7_q_6_q(1 downto 1));

    -- yip1E_11_uid206_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,2115)@74
    yip1E_11_uid206_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(redist307_yip1E_10_uid189_atan2Test_p7_of_7_q_6_q(1 downto 0));

    -- yip1E_11_uid206_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,2117)@74
    yip1E_11_uid206_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b & yip1E_11_uid206_atan2Test_BitSelect_for_a_tessel6_0_b;

    -- yip1E_11_uid206_atan2Test_p7_of_7(ADDSUB,771)@74 + 1
    yip1E_11_uid206_atan2Test_p7_of_7_s <= redist170_xMSB_uid197_atan2Test_tessel0_0_b_6_q;
    yip1E_11_uid206_atan2Test_p7_of_7_cin <= yip1E_11_uid206_atan2Test_p6_of_7_c;
    yip1E_11_uid206_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((3 downto 3 => yip1E_11_uid206_atan2Test_BitSelect_for_a_BitJoin_for_h_q(2)) & yip1E_11_uid206_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist170_xMSB_uid197_atan2Test_tessel0_0_b_6_q(0));
    yip1E_11_uid206_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_4CostZeroPaddingA_uid76_atan2Test_q) & yip1E_11_uid206_atan2Test_p7_of_7_cin(0));
    yip1E_11_uid206_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_11_uid206_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_11_uid206_atan2Test_p7_of_7_s = "1") THEN
                    yip1E_11_uid206_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_11_uid206_atan2Test_p7_of_7_a) + SIGNED(yip1E_11_uid206_atan2Test_p7_of_7_b));
                ELSE
                    yip1E_11_uid206_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_11_uid206_atan2Test_p7_of_7_a) - SIGNED(yip1E_11_uid206_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_11_uid206_atan2Test_p7_of_7_q <= yip1E_11_uid206_atan2Test_p7_of_7_o(3 downto 1);

    -- yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,2202)@75
    yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(yip1E_11_uid206_atan2Test_p7_of_7_q(0 downto 0));

    -- redist153_xMSB_uid214_atan2Test_tessel0_0_b_1(DELAY,2671)
    redist153_xMSB_uid214_atan2Test_tessel0_0_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_0_b, xout => redist153_xMSB_uid214_atan2Test_tessel0_0_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist154_xMSB_uid214_atan2Test_tessel0_0_b_2(DELAY,2672)
    redist154_xMSB_uid214_atan2Test_tessel0_0_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist153_xMSB_uid214_atan2Test_tessel0_0_b_1_q, xout => redist154_xMSB_uid214_atan2Test_tessel0_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist155_xMSB_uid214_atan2Test_tessel0_0_b_3(DELAY,2673)
    redist155_xMSB_uid214_atan2Test_tessel0_0_b_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist154_xMSB_uid214_atan2Test_tessel0_0_b_2_q, xout => redist155_xMSB_uid214_atan2Test_tessel0_0_b_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist156_xMSB_uid214_atan2Test_tessel0_0_b_4(DELAY,2674)
    redist156_xMSB_uid214_atan2Test_tessel0_0_b_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist155_xMSB_uid214_atan2Test_tessel0_0_b_3_q, xout => redist156_xMSB_uid214_atan2Test_tessel0_0_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist157_xMSB_uid214_atan2Test_tessel0_0_b_5(DELAY,2675)
    redist157_xMSB_uid214_atan2Test_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist156_xMSB_uid214_atan2Test_tessel0_0_b_4_q, xout => redist157_xMSB_uid214_atan2Test_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist158_xMSB_uid214_atan2Test_tessel0_0_b_6(DELAY,2676)
    redist158_xMSB_uid214_atan2Test_tessel0_0_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist157_xMSB_uid214_atan2Test_tessel0_0_b_5_q, xout => redist158_xMSB_uid214_atan2Test_tessel0_0_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- invSignOfSelectionSignal_uid204_atan2Test(LOGICAL,203)@68
    invSignOfSelectionSignal_uid204_atan2Test_q <= not (xMSB_uid197_atan2Test_tessel0_0_b);

    -- redist542_invSignOfSelectionSignal_uid204_atan2Test_q_1(DELAY,3060)
    redist542_invSignOfSelectionSignal_uid204_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid204_atan2Test_q, xout => redist542_invSignOfSelectionSignal_uid204_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist543_invSignOfSelectionSignal_uid204_atan2Test_q_2(DELAY,3061)
    redist543_invSignOfSelectionSignal_uid204_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist542_invSignOfSelectionSignal_uid204_atan2Test_q_1_q, xout => redist543_invSignOfSelectionSignal_uid204_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2485)@68
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist315_yip1E_10_uid189_atan2Test_p3_of_7_q_4_q(3 downto 0));
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist315_yip1E_10_uid189_atan2Test_p3_of_7_q_4_q(5 downto 4));

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,2065)@68
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(redist317_yip1E_10_uid189_atan2Test_p2_of_7_q_5_q(5 downto 4));

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,2067)@68
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_0_b;

    -- redist333_xip1E_10_uid188_atan2Test_p1_of_8_q_6(DELAY,2851)
    redist333_xip1E_10_uid188_atan2Test_p1_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_10_uid188_atan2Test_p1_of_8_q, xout => redist333_xip1E_10_uid188_atan2Test_p1_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_p1_of_8(ADDSUB,749)@68 + 1
    xip1E_11_uid205_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid204_atan2Test_q;
    xip1E_11_uid205_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & redist333_xip1E_10_uid188_atan2Test_p1_of_8_q_6_q);
    xip1E_11_uid205_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    xip1E_11_uid205_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p1_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p1_of_8_a) + UNSIGNED(xip1E_11_uid205_atan2Test_p1_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p1_of_8_a) - UNSIGNED(xip1E_11_uid205_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p1_of_8_c(0) <= xip1E_11_uid205_atan2Test_p1_of_8_o(6);

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2486)@69
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist313_yip1E_10_uid189_atan2Test_p4_of_7_q_4_q(3 downto 0));
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist313_yip1E_10_uid189_atan2Test_p4_of_7_q_4_q(5 downto 4));

    -- redist30_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2548)
    redist30_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist30_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,2070)@69
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist30_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist332_xip1E_10_uid188_atan2Test_p2_of_8_q_6(DELAY,2850)
    redist332_xip1E_10_uid188_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist331_xip1E_10_uid188_atan2Test_p2_of_8_q_5_q, xout => redist332_xip1E_10_uid188_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_p2_of_8(ADDSUB,750)@69 + 1
    xip1E_11_uid205_atan2Test_p2_of_8_s <= redist542_invSignOfSelectionSignal_uid204_atan2Test_q_1_q;
    xip1E_11_uid205_atan2Test_p2_of_8_cin <= xip1E_11_uid205_atan2Test_p1_of_8_c;
    xip1E_11_uid205_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & redist332_xip1E_10_uid188_atan2Test_p2_of_8_q_6_q) & redist542_invSignOfSelectionSignal_uid204_atan2Test_q_1_q(0);
    xip1E_11_uid205_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & xip1E_11_uid205_atan2Test_p2_of_8_cin(0);
    xip1E_11_uid205_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p2_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p2_of_8_a) + UNSIGNED(xip1E_11_uid205_atan2Test_p2_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p2_of_8_a) - UNSIGNED(xip1E_11_uid205_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p2_of_8_c(0) <= xip1E_11_uid205_atan2Test_p2_of_8_o(7);
    xip1E_11_uid205_atan2Test_p2_of_8_q <= xip1E_11_uid205_atan2Test_p2_of_8_o(6 downto 1);

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2487)@70
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist311_yip1E_10_uid189_atan2Test_p5_of_7_q_4_q(3 downto 0));
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist311_yip1E_10_uid189_atan2Test_p5_of_7_q_4_q(5 downto 4));

    -- redist29_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2547)
    redist29_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist29_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,2073)@70
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist29_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist330_xip1E_10_uid188_atan2Test_p3_of_8_q_6(DELAY,2848)
    redist330_xip1E_10_uid188_atan2Test_p3_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist329_xip1E_10_uid188_atan2Test_p3_of_8_q_4_q, xout => redist330_xip1E_10_uid188_atan2Test_p3_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_p3_of_8(ADDSUB,751)@70 + 1
    xip1E_11_uid205_atan2Test_p3_of_8_s <= redist543_invSignOfSelectionSignal_uid204_atan2Test_q_2_q;
    xip1E_11_uid205_atan2Test_p3_of_8_cin <= xip1E_11_uid205_atan2Test_p2_of_8_c;
    xip1E_11_uid205_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & redist330_xip1E_10_uid188_atan2Test_p3_of_8_q_6_q) & redist543_invSignOfSelectionSignal_uid204_atan2Test_q_2_q(0);
    xip1E_11_uid205_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & xip1E_11_uid205_atan2Test_p3_of_8_cin(0);
    xip1E_11_uid205_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p3_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p3_of_8_a) + UNSIGNED(xip1E_11_uid205_atan2Test_p3_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p3_of_8_a) - UNSIGNED(xip1E_11_uid205_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p3_of_8_c(0) <= xip1E_11_uid205_atan2Test_p3_of_8_o(7);
    xip1E_11_uid205_atan2Test_p3_of_8_q <= xip1E_11_uid205_atan2Test_p3_of_8_o(6 downto 1);

    -- redist304_xip1E_11_uid205_atan2Test_p3_of_8_q_4(DELAY,2822)
    redist304_xip1E_11_uid205_atan2Test_p3_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_p3_of_8_q, xout => redist304_xip1E_11_uid205_atan2Test_p3_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2495)@75
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist304_xip1E_11_uid205_atan2Test_p3_of_8_q_4_q(4 downto 0));
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist304_xip1E_11_uid205_atan2Test_p3_of_8_q_4_q(5 downto 5));

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,2205)@70
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(xip1E_11_uid205_atan2Test_p2_of_8_q(5 downto 5));

    -- redist160_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b_5(DELAY,2678)
    redist160_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b, xout => redist160_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b_5_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,2207)@75
    yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b & redist160_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_0_b_5_q;

    -- redist299_yip1E_11_uid206_atan2Test_p1_of_7_q_6(DELAY,2817)
    redist299_yip1E_11_uid206_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_p1_of_7_q, xout => redist299_yip1E_11_uid206_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_p1_of_7(ADDSUB,797)@75 + 1
    yip1E_12_uid223_atan2Test_p1_of_7_s <= yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_0_b;
    yip1E_12_uid223_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & redist299_yip1E_11_uid206_atan2Test_p1_of_7_q_6_q);
    yip1E_12_uid223_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    yip1E_12_uid223_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_12_uid223_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_12_uid223_atan2Test_p1_of_7_s = "1") THEN
                    yip1E_12_uid223_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p1_of_7_a) + UNSIGNED(yip1E_12_uid223_atan2Test_p1_of_7_b));
                ELSE
                    yip1E_12_uid223_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p1_of_7_a) - UNSIGNED(yip1E_12_uid223_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_12_uid223_atan2Test_p1_of_7_c(0) <= yip1E_12_uid223_atan2Test_p1_of_7_o(6);
    yip1E_12_uid223_atan2Test_p1_of_7_q <= yip1E_12_uid223_atan2Test_p1_of_7_o(5 downto 0);

    -- redist544_invSignOfSelectionSignal_uid204_atan2Test_q_3(DELAY,3062)
    redist544_invSignOfSelectionSignal_uid204_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist543_invSignOfSelectionSignal_uid204_atan2Test_q_2_q, xout => redist544_invSignOfSelectionSignal_uid204_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2488)@71
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist309_yip1E_10_uid189_atan2Test_p6_of_7_q_4_q(3 downto 0));
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist309_yip1E_10_uid189_atan2Test_p6_of_7_q_4_q(5 downto 4));

    -- redist28_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2546)
    redist28_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist28_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,2076)@71
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist28_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist328_xip1E_10_uid188_atan2Test_p4_of_8_q_6(DELAY,2846)
    redist328_xip1E_10_uid188_atan2Test_p4_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist327_xip1E_10_uid188_atan2Test_p4_of_8_q_4_q, xout => redist328_xip1E_10_uid188_atan2Test_p4_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_p4_of_8(ADDSUB,752)@71 + 1
    xip1E_11_uid205_atan2Test_p4_of_8_s <= redist544_invSignOfSelectionSignal_uid204_atan2Test_q_3_q;
    xip1E_11_uid205_atan2Test_p4_of_8_cin <= xip1E_11_uid205_atan2Test_p3_of_8_c;
    xip1E_11_uid205_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & redist328_xip1E_10_uid188_atan2Test_p4_of_8_q_6_q) & redist544_invSignOfSelectionSignal_uid204_atan2Test_q_3_q(0);
    xip1E_11_uid205_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & xip1E_11_uid205_atan2Test_p4_of_8_cin(0);
    xip1E_11_uid205_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p4_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p4_of_8_a) + UNSIGNED(xip1E_11_uid205_atan2Test_p4_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p4_of_8_a) - UNSIGNED(xip1E_11_uid205_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p4_of_8_c(0) <= xip1E_11_uid205_atan2Test_p4_of_8_o(7);
    xip1E_11_uid205_atan2Test_p4_of_8_q <= xip1E_11_uid205_atan2Test_p4_of_8_o(6 downto 1);

    -- redist303_xip1E_11_uid205_atan2Test_p4_of_8_q_4(DELAY,2821)
    redist303_xip1E_11_uid205_atan2Test_p4_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_p4_of_8_q, xout => redist303_xip1E_11_uid205_atan2Test_p4_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select(BITSELECT,2496)@76
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist303_xip1E_11_uid205_atan2Test_p4_of_8_q_4_q(4 downto 0));
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist303_xip1E_11_uid205_atan2Test_p4_of_8_q_4_q(5 downto 5));

    -- redist20_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1(DELAY,2538)
    redist20_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c, xout => redist20_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,2210)@76
    yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_b & redist20_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c_1_q;

    -- redist298_yip1E_11_uid206_atan2Test_p2_of_7_q_6(DELAY,2816)
    redist298_yip1E_11_uid206_atan2Test_p2_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_p2_of_7_q, xout => redist298_yip1E_11_uid206_atan2Test_p2_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_p2_of_7(ADDSUB,798)@76 + 1
    yip1E_12_uid223_atan2Test_p2_of_7_s <= redist153_xMSB_uid214_atan2Test_tessel0_0_b_1_q;
    yip1E_12_uid223_atan2Test_p2_of_7_cin <= yip1E_12_uid223_atan2Test_p1_of_7_c;
    yip1E_12_uid223_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & redist298_yip1E_11_uid206_atan2Test_p2_of_7_q_6_q) & redist153_xMSB_uid214_atan2Test_tessel0_0_b_1_q(0);
    yip1E_12_uid223_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & yip1E_12_uid223_atan2Test_p2_of_7_cin(0);
    yip1E_12_uid223_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_12_uid223_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_12_uid223_atan2Test_p2_of_7_s = "1") THEN
                    yip1E_12_uid223_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p2_of_7_a) + UNSIGNED(yip1E_12_uid223_atan2Test_p2_of_7_b));
                ELSE
                    yip1E_12_uid223_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p2_of_7_a) - UNSIGNED(yip1E_12_uid223_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_12_uid223_atan2Test_p2_of_7_c(0) <= yip1E_12_uid223_atan2Test_p2_of_7_o(7);
    yip1E_12_uid223_atan2Test_p2_of_7_q <= yip1E_12_uid223_atan2Test_p2_of_7_o(6 downto 1);

    -- redist545_invSignOfSelectionSignal_uid204_atan2Test_q_4(DELAY,3063)
    redist545_invSignOfSelectionSignal_uid204_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist544_invSignOfSelectionSignal_uid204_atan2Test_q_3_q, xout => redist545_invSignOfSelectionSignal_uid204_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_2(BITSELECT,2079)@72
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_2_b <= STD_LOGIC_VECTOR(redist305_yip1E_10_uid189_atan2Test_p7_of_7_q_4_q(1 downto 1));

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,2078)@72
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(redist305_yip1E_10_uid189_atan2Test_p7_of_7_q_4_q(1 downto 0));

    -- redist27_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2545)
    redist27_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist27_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,2081)@72
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_2_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_2_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel4_1_b & redist27_xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist326_xip1E_10_uid188_atan2Test_p5_of_8_q_6(DELAY,2844)
    redist326_xip1E_10_uid188_atan2Test_p5_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist325_xip1E_10_uid188_atan2Test_p5_of_8_q_4_q, xout => redist326_xip1E_10_uid188_atan2Test_p5_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_p5_of_8(ADDSUB,753)@72 + 1
    xip1E_11_uid205_atan2Test_p5_of_8_s <= redist545_invSignOfSelectionSignal_uid204_atan2Test_q_4_q;
    xip1E_11_uid205_atan2Test_p5_of_8_cin <= xip1E_11_uid205_atan2Test_p4_of_8_c;
    xip1E_11_uid205_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & redist326_xip1E_10_uid188_atan2Test_p5_of_8_q_6_q) & redist545_invSignOfSelectionSignal_uid204_atan2Test_q_4_q(0);
    xip1E_11_uid205_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & xip1E_11_uid205_atan2Test_p5_of_8_cin(0);
    xip1E_11_uid205_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p5_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p5_of_8_a) + UNSIGNED(xip1E_11_uid205_atan2Test_p5_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p5_of_8_a) - UNSIGNED(xip1E_11_uid205_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p5_of_8_c(0) <= xip1E_11_uid205_atan2Test_p5_of_8_o(7);
    xip1E_11_uid205_atan2Test_p5_of_8_q <= xip1E_11_uid205_atan2Test_p5_of_8_o(6 downto 1);

    -- redist302_xip1E_11_uid205_atan2Test_p5_of_8_q_4(DELAY,2820)
    redist302_xip1E_11_uid205_atan2Test_p5_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_p5_of_8_q, xout => redist302_xip1E_11_uid205_atan2Test_p5_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select(BITSELECT,2497)@77
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist302_xip1E_11_uid205_atan2Test_p5_of_8_q_4_q(4 downto 0));
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist302_xip1E_11_uid205_atan2Test_p5_of_8_q_4_q(5 downto 5));

    -- redist19_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1(DELAY,2537)
    redist19_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c, xout => redist19_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,2213)@77
    yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_b & redist19_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel1_1_merged_bit_select_c_1_q;

    -- redist297_yip1E_11_uid206_atan2Test_p3_of_7_q_6(DELAY,2815)
    redist297_yip1E_11_uid206_atan2Test_p3_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_p3_of_7_q, xout => redist297_yip1E_11_uid206_atan2Test_p3_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_p3_of_7(ADDSUB,799)@77 + 1
    yip1E_12_uid223_atan2Test_p3_of_7_s <= redist154_xMSB_uid214_atan2Test_tessel0_0_b_2_q;
    yip1E_12_uid223_atan2Test_p3_of_7_cin <= yip1E_12_uid223_atan2Test_p2_of_7_c;
    yip1E_12_uid223_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & redist297_yip1E_11_uid206_atan2Test_p3_of_7_q_6_q) & redist154_xMSB_uid214_atan2Test_tessel0_0_b_2_q(0);
    yip1E_12_uid223_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & yip1E_12_uid223_atan2Test_p3_of_7_cin(0);
    yip1E_12_uid223_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_12_uid223_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_12_uid223_atan2Test_p3_of_7_s = "1") THEN
                    yip1E_12_uid223_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p3_of_7_a) + UNSIGNED(yip1E_12_uid223_atan2Test_p3_of_7_b));
                ELSE
                    yip1E_12_uid223_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p3_of_7_a) - UNSIGNED(yip1E_12_uid223_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_12_uid223_atan2Test_p3_of_7_c(0) <= yip1E_12_uid223_atan2Test_p3_of_7_o(7);
    yip1E_12_uid223_atan2Test_p3_of_7_q <= yip1E_12_uid223_atan2Test_p3_of_7_o(6 downto 1);

    -- redist546_invSignOfSelectionSignal_uid204_atan2Test_q_5(DELAY,3064)
    redist546_invSignOfSelectionSignal_uid204_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist545_invSignOfSelectionSignal_uid204_atan2Test_q_4_q, xout => redist546_invSignOfSelectionSignal_uid204_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,2082)@73
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(redist306_yip1E_10_uid189_atan2Test_p7_of_7_q_5_q(1 downto 1));

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,2088)@73
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist324_xip1E_10_uid188_atan2Test_p6_of_8_q_6(DELAY,2842)
    redist324_xip1E_10_uid188_atan2Test_p6_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist323_xip1E_10_uid188_atan2Test_p6_of_8_q_4_q, xout => redist324_xip1E_10_uid188_atan2Test_p6_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_p6_of_8(ADDSUB,754)@73 + 1
    xip1E_11_uid205_atan2Test_p6_of_8_s <= redist546_invSignOfSelectionSignal_uid204_atan2Test_q_5_q;
    xip1E_11_uid205_atan2Test_p6_of_8_cin <= xip1E_11_uid205_atan2Test_p5_of_8_c;
    xip1E_11_uid205_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & redist324_xip1E_10_uid188_atan2Test_p6_of_8_q_6_q) & redist546_invSignOfSelectionSignal_uid204_atan2Test_q_5_q(0);
    xip1E_11_uid205_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & xip1E_11_uid205_atan2Test_p6_of_8_cin(0);
    xip1E_11_uid205_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p6_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p6_of_8_a) + UNSIGNED(xip1E_11_uid205_atan2Test_p6_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p6_of_8_a) - UNSIGNED(xip1E_11_uid205_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p6_of_8_c(0) <= xip1E_11_uid205_atan2Test_p6_of_8_o(7);
    xip1E_11_uid205_atan2Test_p6_of_8_q <= xip1E_11_uid205_atan2Test_p6_of_8_o(6 downto 1);

    -- redist301_xip1E_11_uid205_atan2Test_p6_of_8_q_4(DELAY,2819)
    redist301_xip1E_11_uid205_atan2Test_p6_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_p6_of_8_q, xout => redist301_xip1E_11_uid205_atan2Test_p6_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select(BITSELECT,2498)@78
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist301_xip1E_11_uid205_atan2Test_p6_of_8_q_4_q(4 downto 0));
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist301_xip1E_11_uid205_atan2Test_p6_of_8_q_4_q(5 downto 5));

    -- redist18_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1(DELAY,2536)
    redist18_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c, xout => redist18_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,2216)@78
    yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_b & redist18_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel2_1_merged_bit_select_c_1_q;

    -- redist296_yip1E_11_uid206_atan2Test_p4_of_7_q_6(DELAY,2814)
    redist296_yip1E_11_uid206_atan2Test_p4_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_p4_of_7_q, xout => redist296_yip1E_11_uid206_atan2Test_p4_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_p4_of_7(ADDSUB,800)@78 + 1
    yip1E_12_uid223_atan2Test_p4_of_7_s <= redist155_xMSB_uid214_atan2Test_tessel0_0_b_3_q;
    yip1E_12_uid223_atan2Test_p4_of_7_cin <= yip1E_12_uid223_atan2Test_p3_of_7_c;
    yip1E_12_uid223_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & redist296_yip1E_11_uid206_atan2Test_p4_of_7_q_6_q) & redist155_xMSB_uid214_atan2Test_tessel0_0_b_3_q(0);
    yip1E_12_uid223_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & yip1E_12_uid223_atan2Test_p4_of_7_cin(0);
    yip1E_12_uid223_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_12_uid223_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_12_uid223_atan2Test_p4_of_7_s = "1") THEN
                    yip1E_12_uid223_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p4_of_7_a) + UNSIGNED(yip1E_12_uid223_atan2Test_p4_of_7_b));
                ELSE
                    yip1E_12_uid223_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p4_of_7_a) - UNSIGNED(yip1E_12_uid223_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_12_uid223_atan2Test_p4_of_7_c(0) <= yip1E_12_uid223_atan2Test_p4_of_7_o(7);
    yip1E_12_uid223_atan2Test_p4_of_7_q <= yip1E_12_uid223_atan2Test_p4_of_7_o(6 downto 1);

    -- redist547_invSignOfSelectionSignal_uid204_atan2Test_q_6(DELAY,3065)
    redist547_invSignOfSelectionSignal_uid204_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist546_invSignOfSelectionSignal_uid204_atan2Test_q_5_q, xout => redist547_invSignOfSelectionSignal_uid204_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,2095)@74
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel6_0_b;

    -- redist322_xip1E_10_uid188_atan2Test_p7_of_8_q_6(DELAY,2840)
    redist322_xip1E_10_uid188_atan2Test_p7_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist321_xip1E_10_uid188_atan2Test_p7_of_8_q_4_q, xout => redist322_xip1E_10_uid188_atan2Test_p7_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_p7_of_8(ADDSUB,755)@74 + 1
    xip1E_11_uid205_atan2Test_p7_of_8_s <= redist547_invSignOfSelectionSignal_uid204_atan2Test_q_6_q;
    xip1E_11_uid205_atan2Test_p7_of_8_cin <= xip1E_11_uid205_atan2Test_p6_of_8_c;
    xip1E_11_uid205_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & redist322_xip1E_10_uid188_atan2Test_p7_of_8_q_6_q) & redist547_invSignOfSelectionSignal_uid204_atan2Test_q_6_q(0);
    xip1E_11_uid205_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & xip1E_11_uid205_atan2Test_p7_of_8_cin(0);
    xip1E_11_uid205_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p7_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p7_of_8_a) + UNSIGNED(xip1E_11_uid205_atan2Test_p7_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(xip1E_11_uid205_atan2Test_p7_of_8_a) - UNSIGNED(xip1E_11_uid205_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p7_of_8_c(0) <= xip1E_11_uid205_atan2Test_p7_of_8_o(7);
    xip1E_11_uid205_atan2Test_p7_of_8_q <= xip1E_11_uid205_atan2Test_p7_of_8_o(6 downto 1);

    -- redist300_xip1E_11_uid205_atan2Test_p7_of_8_q_4(DELAY,2818)
    redist300_xip1E_11_uid205_atan2Test_p7_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_p7_of_8_q, xout => redist300_xip1E_11_uid205_atan2Test_p7_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select(BITSELECT,2499)@79
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(redist300_xip1E_11_uid205_atan2Test_p7_of_8_q_4_q(4 downto 0));
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(redist300_xip1E_11_uid205_atan2Test_p7_of_8_q_4_q(5 downto 5));

    -- redist17_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1(DELAY,2535)
    redist17_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c, xout => redist17_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,2219)@79
    yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_b & redist17_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel3_1_merged_bit_select_c_1_q;

    -- redist295_yip1E_11_uid206_atan2Test_p5_of_7_q_6(DELAY,2813)
    redist295_yip1E_11_uid206_atan2Test_p5_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_p5_of_7_q, xout => redist295_yip1E_11_uid206_atan2Test_p5_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_p5_of_7(ADDSUB,801)@79 + 1
    yip1E_12_uid223_atan2Test_p5_of_7_s <= redist156_xMSB_uid214_atan2Test_tessel0_0_b_4_q;
    yip1E_12_uid223_atan2Test_p5_of_7_cin <= yip1E_12_uid223_atan2Test_p4_of_7_c;
    yip1E_12_uid223_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & redist295_yip1E_11_uid206_atan2Test_p5_of_7_q_6_q) & redist156_xMSB_uid214_atan2Test_tessel0_0_b_4_q(0);
    yip1E_12_uid223_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & yip1E_12_uid223_atan2Test_p5_of_7_cin(0);
    yip1E_12_uid223_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_12_uid223_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_12_uid223_atan2Test_p5_of_7_s = "1") THEN
                    yip1E_12_uid223_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p5_of_7_a) + UNSIGNED(yip1E_12_uid223_atan2Test_p5_of_7_b));
                ELSE
                    yip1E_12_uid223_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p5_of_7_a) - UNSIGNED(yip1E_12_uid223_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_12_uid223_atan2Test_p5_of_7_c(0) <= yip1E_12_uid223_atan2Test_p5_of_7_o(7);
    yip1E_12_uid223_atan2Test_p5_of_7_q <= yip1E_12_uid223_atan2Test_p5_of_7_o(6 downto 1);

    -- redist548_invSignOfSelectionSignal_uid204_atan2Test_q_7(DELAY,3066)
    redist548_invSignOfSelectionSignal_uid204_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist547_invSignOfSelectionSignal_uid204_atan2Test_q_6_q, xout => redist548_invSignOfSelectionSignal_uid204_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist308_yip1E_10_uid189_atan2Test_p7_of_7_q_7(DELAY,2826)
    redist308_yip1E_10_uid189_atan2Test_p7_of_7_q_7 : dspba_delay
    GENERIC MAP ( width => 4, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist307_yip1E_10_uid189_atan2Test_p7_of_7_q_6_q, xout => redist308_yip1E_10_uid189_atan2Test_p7_of_7_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0(BITSELECT,2096)@75
    xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b <= STD_LOGIC_VECTOR(redist308_yip1E_10_uid189_atan2Test_p7_of_7_q_7_q(1 downto 1));

    -- xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,2102)@75
    xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b & xip1E_11_uid205_atan2Test_BitSelect_for_b_tessel7_0_b;

    -- redist171_xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b_2(DELAY,2689)
    redist171_xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b_2 : dspba_delay
    GENERIC MAP ( width => 4, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist171_xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- xip1E_11_uid205_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,2064)@75
    xip1E_11_uid205_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_2CostZeroPaddingA_uid45_atan2Test_q & redist171_xip1E_11_uid205_atan2Test_BitSelect_for_a_tessel7_0_b_2_q;

    -- xip1E_11_uid205_atan2Test_p8_of_8(ADDSUB,756)@75 + 1
    xip1E_11_uid205_atan2Test_p8_of_8_s <= redist548_invSignOfSelectionSignal_uid204_atan2Test_q_7_q;
    xip1E_11_uid205_atan2Test_p8_of_8_cin <= xip1E_11_uid205_atan2Test_p7_of_8_c;
    xip1E_11_uid205_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & xip1E_11_uid205_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist548_invSignOfSelectionSignal_uid204_atan2Test_q_7_q(0));
    xip1E_11_uid205_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_i_q(5)) & xip1E_11_uid205_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & xip1E_11_uid205_atan2Test_p8_of_8_cin(0));
    xip1E_11_uid205_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            xip1E_11_uid205_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (xip1E_11_uid205_atan2Test_p8_of_8_s = "1") THEN
                    xip1E_11_uid205_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_11_uid205_atan2Test_p8_of_8_a) + SIGNED(xip1E_11_uid205_atan2Test_p8_of_8_b));
                ELSE
                    xip1E_11_uid205_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(xip1E_11_uid205_atan2Test_p8_of_8_a) - SIGNED(xip1E_11_uid205_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    xip1E_11_uid205_atan2Test_p8_of_8_q <= xip1E_11_uid205_atan2Test_p8_of_8_o(6 downto 1);

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,2221)@76
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(xip1E_11_uid205_atan2Test_p8_of_8_q(3 downto 0));

    -- redist159_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b_4(DELAY,2677)
    redist159_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b_4 : dspba_delay
    GENERIC MAP ( width => 4, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b, xout => redist159_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist16_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1(DELAY,2534)
    redist16_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c, xout => redist16_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,2223)@80
    yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_2_merged_bit_select_b & redist159_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_1_b_4_q & redist16_yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel4_1_merged_bit_select_c_1_q;

    -- redist294_yip1E_11_uid206_atan2Test_p6_of_7_q_6(DELAY,2812)
    redist294_yip1E_11_uid206_atan2Test_p6_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_11_uid206_atan2Test_p6_of_7_q, xout => redist294_yip1E_11_uid206_atan2Test_p6_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_p6_of_7(ADDSUB,802)@80 + 1
    yip1E_12_uid223_atan2Test_p6_of_7_s <= redist157_xMSB_uid214_atan2Test_tessel0_0_b_5_q;
    yip1E_12_uid223_atan2Test_p6_of_7_cin <= yip1E_12_uid223_atan2Test_p5_of_7_c;
    yip1E_12_uid223_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & redist294_yip1E_11_uid206_atan2Test_p6_of_7_q_6_q) & redist157_xMSB_uid214_atan2Test_tessel0_0_b_5_q(0);
    yip1E_12_uid223_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & yip1E_12_uid223_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & yip1E_12_uid223_atan2Test_p6_of_7_cin(0);
    yip1E_12_uid223_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_12_uid223_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_12_uid223_atan2Test_p6_of_7_s = "1") THEN
                    yip1E_12_uid223_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p6_of_7_a) + UNSIGNED(yip1E_12_uid223_atan2Test_p6_of_7_b));
                ELSE
                    yip1E_12_uid223_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(yip1E_12_uid223_atan2Test_p6_of_7_a) - UNSIGNED(yip1E_12_uid223_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_12_uid223_atan2Test_p6_of_7_c(0) <= yip1E_12_uid223_atan2Test_p6_of_7_o(7);
    yip1E_12_uid223_atan2Test_p6_of_7_q <= yip1E_12_uid223_atan2Test_p6_of_7_o(6 downto 1);

    -- yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_2_merged_bit_select(BITSELECT,2507)
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_2_merged_bit_select_b <= STD_LOGIC_VECTOR(xip1E_4CostZeroPaddingA_uid76_atan2Test_q(0 downto 0));
    yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_2_merged_bit_select_c <= STD_LOGIC_VECTOR(xip1E_4CostZeroPaddingA_uid76_atan2Test_q(2 downto 1));

    -- redist161_yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_1_b_6(DELAY,2679)
    redist161_yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_1_b_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_0_b, xout => redist161_yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_1_b_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,2204)@81
    yip1E_12_uid223_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= redist161_yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_1_b_6_q & redist161_yip1E_12_uid223_atan2Test_BitSelect_for_a_tessel6_1_b_6_q;

    -- yip1E_12_uid223_atan2Test_p7_of_7(ADDSUB,803)@81 + 1
    yip1E_12_uid223_atan2Test_p7_of_7_s <= redist158_xMSB_uid214_atan2Test_tessel0_0_b_6_q;
    yip1E_12_uid223_atan2Test_p7_of_7_cin <= yip1E_12_uid223_atan2Test_p6_of_7_c;
    yip1E_12_uid223_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => yip1E_12_uid223_atan2Test_BitSelect_for_a_BitJoin_for_h_q(1)) & yip1E_12_uid223_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist158_xMSB_uid214_atan2Test_tessel0_0_b_6_q(0));
    yip1E_12_uid223_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR("0" & yip1E_12_uid223_atan2Test_BitSelect_for_b_tessel5_2_merged_bit_select_c) & yip1E_12_uid223_atan2Test_p7_of_7_cin(0));
    yip1E_12_uid223_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            yip1E_12_uid223_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (yip1E_12_uid223_atan2Test_p7_of_7_s = "1") THEN
                    yip1E_12_uid223_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_12_uid223_atan2Test_p7_of_7_a) + SIGNED(yip1E_12_uid223_atan2Test_p7_of_7_b));
                ELSE
                    yip1E_12_uid223_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(yip1E_12_uid223_atan2Test_p7_of_7_a) - SIGNED(yip1E_12_uid223_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    yip1E_12_uid223_atan2Test_p7_of_7_q <= yip1E_12_uid223_atan2Test_p7_of_7_o(2 downto 1);

    -- redist288_yip1E_12_uid223_atan2Test_p6_of_7_q_1(DELAY,2806)
    redist288_yip1E_12_uid223_atan2Test_p6_of_7_q_1 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_p6_of_7_q, xout => redist288_yip1E_12_uid223_atan2Test_p6_of_7_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist289_yip1E_12_uid223_atan2Test_p5_of_7_q_2(DELAY,2807)
    redist289_yip1E_12_uid223_atan2Test_p5_of_7_q_2 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_p5_of_7_q, xout => redist289_yip1E_12_uid223_atan2Test_p5_of_7_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist290_yip1E_12_uid223_atan2Test_p4_of_7_q_3(DELAY,2808)
    redist290_yip1E_12_uid223_atan2Test_p4_of_7_q_3 : dspba_delay
    GENERIC MAP ( width => 6, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_p4_of_7_q, xout => redist290_yip1E_12_uid223_atan2Test_p4_of_7_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist291_yip1E_12_uid223_atan2Test_p3_of_7_q_4(DELAY,2809)
    redist291_yip1E_12_uid223_atan2Test_p3_of_7_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_p3_of_7_q, xout => redist291_yip1E_12_uid223_atan2Test_p3_of_7_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist292_yip1E_12_uid223_atan2Test_p2_of_7_q_5(DELAY,2810)
    redist292_yip1E_12_uid223_atan2Test_p2_of_7_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_p2_of_7_q, xout => redist292_yip1E_12_uid223_atan2Test_p2_of_7_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist293_yip1E_12_uid223_atan2Test_p1_of_7_q_6(DELAY,2811)
    redist293_yip1E_12_uid223_atan2Test_p1_of_7_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => yip1E_12_uid223_atan2Test_p1_of_7_q, xout => redist293_yip1E_12_uid223_atan2Test_p1_of_7_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- yip1E_12_uid223_atan2Test_BitJoin_for_q(BITJOIN,804)@82
    yip1E_12_uid223_atan2Test_BitJoin_for_q_q <= yip1E_12_uid223_atan2Test_p7_of_7_q & redist288_yip1E_12_uid223_atan2Test_p6_of_7_q_1_q & redist289_yip1E_12_uid223_atan2Test_p5_of_7_q_2_q & redist290_yip1E_12_uid223_atan2Test_p4_of_7_q_3_q & redist291_yip1E_12_uid223_atan2Test_p3_of_7_q_4_q & redist292_yip1E_12_uid223_atan2Test_p2_of_7_q_5_q & redist293_yip1E_12_uid223_atan2Test_p1_of_7_q_6_q;

    -- yip1_12_uid229_atan2Test(BITSELECT,228)@82
    yip1_12_uid229_atan2Test_in <= STD_LOGIC_VECTOR(yip1E_12_uid223_atan2Test_BitJoin_for_q_q(35 downto 0));
    yip1_12_uid229_atan2Test_b <= STD_LOGIC_VECTOR(yip1_12_uid229_atan2Test_in(35 downto 0));

    -- xMSB_uid231_atan2Test(BITSELECT,230)@82
    xMSB_uid231_atan2Test_b <= STD_LOGIC_VECTOR(yip1_12_uid229_atan2Test_b(35 downto 35));

    -- invSignOfSelectionSignal_uid241_atan2Test(LOGICAL,240)@82
    invSignOfSelectionSignal_uid241_atan2Test_q <= not (xMSB_uid231_atan2Test_b);

    -- redist528_invSignOfSelectionSignal_uid241_atan2Test_q_1(DELAY,3046)
    redist528_invSignOfSelectionSignal_uid241_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid241_atan2Test_q, xout => redist528_invSignOfSelectionSignal_uid241_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist529_invSignOfSelectionSignal_uid241_atan2Test_q_2(DELAY,3047)
    redist529_invSignOfSelectionSignal_uid241_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist528_invSignOfSelectionSignal_uid241_atan2Test_q_1_q, xout => redist529_invSignOfSelectionSignal_uid241_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist530_invSignOfSelectionSignal_uid241_atan2Test_q_3(DELAY,3048)
    redist530_invSignOfSelectionSignal_uid241_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist529_invSignOfSelectionSignal_uid241_atan2Test_q_2_q, xout => redist530_invSignOfSelectionSignal_uid241_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist531_invSignOfSelectionSignal_uid241_atan2Test_q_4(DELAY,3049)
    redist531_invSignOfSelectionSignal_uid241_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist530_invSignOfSelectionSignal_uid241_atan2Test_q_3_q, xout => redist531_invSignOfSelectionSignal_uid241_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist532_invSignOfSelectionSignal_uid241_atan2Test_q_5(DELAY,3050)
    redist532_invSignOfSelectionSignal_uid241_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist531_invSignOfSelectionSignal_uid241_atan2Test_q_4_q, xout => redist532_invSignOfSelectionSignal_uid241_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist533_invSignOfSelectionSignal_uid241_atan2Test_q_6(DELAY,3051)
    redist533_invSignOfSelectionSignal_uid241_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist532_invSignOfSelectionSignal_uid241_atan2Test_q_5_q, xout => redist533_invSignOfSelectionSignal_uid241_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_12_uid237_atan2Test(CONSTANT,236)
    cstArcTan2Mi_12_uid237_atan2Test_q <= "0111111111111111111111111101010101";

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,2305)
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_12_uid237_atan2Test_q(5 downto 0));

    -- invSignOfSelectionSignal_uid224_atan2Test(LOGICAL,223)@81
    invSignOfSelectionSignal_uid224_atan2Test_q <= not (redist158_xMSB_uid214_atan2Test_tessel0_0_b_6_q);

    -- cstArcTan2Mi_11_uid220_atan2Test(CONSTANT,219)
    cstArcTan2Mi_11_uid220_atan2Test_q <= "011111111111111111111111010101011";

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,2253)
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_11_uid220_atan2Test_q(5 downto 0));

    -- redist549_invSignOfSelectionSignal_uid204_atan2Test_q_12(DELAY,3067)
    redist549_invSignOfSelectionSignal_uid204_atan2Test_q_12 : dspba_delay
    GENERIC MAP ( width => 1, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist548_invSignOfSelectionSignal_uid204_atan2Test_q_7_q, xout => redist549_invSignOfSelectionSignal_uid204_atan2Test_q_12_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_10_uid203_atan2Test(CONSTANT,202)
    cstArcTan2Mi_10_uid203_atan2Test_q <= "01111111111111111111110101010101";

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,2164)
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_10_uid203_atan2Test_q(5 downto 0));

    -- redist564_invSignOfSelectionSignal_uid187_atan2Test_q_18(DELAY,3082)
    redist564_invSignOfSelectionSignal_uid187_atan2Test_q_18 : dspba_delay
    GENERIC MAP ( width => 1, depth => 11, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist563_invSignOfSelectionSignal_uid187_atan2Test_q_7_q, xout => redist564_invSignOfSelectionSignal_uid187_atan2Test_q_18_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_9_uid186_atan2Test(CONSTANT,185)
    cstArcTan2Mi_9_uid186_atan2Test_q <= "0111111111111111111101010101011";

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,2024)
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_9_uid186_atan2Test_q(5 downto 0));

    -- redist578_invSignOfSelectionSignal_uid170_atan2Test_q_24(DELAY,3096)
    redist578_invSignOfSelectionSignal_uid170_atan2Test_q_24 : dspba_delay
    GENERIC MAP ( width => 1, depth => 17, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist577_invSignOfSelectionSignal_uid170_atan2Test_q_7_q, xout => redist578_invSignOfSelectionSignal_uid170_atan2Test_q_24_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_8_uid169_atan2Test(CONSTANT,168)
    cstArcTan2Mi_8_uid169_atan2Test_q <= "011111111111111111010101010101";

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1889)
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_8_uid169_atan2Test_q(5 downto 0));

    -- redist592_invSignOfSelectionSignal_uid153_atan2Test_q_30(DELAY,3110)
    redist592_invSignOfSelectionSignal_uid153_atan2Test_q_30 : dspba_delay
    GENERIC MAP ( width => 1, depth => 23, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist591_invSignOfSelectionSignal_uid153_atan2Test_q_7_q, xout => redist592_invSignOfSelectionSignal_uid153_atan2Test_q_30_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_7_uid152_atan2Test(CONSTANT,151)
    cstArcTan2Mi_7_uid152_atan2Test_q <= "01111111111111110101010101011";

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1756)
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_7_uid152_atan2Test_q(5 downto 0));

    -- redist606_invSignOfSelectionSignal_uid136_atan2Test_q_36(DELAY,3124)
    redist606_invSignOfSelectionSignal_uid136_atan2Test_q_36 : dspba_delay
    GENERIC MAP ( width => 1, depth => 29, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist605_invSignOfSelectionSignal_uid136_atan2Test_q_7_q, xout => redist606_invSignOfSelectionSignal_uid136_atan2Test_q_36_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_6_uid135_atan2Test(CONSTANT,134)
    cstArcTan2Mi_6_uid135_atan2Test_q <= "0111111111111101010101010111";

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1628)
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_6_uid135_atan2Test_q(5 downto 0));

    -- redist619_invSignOfSelectionSignal_uid115_atan2Test_q_42(DELAY,3137)
    redist619_invSignOfSelectionSignal_uid115_atan2Test_q_42 : dspba_delay
    GENERIC MAP ( width => 1, depth => 35, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist618_invSignOfSelectionSignal_uid115_atan2Test_q_7_q, xout => redist619_invSignOfSelectionSignal_uid115_atan2Test_q_42_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_5_uid114_atan2Test(CONSTANT,113)
    cstArcTan2Mi_5_uid114_atan2Test_q <= "011111111111010101010110111";

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1513)
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_5_uid114_atan2Test_q(5 downto 0));

    -- redist632_invSignOfSelectionSignal_uid94_atan2Test_q_48(DELAY,3150)
    redist632_invSignOfSelectionSignal_uid94_atan2Test_q_48 : dspba_delay
    GENERIC MAP ( width => 1, depth => 41, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist631_invSignOfSelectionSignal_uid94_atan2Test_q_7_q, xout => redist632_invSignOfSelectionSignal_uid94_atan2Test_q_48_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_4_uid93_atan2Test(CONSTANT,92)
    cstArcTan2Mi_4_uid93_atan2Test_q <= "01111111110101010110111011";

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1371)
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_4_uid93_atan2Test_q(5 downto 0));

    -- redist644_invSignOfSelectionSignal_uid75_atan2Test_q_54(DELAY,3162)
    redist644_invSignOfSelectionSignal_uid75_atan2Test_q_54 : dspba_delay
    GENERIC MAP ( width => 1, depth => 48, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist643_invSignOfSelectionSignal_uid75_atan2Test_q_6_q, xout => redist644_invSignOfSelectionSignal_uid75_atan2Test_q_54_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_3_uid74_atan2Test(CONSTANT,73)
    cstArcTan2Mi_3_uid74_atan2Test_q <= "0111111101010110111010101";

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1252)
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_3_uid74_atan2Test_q(5 downto 0));

    -- redist654_invSignOfSelectionSignal_uid56_atan2Test_q_59(DELAY,3172)
    redist654_invSignOfSelectionSignal_uid56_atan2Test_q_59 : dspba_delay
    GENERIC MAP ( width => 1, depth => 54, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist653_invSignOfSelectionSignal_uid56_atan2Test_q_5_q, xout => redist654_invSignOfSelectionSignal_uid56_atan2Test_q_59_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_2_uid55_atan2Test(CONSTANT,54)
    cstArcTan2Mi_2_uid55_atan2Test_q <= "011111010110110111011000";

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1146)
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_2_uid55_atan2Test_q(5 downto 0));

    -- redist664_invSignOfSelectionSignal_uid37_atan2Test_q_64(DELAY,3182)
    redist664_invSignOfSelectionSignal_uid37_atan2Test_q_64 : dspba_delay
    GENERIC MAP ( width => 1, depth => 59, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist663_invSignOfSelectionSignal_uid37_atan2Test_q_5_q, xout => redist664_invSignOfSelectionSignal_uid37_atan2Test_q_64_q, ena => en(0), clk => clk, aclr => areset );

    -- cstArcTan2Mi_1_uid36_atan2Test(CONSTANT,35)
    cstArcTan2Mi_1_uid36_atan2Test_q <= "01110110101100011001110";

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel0_0(BITSELECT,1044)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel0_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_1_uid36_atan2Test_q(5 downto 0));

    -- cstArcTan2Mi_0_uid22_atan2Test(CONSTANT,21)
    cstArcTan2Mi_0_uid22_atan2Test_q <= "0110010010000111111011";

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel0_1(BITSELECT,1032)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel0_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_0_uid22_atan2Test_q(3 downto 0));

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1033)@71
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel0_1_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_2sumAHighB_uid47_atan2Test_p1_of_5(ADDSUB,367)@71 + 1
    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_s <= redist664_invSignOfSelectionSignal_uid37_atan2Test_q_64_q;
    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_s = "1") THEN
                    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_a) + UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_b));
                ELSE
                    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_a) - UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_c(0) <= aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_o(6);
    aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_q <= aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_o(5 downto 0);

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2391)@72
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_q(3 downto 0));
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_q(5 downto 4));

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1132)@72
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_3sumAHighB_uid66_atan2Test_p1_of_5(ADDSUB,411)@72 + 1
    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_s <= redist654_invSignOfSelectionSignal_uid56_atan2Test_q_59_q;
    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_s = "1") THEN
                    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_a) + UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_b));
                ELSE
                    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_a) - UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_c(0) <= aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_o(6);
    aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_q <= aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_o(5 downto 0);

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2406)@73
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_q(3 downto 0));
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_q(5 downto 4));

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1238)@73
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_4sumAHighB_uid85_atan2Test_p1_of_5(ADDSUB,455)@73 + 1
    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_s <= redist644_invSignOfSelectionSignal_uid75_atan2Test_q_54_q;
    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_s = "1") THEN
                    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_a) + UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_b));
                ELSE
                    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_a) - UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_c(0) <= aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_o(6);
    aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_q <= aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_o(5 downto 0);

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2422)@74
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_q(3 downto 0));
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_q(5 downto 4));

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1355)@74
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_5sumAHighB_uid104_atan2Test_p1_of_6(ADDSUB,500)@74 + 1
    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_s <= redist632_invSignOfSelectionSignal_uid94_atan2Test_q_48_q;
    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_s = "1") THEN
                    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_a) + UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_b));
                ELSE
                    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_a) - UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_c(0) <= aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_o(6);
    aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_q <= aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_o(5 downto 0);

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2426)@75
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_q(3 downto 0));
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_q(5 downto 4));

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1496)@75
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_6sumAHighB_uid125_atan2Test_p1_of_6(ADDSUB,547)@75 + 1
    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_s <= redist619_invSignOfSelectionSignal_uid115_atan2Test_q_42_q;
    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_s = "1") THEN
                    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_a) + UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_b));
                ELSE
                    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_a) - UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_c(0) <= aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_o(6);
    aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_q <= aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_o(5 downto 0);

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2431)@76
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_q(3 downto 0));
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_q(5 downto 4));

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1611)@76
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_7sumAHighB_uid142_atan2Test_p1_of_6(ADDSUB,594)@76 + 1
    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_s <= redist606_invSignOfSelectionSignal_uid136_atan2Test_q_36_q;
    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_s = "1") THEN
                    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_a) + UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_b));
                ELSE
                    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_a) - UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_c(0) <= aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_o(6);
    aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_q <= aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_o(5 downto 0);

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2445)@77
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_q(3 downto 0));
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_q(5 downto 4));

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1737)@77
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_8sumAHighB_uid159_atan2Test_p1_of_7(ADDSUB,640)@77 + 1
    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_s <= redist592_invSignOfSelectionSignal_uid153_atan2Test_q_30_q;
    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_s = "1") THEN
                    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_a) + UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_b));
                ELSE
                    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_a) - UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_c(0) <= aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_o(6);
    aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_q <= aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_o(5 downto 0);

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2459)@78
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_q(3 downto 0));
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_q(5 downto 4));

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,1869)@78
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_9sumAHighB_uid176_atan2Test_p1_of_7(ADDSUB,687)@78 + 1
    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_s <= redist578_invSignOfSelectionSignal_uid170_atan2Test_q_24_q;
    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_s = "1") THEN
                    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_a) + UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_b));
                ELSE
                    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_a) - UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_c(0) <= aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_o(6);
    aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_q <= aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_o(5 downto 0);

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2474)@79
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_q(3 downto 0));
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_q(5 downto 4));

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,2004)@79
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_10sumAHighB_uid193_atan2Test_p1_of_7(ADDSUB,734)@79 + 1
    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_s <= redist564_invSignOfSelectionSignal_uid187_atan2Test_q_18_q;
    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_s = "1") THEN
                    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_a) + UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_b));
                ELSE
                    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_a) - UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_c(0) <= aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_o(6);
    aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_q <= aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_o(5 downto 0);

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2489)@80
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_q(3 downto 0));
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_q(5 downto 4));

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,2142)@80
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p1_of_8(ADDSUB,781)@80 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_s <= redist549_invSignOfSelectionSignal_uid204_atan2Test_q_12_q;
    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_a) + UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_a) - UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_c(0) <= aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_o(6);
    aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_o(5 downto 0);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2500)@81
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_q(3 downto 0));
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_q(5 downto 4));

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,2230)@81
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p1_of_8(ADDSUB,813)@81 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid224_atan2Test_q;
    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_a) + UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_a) - UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_c(0) <= aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_o(6);
    aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_o(5 downto 0);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2508)@82
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_q(3 downto 0));
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_q(5 downto 4));

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,2282)@82
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & aip1E_2CostZeroPaddingA_uid45_atan2Test_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p1_of_8(ADDSUB,830)@82 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_s <= invSignOfSelectionSignal_uid241_atan2Test_q;
    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel0_0_b);
    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_a) + UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_a) - UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_c(0) <= aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_o(6);
    aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_o(5 downto 0);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,2307)
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_12_uid237_atan2Test_q(11 downto 6));

    -- redist535_invSignOfSelectionSignal_uid224_atan2Test_q_1(DELAY,3053)
    redist535_invSignOfSelectionSignal_uid224_atan2Test_q_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => invSignOfSelectionSignal_uid224_atan2Test_q, xout => redist535_invSignOfSelectionSignal_uid224_atan2Test_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,2255)
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_11_uid220_atan2Test_q(11 downto 6));

    -- redist550_invSignOfSelectionSignal_uid204_atan2Test_q_13(DELAY,3068)
    redist550_invSignOfSelectionSignal_uid204_atan2Test_q_13 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist549_invSignOfSelectionSignal_uid204_atan2Test_q_12_q, xout => redist550_invSignOfSelectionSignal_uid204_atan2Test_q_13_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,2166)
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_10_uid203_atan2Test_q(11 downto 6));

    -- redist565_invSignOfSelectionSignal_uid187_atan2Test_q_19(DELAY,3083)
    redist565_invSignOfSelectionSignal_uid187_atan2Test_q_19 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist564_invSignOfSelectionSignal_uid187_atan2Test_q_18_q, xout => redist565_invSignOfSelectionSignal_uid187_atan2Test_q_19_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,2026)
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_9_uid186_atan2Test_q(11 downto 6));

    -- redist579_invSignOfSelectionSignal_uid170_atan2Test_q_25(DELAY,3097)
    redist579_invSignOfSelectionSignal_uid170_atan2Test_q_25 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist578_invSignOfSelectionSignal_uid170_atan2Test_q_24_q, xout => redist579_invSignOfSelectionSignal_uid170_atan2Test_q_25_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1891)
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_8_uid169_atan2Test_q(11 downto 6));

    -- redist593_invSignOfSelectionSignal_uid153_atan2Test_q_31(DELAY,3111)
    redist593_invSignOfSelectionSignal_uid153_atan2Test_q_31 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist592_invSignOfSelectionSignal_uid153_atan2Test_q_30_q, xout => redist593_invSignOfSelectionSignal_uid153_atan2Test_q_31_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1758)
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_7_uid152_atan2Test_q(11 downto 6));

    -- redist607_invSignOfSelectionSignal_uid136_atan2Test_q_37(DELAY,3125)
    redist607_invSignOfSelectionSignal_uid136_atan2Test_q_37 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist606_invSignOfSelectionSignal_uid136_atan2Test_q_36_q, xout => redist607_invSignOfSelectionSignal_uid136_atan2Test_q_37_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1630)
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_6_uid135_atan2Test_q(11 downto 6));

    -- redist620_invSignOfSelectionSignal_uid115_atan2Test_q_43(DELAY,3138)
    redist620_invSignOfSelectionSignal_uid115_atan2Test_q_43 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist619_invSignOfSelectionSignal_uid115_atan2Test_q_42_q, xout => redist620_invSignOfSelectionSignal_uid115_atan2Test_q_43_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1515)
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_5_uid114_atan2Test_q(11 downto 6));

    -- redist633_invSignOfSelectionSignal_uid94_atan2Test_q_49(DELAY,3151)
    redist633_invSignOfSelectionSignal_uid94_atan2Test_q_49 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist632_invSignOfSelectionSignal_uid94_atan2Test_q_48_q, xout => redist633_invSignOfSelectionSignal_uid94_atan2Test_q_49_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1373)
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_4_uid93_atan2Test_q(11 downto 6));

    -- redist645_invSignOfSelectionSignal_uid75_atan2Test_q_55(DELAY,3163)
    redist645_invSignOfSelectionSignal_uid75_atan2Test_q_55 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist644_invSignOfSelectionSignal_uid75_atan2Test_q_54_q, xout => redist645_invSignOfSelectionSignal_uid75_atan2Test_q_55_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1254)
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_3_uid74_atan2Test_q(11 downto 6));

    -- redist655_invSignOfSelectionSignal_uid56_atan2Test_q_60(DELAY,3173)
    redist655_invSignOfSelectionSignal_uid56_atan2Test_q_60 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist654_invSignOfSelectionSignal_uid56_atan2Test_q_59_q, xout => redist655_invSignOfSelectionSignal_uid56_atan2Test_q_60_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1148)
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_2_uid55_atan2Test_q(11 downto 6));

    -- redist665_invSignOfSelectionSignal_uid37_atan2Test_q_65(DELAY,3183)
    redist665_invSignOfSelectionSignal_uid37_atan2Test_q_65 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist664_invSignOfSelectionSignal_uid37_atan2Test_q_64_q, xout => redist665_invSignOfSelectionSignal_uid37_atan2Test_q_65_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel1_0(BITSELECT,1046)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_1_uid36_atan2Test_q(11 downto 6));

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel1_0(BITSELECT,1034)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel1_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_0_uid22_atan2Test_q(9 downto 4));

    -- aip1E_2sumAHighB_uid47_atan2Test_p2_of_5(ADDSUB,368)@72 + 1
    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_s <= redist665_invSignOfSelectionSignal_uid37_atan2Test_q_65_q;
    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_cin <= aip1E_2sumAHighB_uid47_atan2Test_p1_of_5_c;
    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel1_0_b) & redist665_invSignOfSelectionSignal_uid37_atan2Test_q_65_q(0);
    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_cin(0);
    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_s = "1") THEN
                    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_a) + UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_b));
                ELSE
                    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_a) - UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_c(0) <= aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_o(7);
    aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_q <= aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_o(6 downto 1);

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2392)@73
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_q(3 downto 0));
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_q(5 downto 4));

    -- redist124_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2642)
    redist124_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist124_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1135)@73
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist124_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_3sumAHighB_uid66_atan2Test_p2_of_5(ADDSUB,412)@73 + 1
    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_s <= redist655_invSignOfSelectionSignal_uid56_atan2Test_q_60_q;
    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_cin <= aip1E_3sumAHighB_uid66_atan2Test_p1_of_5_c;
    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist655_invSignOfSelectionSignal_uid56_atan2Test_q_60_q(0);
    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_cin(0);
    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_s = "1") THEN
                    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_a) + UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_b));
                ELSE
                    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_a) - UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_c(0) <= aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_o(7);
    aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_q <= aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_o(6 downto 1);

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2407)@74
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_q(3 downto 0));
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_q(5 downto 4));

    -- redist109_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2627)
    redist109_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist109_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1241)@74
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist109_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_4sumAHighB_uid85_atan2Test_p2_of_5(ADDSUB,456)@74 + 1
    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_s <= redist645_invSignOfSelectionSignal_uid75_atan2Test_q_55_q;
    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_cin <= aip1E_4sumAHighB_uid85_atan2Test_p1_of_5_c;
    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist645_invSignOfSelectionSignal_uid75_atan2Test_q_55_q(0);
    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_cin(0);
    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_s = "1") THEN
                    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_a) + UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_b));
                ELSE
                    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_a) - UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_c(0) <= aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_o(7);
    aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_q <= aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_o(6 downto 1);

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2423)@75
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_q(3 downto 0));
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_q(5 downto 4));

    -- redist93_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2611)
    redist93_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist93_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1358)@75
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist93_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_5sumAHighB_uid104_atan2Test_p2_of_6(ADDSUB,501)@75 + 1
    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_s <= redist633_invSignOfSelectionSignal_uid94_atan2Test_q_49_q;
    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_cin <= aip1E_5sumAHighB_uid104_atan2Test_p1_of_6_c;
    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist633_invSignOfSelectionSignal_uid94_atan2Test_q_49_q(0);
    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_cin(0);
    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_s = "1") THEN
                    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_a) + UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_b));
                ELSE
                    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_a) - UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_c(0) <= aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_o(7);
    aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_q <= aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_o(6 downto 1);

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2427)@76
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_q(3 downto 0));
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_q(5 downto 4));

    -- redist89_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2607)
    redist89_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist89_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1499)@76
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist89_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_6sumAHighB_uid125_atan2Test_p2_of_6(ADDSUB,548)@76 + 1
    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_s <= redist620_invSignOfSelectionSignal_uid115_atan2Test_q_43_q;
    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_cin <= aip1E_6sumAHighB_uid125_atan2Test_p1_of_6_c;
    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist620_invSignOfSelectionSignal_uid115_atan2Test_q_43_q(0);
    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_cin(0);
    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_s = "1") THEN
                    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_a) + UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_b));
                ELSE
                    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_a) - UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_c(0) <= aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_o(7);
    aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_q <= aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_o(6 downto 1);

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2432)@77
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_q(3 downto 0));
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_q(5 downto 4));

    -- redist84_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2602)
    redist84_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist84_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1614)@77
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist84_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_7sumAHighB_uid142_atan2Test_p2_of_6(ADDSUB,595)@77 + 1
    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_s <= redist607_invSignOfSelectionSignal_uid136_atan2Test_q_37_q;
    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_cin <= aip1E_7sumAHighB_uid142_atan2Test_p1_of_6_c;
    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist607_invSignOfSelectionSignal_uid136_atan2Test_q_37_q(0);
    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_cin(0);
    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_s = "1") THEN
                    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_a) + UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_b));
                ELSE
                    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_a) - UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_c(0) <= aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_o(7);
    aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_q <= aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_o(6 downto 1);

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2446)@78
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_q(3 downto 0));
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_q(5 downto 4));

    -- redist70_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2588)
    redist70_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist70_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1740)@78
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist70_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_8sumAHighB_uid159_atan2Test_p2_of_7(ADDSUB,641)@78 + 1
    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_s <= redist593_invSignOfSelectionSignal_uid153_atan2Test_q_31_q;
    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_cin <= aip1E_8sumAHighB_uid159_atan2Test_p1_of_7_c;
    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist593_invSignOfSelectionSignal_uid153_atan2Test_q_31_q(0);
    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_cin(0);
    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_s = "1") THEN
                    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_a) + UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_b));
                ELSE
                    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_a) - UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_c(0) <= aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_o(7);
    aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_q <= aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_o(6 downto 1);

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2460)@79
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_q(3 downto 0));
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_q(5 downto 4));

    -- redist56_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2574)
    redist56_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist56_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,1872)@79
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist56_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_9sumAHighB_uid176_atan2Test_p2_of_7(ADDSUB,688)@79 + 1
    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_s <= redist579_invSignOfSelectionSignal_uid170_atan2Test_q_25_q;
    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_cin <= aip1E_9sumAHighB_uid176_atan2Test_p1_of_7_c;
    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist579_invSignOfSelectionSignal_uid170_atan2Test_q_25_q(0);
    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_cin(0);
    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_s = "1") THEN
                    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_a) + UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_b));
                ELSE
                    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_a) - UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_c(0) <= aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_o(7);
    aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_q <= aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_o(6 downto 1);

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2475)@80
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_q(3 downto 0));
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_q(5 downto 4));

    -- redist41_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2559)
    redist41_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist41_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,2007)@80
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist41_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_10sumAHighB_uid193_atan2Test_p2_of_7(ADDSUB,735)@80 + 1
    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_s <= redist565_invSignOfSelectionSignal_uid187_atan2Test_q_19_q;
    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_cin <= aip1E_10sumAHighB_uid193_atan2Test_p1_of_7_c;
    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist565_invSignOfSelectionSignal_uid187_atan2Test_q_19_q(0);
    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_cin(0);
    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_s = "1") THEN
                    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_a) + UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_b));
                ELSE
                    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_a) - UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_c(0) <= aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_o(7);
    aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_q <= aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_o(6 downto 1);

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2490)@81
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_q(3 downto 0));
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_q(5 downto 4));

    -- redist26_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2544)
    redist26_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist26_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,2145)@81
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist26_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p2_of_8(ADDSUB,782)@81 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_s <= redist550_invSignOfSelectionSignal_uid204_atan2Test_q_13_q;
    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_cin <= aip1E_11sumAHighB_uid210_atan2Test_p1_of_8_c;
    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist550_invSignOfSelectionSignal_uid204_atan2Test_q_13_q(0);
    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_cin(0);
    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_a) + UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_a) - UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_c(0) <= aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_o(7);
    aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_o(6 downto 1);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2501)@82
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_q(3 downto 0));
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_q(5 downto 4));

    -- redist15_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2533)
    redist15_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist15_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,2233)@82
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist15_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p2_of_8(ADDSUB,814)@82 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_s <= redist535_invSignOfSelectionSignal_uid224_atan2Test_q_1_q;
    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_cin <= aip1E_12sumAHighB_uid227_atan2Test_p1_of_8_c;
    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist535_invSignOfSelectionSignal_uid224_atan2Test_q_1_q(0);
    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_cin(0);
    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_a) + UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_a) - UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_c(0) <= aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_o(7);
    aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2509)@83
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_q(3 downto 0));
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_q(5 downto 4));

    -- redist8_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2526)
    redist8_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist8_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,2285)@83
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist8_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p2_of_8(ADDSUB,831)@83 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_s <= redist528_invSignOfSelectionSignal_uid241_atan2Test_q_1_q;
    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_cin <= aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_c;
    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & redist528_invSignOfSelectionSignal_uid241_atan2Test_q_1_q(0);
    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel1_0_b) & aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_cin(0);
    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_a) + UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_a) - UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_c(0) <= aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_o(7);
    aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,2309)
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_12_uid237_atan2Test_q(17 downto 12));

    -- redist536_invSignOfSelectionSignal_uid224_atan2Test_q_2(DELAY,3054)
    redist536_invSignOfSelectionSignal_uid224_atan2Test_q_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist535_invSignOfSelectionSignal_uid224_atan2Test_q_1_q, xout => redist536_invSignOfSelectionSignal_uid224_atan2Test_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,2257)
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_11_uid220_atan2Test_q(17 downto 12));

    -- redist551_invSignOfSelectionSignal_uid204_atan2Test_q_14(DELAY,3069)
    redist551_invSignOfSelectionSignal_uid204_atan2Test_q_14 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist550_invSignOfSelectionSignal_uid204_atan2Test_q_13_q, xout => redist551_invSignOfSelectionSignal_uid204_atan2Test_q_14_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,2168)
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_10_uid203_atan2Test_q(17 downto 12));

    -- redist566_invSignOfSelectionSignal_uid187_atan2Test_q_20(DELAY,3084)
    redist566_invSignOfSelectionSignal_uid187_atan2Test_q_20 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist565_invSignOfSelectionSignal_uid187_atan2Test_q_19_q, xout => redist566_invSignOfSelectionSignal_uid187_atan2Test_q_20_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,2028)
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_9_uid186_atan2Test_q(17 downto 12));

    -- redist580_invSignOfSelectionSignal_uid170_atan2Test_q_26(DELAY,3098)
    redist580_invSignOfSelectionSignal_uid170_atan2Test_q_26 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist579_invSignOfSelectionSignal_uid170_atan2Test_q_25_q, xout => redist580_invSignOfSelectionSignal_uid170_atan2Test_q_26_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1893)
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_8_uid169_atan2Test_q(17 downto 12));

    -- redist594_invSignOfSelectionSignal_uid153_atan2Test_q_32(DELAY,3112)
    redist594_invSignOfSelectionSignal_uid153_atan2Test_q_32 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist593_invSignOfSelectionSignal_uid153_atan2Test_q_31_q, xout => redist594_invSignOfSelectionSignal_uid153_atan2Test_q_32_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1760)
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_7_uid152_atan2Test_q(17 downto 12));

    -- redist608_invSignOfSelectionSignal_uid136_atan2Test_q_38(DELAY,3126)
    redist608_invSignOfSelectionSignal_uid136_atan2Test_q_38 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist607_invSignOfSelectionSignal_uid136_atan2Test_q_37_q, xout => redist608_invSignOfSelectionSignal_uid136_atan2Test_q_38_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1632)
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_6_uid135_atan2Test_q(17 downto 12));

    -- redist621_invSignOfSelectionSignal_uid115_atan2Test_q_44(DELAY,3139)
    redist621_invSignOfSelectionSignal_uid115_atan2Test_q_44 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist620_invSignOfSelectionSignal_uid115_atan2Test_q_43_q, xout => redist621_invSignOfSelectionSignal_uid115_atan2Test_q_44_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1517)
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_5_uid114_atan2Test_q(17 downto 12));

    -- redist634_invSignOfSelectionSignal_uid94_atan2Test_q_50(DELAY,3152)
    redist634_invSignOfSelectionSignal_uid94_atan2Test_q_50 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist633_invSignOfSelectionSignal_uid94_atan2Test_q_49_q, xout => redist634_invSignOfSelectionSignal_uid94_atan2Test_q_50_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1375)
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_4_uid93_atan2Test_q(17 downto 12));

    -- redist646_invSignOfSelectionSignal_uid75_atan2Test_q_56(DELAY,3164)
    redist646_invSignOfSelectionSignal_uid75_atan2Test_q_56 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist645_invSignOfSelectionSignal_uid75_atan2Test_q_55_q, xout => redist646_invSignOfSelectionSignal_uid75_atan2Test_q_56_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1256)
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_3_uid74_atan2Test_q(17 downto 12));

    -- redist656_invSignOfSelectionSignal_uid56_atan2Test_q_61(DELAY,3174)
    redist656_invSignOfSelectionSignal_uid56_atan2Test_q_61 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist655_invSignOfSelectionSignal_uid56_atan2Test_q_60_q, xout => redist656_invSignOfSelectionSignal_uid56_atan2Test_q_61_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1150)
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_2_uid55_atan2Test_q(17 downto 12));

    -- redist666_invSignOfSelectionSignal_uid37_atan2Test_q_66(DELAY,3184)
    redist666_invSignOfSelectionSignal_uid37_atan2Test_q_66 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist665_invSignOfSelectionSignal_uid37_atan2Test_q_65_q, xout => redist666_invSignOfSelectionSignal_uid37_atan2Test_q_66_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel2_0(BITSELECT,1048)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_1_uid36_atan2Test_q(17 downto 12));

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel2_0(BITSELECT,1036)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel2_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_0_uid22_atan2Test_q(15 downto 10));

    -- aip1E_2sumAHighB_uid47_atan2Test_p3_of_5(ADDSUB,369)@73 + 1
    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_s <= redist666_invSignOfSelectionSignal_uid37_atan2Test_q_66_q;
    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_cin <= aip1E_2sumAHighB_uid47_atan2Test_p2_of_5_c;
    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel2_0_b) & redist666_invSignOfSelectionSignal_uid37_atan2Test_q_66_q(0);
    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_cin(0);
    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_s = "1") THEN
                    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_a) + UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_b));
                ELSE
                    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_a) - UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_c(0) <= aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_o(7);
    aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_q <= aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_o(6 downto 1);

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2393)@74
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_q(3 downto 0));
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_q(5 downto 4));

    -- redist123_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2641)
    redist123_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist123_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1138)@74
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist123_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_3sumAHighB_uid66_atan2Test_p3_of_5(ADDSUB,413)@74 + 1
    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_s <= redist656_invSignOfSelectionSignal_uid56_atan2Test_q_61_q;
    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_cin <= aip1E_3sumAHighB_uid66_atan2Test_p2_of_5_c;
    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist656_invSignOfSelectionSignal_uid56_atan2Test_q_61_q(0);
    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_cin(0);
    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_s = "1") THEN
                    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_a) + UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_b));
                ELSE
                    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_a) - UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_c(0) <= aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_o(7);
    aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_q <= aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_o(6 downto 1);

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2408)@75
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_q(3 downto 0));
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_q(5 downto 4));

    -- redist108_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2626)
    redist108_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist108_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1244)@75
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist108_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_4sumAHighB_uid85_atan2Test_p3_of_5(ADDSUB,457)@75 + 1
    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_s <= redist646_invSignOfSelectionSignal_uid75_atan2Test_q_56_q;
    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_cin <= aip1E_4sumAHighB_uid85_atan2Test_p2_of_5_c;
    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist646_invSignOfSelectionSignal_uid75_atan2Test_q_56_q(0);
    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_cin(0);
    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_s = "1") THEN
                    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_a) + UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_b));
                ELSE
                    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_a) - UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_c(0) <= aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_o(7);
    aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_q <= aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_o(6 downto 1);

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2424)@76
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_q(3 downto 0));
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_q(5 downto 4));

    -- redist92_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2610)
    redist92_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist92_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1361)@76
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist92_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_5sumAHighB_uid104_atan2Test_p3_of_6(ADDSUB,502)@76 + 1
    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_s <= redist634_invSignOfSelectionSignal_uid94_atan2Test_q_50_q;
    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_cin <= aip1E_5sumAHighB_uid104_atan2Test_p2_of_6_c;
    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist634_invSignOfSelectionSignal_uid94_atan2Test_q_50_q(0);
    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_cin(0);
    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_s = "1") THEN
                    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_a) + UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_b));
                ELSE
                    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_a) - UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_c(0) <= aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_o(7);
    aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_q <= aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_o(6 downto 1);

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2428)@77
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_q(3 downto 0));
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_q(5 downto 4));

    -- redist88_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2606)
    redist88_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist88_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1502)@77
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist88_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_6sumAHighB_uid125_atan2Test_p3_of_6(ADDSUB,549)@77 + 1
    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_s <= redist621_invSignOfSelectionSignal_uid115_atan2Test_q_44_q;
    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_cin <= aip1E_6sumAHighB_uid125_atan2Test_p2_of_6_c;
    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist621_invSignOfSelectionSignal_uid115_atan2Test_q_44_q(0);
    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_cin(0);
    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_s = "1") THEN
                    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_a) + UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_b));
                ELSE
                    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_a) - UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_c(0) <= aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_o(7);
    aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_q <= aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_o(6 downto 1);

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2433)@78
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_q(3 downto 0));
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_q(5 downto 4));

    -- redist83_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2601)
    redist83_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist83_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1617)@78
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist83_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_7sumAHighB_uid142_atan2Test_p3_of_6(ADDSUB,596)@78 + 1
    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_s <= redist608_invSignOfSelectionSignal_uid136_atan2Test_q_38_q;
    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_cin <= aip1E_7sumAHighB_uid142_atan2Test_p2_of_6_c;
    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist608_invSignOfSelectionSignal_uid136_atan2Test_q_38_q(0);
    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_cin(0);
    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_s = "1") THEN
                    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_a) + UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_b));
                ELSE
                    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_a) - UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_c(0) <= aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_o(7);
    aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_q <= aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_o(6 downto 1);

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2447)@79
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_q(3 downto 0));
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_q(5 downto 4));

    -- redist69_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2587)
    redist69_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist69_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1743)@79
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist69_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_8sumAHighB_uid159_atan2Test_p3_of_7(ADDSUB,642)@79 + 1
    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_s <= redist594_invSignOfSelectionSignal_uid153_atan2Test_q_32_q;
    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_cin <= aip1E_8sumAHighB_uid159_atan2Test_p2_of_7_c;
    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist594_invSignOfSelectionSignal_uid153_atan2Test_q_32_q(0);
    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_cin(0);
    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_s = "1") THEN
                    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_a) + UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_b));
                ELSE
                    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_a) - UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_c(0) <= aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_o(7);
    aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_q <= aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_o(6 downto 1);

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2461)@80
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_q(3 downto 0));
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_q(5 downto 4));

    -- redist55_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2573)
    redist55_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist55_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,1875)@80
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist55_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_9sumAHighB_uid176_atan2Test_p3_of_7(ADDSUB,689)@80 + 1
    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_s <= redist580_invSignOfSelectionSignal_uid170_atan2Test_q_26_q;
    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_cin <= aip1E_9sumAHighB_uid176_atan2Test_p2_of_7_c;
    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist580_invSignOfSelectionSignal_uid170_atan2Test_q_26_q(0);
    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_cin(0);
    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_s = "1") THEN
                    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_a) + UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_b));
                ELSE
                    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_a) - UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_c(0) <= aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_o(7);
    aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_q <= aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_o(6 downto 1);

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2476)@81
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_q(3 downto 0));
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_q(5 downto 4));

    -- redist40_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2558)
    redist40_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist40_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,2010)@81
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist40_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_10sumAHighB_uid193_atan2Test_p3_of_7(ADDSUB,736)@81 + 1
    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_s <= redist566_invSignOfSelectionSignal_uid187_atan2Test_q_20_q;
    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_cin <= aip1E_10sumAHighB_uid193_atan2Test_p2_of_7_c;
    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist566_invSignOfSelectionSignal_uid187_atan2Test_q_20_q(0);
    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_cin(0);
    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_s = "1") THEN
                    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_a) + UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_b));
                ELSE
                    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_a) - UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_c(0) <= aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_o(7);
    aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_q <= aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_o(6 downto 1);

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2491)@82
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_q(3 downto 0));
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_q(5 downto 4));

    -- redist25_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2543)
    redist25_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist25_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,2148)@82
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist25_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p3_of_8(ADDSUB,783)@82 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_s <= redist551_invSignOfSelectionSignal_uid204_atan2Test_q_14_q;
    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_cin <= aip1E_11sumAHighB_uid210_atan2Test_p2_of_8_c;
    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist551_invSignOfSelectionSignal_uid204_atan2Test_q_14_q(0);
    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_cin(0);
    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_a) + UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_a) - UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_c(0) <= aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_o(7);
    aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_o(6 downto 1);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2502)@83
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_q(3 downto 0));
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_q(5 downto 4));

    -- redist14_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2532)
    redist14_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist14_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,2236)@83
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist14_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p3_of_8(ADDSUB,815)@83 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_s <= redist536_invSignOfSelectionSignal_uid224_atan2Test_q_2_q;
    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_cin <= aip1E_12sumAHighB_uid227_atan2Test_p2_of_8_c;
    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist536_invSignOfSelectionSignal_uid224_atan2Test_q_2_q(0);
    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_cin(0);
    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_a) + UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_a) - UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_c(0) <= aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_o(7);
    aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select(BITSELECT,2510)@84
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_q(3 downto 0));
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_q(5 downto 4));

    -- redist7_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2525)
    redist7_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist7_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,2288)@84
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_b & redist7_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p3_of_8(ADDSUB,832)@84 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_s <= redist529_invSignOfSelectionSignal_uid241_atan2Test_q_2_q;
    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_cin <= aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_c;
    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & redist529_invSignOfSelectionSignal_uid241_atan2Test_q_2_q(0);
    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel2_0_b) & aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_cin(0);
    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_a) + UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_a) - UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_c(0) <= aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_o(7);
    aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,2311)
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_12_uid237_atan2Test_q(23 downto 18));

    -- redist537_invSignOfSelectionSignal_uid224_atan2Test_q_3(DELAY,3055)
    redist537_invSignOfSelectionSignal_uid224_atan2Test_q_3 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist536_invSignOfSelectionSignal_uid224_atan2Test_q_2_q, xout => redist537_invSignOfSelectionSignal_uid224_atan2Test_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,2259)
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_11_uid220_atan2Test_q(23 downto 18));

    -- redist552_invSignOfSelectionSignal_uid204_atan2Test_q_15(DELAY,3070)
    redist552_invSignOfSelectionSignal_uid204_atan2Test_q_15 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist551_invSignOfSelectionSignal_uid204_atan2Test_q_14_q, xout => redist552_invSignOfSelectionSignal_uid204_atan2Test_q_15_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,2170)
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_10_uid203_atan2Test_q(23 downto 18));

    -- redist567_invSignOfSelectionSignal_uid187_atan2Test_q_21(DELAY,3085)
    redist567_invSignOfSelectionSignal_uid187_atan2Test_q_21 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist566_invSignOfSelectionSignal_uid187_atan2Test_q_20_q, xout => redist567_invSignOfSelectionSignal_uid187_atan2Test_q_21_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,2030)
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_9_uid186_atan2Test_q(23 downto 18));

    -- redist581_invSignOfSelectionSignal_uid170_atan2Test_q_27(DELAY,3099)
    redist581_invSignOfSelectionSignal_uid170_atan2Test_q_27 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist580_invSignOfSelectionSignal_uid170_atan2Test_q_26_q, xout => redist581_invSignOfSelectionSignal_uid170_atan2Test_q_27_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1895)
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_8_uid169_atan2Test_q(23 downto 18));

    -- redist595_invSignOfSelectionSignal_uid153_atan2Test_q_33(DELAY,3113)
    redist595_invSignOfSelectionSignal_uid153_atan2Test_q_33 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist594_invSignOfSelectionSignal_uid153_atan2Test_q_32_q, xout => redist595_invSignOfSelectionSignal_uid153_atan2Test_q_33_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1762)
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_7_uid152_atan2Test_q(23 downto 18));

    -- redist609_invSignOfSelectionSignal_uid136_atan2Test_q_39(DELAY,3127)
    redist609_invSignOfSelectionSignal_uid136_atan2Test_q_39 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist608_invSignOfSelectionSignal_uid136_atan2Test_q_38_q, xout => redist609_invSignOfSelectionSignal_uid136_atan2Test_q_39_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1634)
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_6_uid135_atan2Test_q(23 downto 18));

    -- redist622_invSignOfSelectionSignal_uid115_atan2Test_q_45(DELAY,3140)
    redist622_invSignOfSelectionSignal_uid115_atan2Test_q_45 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist621_invSignOfSelectionSignal_uid115_atan2Test_q_44_q, xout => redist622_invSignOfSelectionSignal_uid115_atan2Test_q_45_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1519)
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_5_uid114_atan2Test_q(23 downto 18));

    -- redist635_invSignOfSelectionSignal_uid94_atan2Test_q_51(DELAY,3153)
    redist635_invSignOfSelectionSignal_uid94_atan2Test_q_51 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist634_invSignOfSelectionSignal_uid94_atan2Test_q_50_q, xout => redist635_invSignOfSelectionSignal_uid94_atan2Test_q_51_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1377)
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_4_uid93_atan2Test_q(23 downto 18));

    -- redist647_invSignOfSelectionSignal_uid75_atan2Test_q_57(DELAY,3165)
    redist647_invSignOfSelectionSignal_uid75_atan2Test_q_57 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist646_invSignOfSelectionSignal_uid75_atan2Test_q_56_q, xout => redist647_invSignOfSelectionSignal_uid75_atan2Test_q_57_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1258)
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_3_uid74_atan2Test_q(23 downto 18));

    -- redist657_invSignOfSelectionSignal_uid56_atan2Test_q_62(DELAY,3175)
    redist657_invSignOfSelectionSignal_uid56_atan2Test_q_62 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist656_invSignOfSelectionSignal_uid56_atan2Test_q_61_q, xout => redist657_invSignOfSelectionSignal_uid56_atan2Test_q_62_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1152)
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_2_uid55_atan2Test_q(23 downto 18));

    -- redist667_invSignOfSelectionSignal_uid37_atan2Test_q_67(DELAY,3185)
    redist667_invSignOfSelectionSignal_uid37_atan2Test_q_67 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist666_invSignOfSelectionSignal_uid37_atan2Test_q_66_q, xout => redist667_invSignOfSelectionSignal_uid37_atan2Test_q_67_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_1(BITSELECT,1051)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_1_uid36_atan2Test_q(22 downto 22));

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_0(BITSELECT,1050)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_1_uid36_atan2Test_q(22 downto 18));

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_e(BITJOIN,1052)@74
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_e_q <= aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_1_b & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_0_b;

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_1(BITSELECT,1039)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_0_uid22_atan2Test_q(21 downto 21));

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_0(BITSELECT,1038)
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_0_uid22_atan2Test_q(20 downto 16));

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1040)@74
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_1_b & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_0_b;

    -- aip1E_2sumAHighB_uid47_atan2Test_p4_of_5(ADDSUB,370)@74 + 1
    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_s <= redist667_invSignOfSelectionSignal_uid37_atan2Test_q_67_q;
    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_cin <= aip1E_2sumAHighB_uid47_atan2Test_p3_of_5_c;
    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist667_invSignOfSelectionSignal_uid37_atan2Test_q_67_q(0);
    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_e_q) & aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_cin(0);
    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_s = "1") THEN
                    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_a) + UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_b));
                ELSE
                    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_a) - UNSIGNED(aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_c(0) <= aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_o(7);
    aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_q <= aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_o(6 downto 1);

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2394)@75
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_q(3 downto 0));
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_q(5 downto 4));

    -- redist122_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2640)
    redist122_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist122_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1141)@75
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist122_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_3sumAHighB_uid66_atan2Test_p4_of_5(ADDSUB,414)@75 + 1
    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_s <= redist657_invSignOfSelectionSignal_uid56_atan2Test_q_62_q;
    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_cin <= aip1E_3sumAHighB_uid66_atan2Test_p3_of_5_c;
    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist657_invSignOfSelectionSignal_uid56_atan2Test_q_62_q(0);
    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_cin(0);
    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_s = "1") THEN
                    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_a) + UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_b));
                ELSE
                    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_a) - UNSIGNED(aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_c(0) <= aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_o(7);
    aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_q <= aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_o(6 downto 1);

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2409)@76
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_q(3 downto 0));
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_q(5 downto 4));

    -- redist107_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2625)
    redist107_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist107_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1247)@76
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist107_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_4sumAHighB_uid85_atan2Test_p4_of_5(ADDSUB,458)@76 + 1
    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_s <= redist647_invSignOfSelectionSignal_uid75_atan2Test_q_57_q;
    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_cin <= aip1E_4sumAHighB_uid85_atan2Test_p3_of_5_c;
    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_a <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist647_invSignOfSelectionSignal_uid75_atan2Test_q_57_q(0);
    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_b <= STD_LOGIC_VECTOR("0" & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_cin(0);
    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_s = "1") THEN
                    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_a) + UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_b));
                ELSE
                    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_a) - UNSIGNED(aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_c(0) <= aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_o(7);
    aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_q <= aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_o(6 downto 1);

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2425)@77
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_q(3 downto 0));
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_q(5 downto 4));

    -- redist91_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2609)
    redist91_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist91_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1364)@77
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist91_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_5sumAHighB_uid104_atan2Test_p4_of_6(ADDSUB,503)@77 + 1
    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_s <= redist635_invSignOfSelectionSignal_uid94_atan2Test_q_51_q;
    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_cin <= aip1E_5sumAHighB_uid104_atan2Test_p3_of_6_c;
    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist635_invSignOfSelectionSignal_uid94_atan2Test_q_51_q(0);
    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_cin(0);
    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_s = "1") THEN
                    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_a) + UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_b));
                ELSE
                    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_a) - UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_c(0) <= aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_o(7);
    aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_q <= aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_o(6 downto 1);

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2429)@78
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_q(3 downto 0));
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_q(5 downto 4));

    -- redist87_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2605)
    redist87_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist87_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1505)@78
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist87_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_6sumAHighB_uid125_atan2Test_p4_of_6(ADDSUB,550)@78 + 1
    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_s <= redist622_invSignOfSelectionSignal_uid115_atan2Test_q_45_q;
    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_cin <= aip1E_6sumAHighB_uid125_atan2Test_p3_of_6_c;
    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist622_invSignOfSelectionSignal_uid115_atan2Test_q_45_q(0);
    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_cin(0);
    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_s = "1") THEN
                    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_a) + UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_b));
                ELSE
                    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_a) - UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_c(0) <= aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_o(7);
    aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_q <= aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_o(6 downto 1);

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2434)@79
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_q(3 downto 0));
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_q(5 downto 4));

    -- redist82_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2600)
    redist82_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist82_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1620)@79
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist82_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_7sumAHighB_uid142_atan2Test_p4_of_6(ADDSUB,597)@79 + 1
    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_s <= redist609_invSignOfSelectionSignal_uid136_atan2Test_q_39_q;
    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_cin <= aip1E_7sumAHighB_uid142_atan2Test_p3_of_6_c;
    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist609_invSignOfSelectionSignal_uid136_atan2Test_q_39_q(0);
    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_cin(0);
    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_s = "1") THEN
                    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_a) + UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_b));
                ELSE
                    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_a) - UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_c(0) <= aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_o(7);
    aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_q <= aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_o(6 downto 1);

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2448)@80
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_q(3 downto 0));
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_q(5 downto 4));

    -- redist68_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2586)
    redist68_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist68_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1746)@80
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist68_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_8sumAHighB_uid159_atan2Test_p4_of_7(ADDSUB,643)@80 + 1
    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_s <= redist595_invSignOfSelectionSignal_uid153_atan2Test_q_33_q;
    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_cin <= aip1E_8sumAHighB_uid159_atan2Test_p3_of_7_c;
    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist595_invSignOfSelectionSignal_uid153_atan2Test_q_33_q(0);
    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_cin(0);
    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_s = "1") THEN
                    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_a) + UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_b));
                ELSE
                    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_a) - UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_c(0) <= aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_o(7);
    aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_q <= aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_o(6 downto 1);

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2462)@81
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_q(3 downto 0));
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_q(5 downto 4));

    -- redist54_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2572)
    redist54_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist54_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,1878)@81
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist54_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_9sumAHighB_uid176_atan2Test_p4_of_7(ADDSUB,690)@81 + 1
    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_s <= redist581_invSignOfSelectionSignal_uid170_atan2Test_q_27_q;
    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_cin <= aip1E_9sumAHighB_uid176_atan2Test_p3_of_7_c;
    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist581_invSignOfSelectionSignal_uid170_atan2Test_q_27_q(0);
    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_cin(0);
    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_s = "1") THEN
                    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_a) + UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_b));
                ELSE
                    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_a) - UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_c(0) <= aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_o(7);
    aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_q <= aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_o(6 downto 1);

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2477)@82
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_q(3 downto 0));
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_q(5 downto 4));

    -- redist39_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2557)
    redist39_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist39_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,2013)@82
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist39_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_10sumAHighB_uid193_atan2Test_p4_of_7(ADDSUB,737)@82 + 1
    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_s <= redist567_invSignOfSelectionSignal_uid187_atan2Test_q_21_q;
    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_cin <= aip1E_10sumAHighB_uid193_atan2Test_p3_of_7_c;
    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist567_invSignOfSelectionSignal_uid187_atan2Test_q_21_q(0);
    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_cin(0);
    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_s = "1") THEN
                    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_a) + UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_b));
                ELSE
                    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_a) - UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_c(0) <= aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_o(7);
    aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_q <= aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_o(6 downto 1);

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2492)@83
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_q(3 downto 0));
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_q(5 downto 4));

    -- redist24_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2542)
    redist24_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist24_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,2151)@83
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist24_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p4_of_8(ADDSUB,784)@83 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_s <= redist552_invSignOfSelectionSignal_uid204_atan2Test_q_15_q;
    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_cin <= aip1E_11sumAHighB_uid210_atan2Test_p3_of_8_c;
    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist552_invSignOfSelectionSignal_uid204_atan2Test_q_15_q(0);
    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_cin(0);
    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_a) + UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_a) - UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_c(0) <= aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_o(7);
    aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_o(6 downto 1);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2503)@84
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_q(3 downto 0));
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_q(5 downto 4));

    -- redist13_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2531)
    redist13_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist13_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,2239)@84
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist13_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p4_of_8(ADDSUB,816)@84 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_s <= redist537_invSignOfSelectionSignal_uid224_atan2Test_q_3_q;
    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_cin <= aip1E_12sumAHighB_uid227_atan2Test_p3_of_8_c;
    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist537_invSignOfSelectionSignal_uid224_atan2Test_q_3_q(0);
    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_cin(0);
    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_a) + UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_a) - UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_c(0) <= aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_o(7);
    aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select(BITSELECT,2511)@85
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_q(3 downto 0));
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_q(5 downto 4));

    -- redist6_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1(DELAY,2524)
    redist6_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c, xout => redist6_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_e(BITJOIN,2291)@85
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_e_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_b & redist6_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel2_1_merged_bit_select_c_1_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p4_of_8(ADDSUB,833)@85 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_s <= redist530_invSignOfSelectionSignal_uid241_atan2Test_q_3_q;
    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_cin <= aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_c;
    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_e_q) & redist530_invSignOfSelectionSignal_uid241_atan2Test_q_3_q(0);
    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel3_0_b) & aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_cin(0);
    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_a) + UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_a) - UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_c(0) <= aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_o(7);
    aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,2313)
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_12_uid237_atan2Test_q(29 downto 24));

    -- redist538_invSignOfSelectionSignal_uid224_atan2Test_q_4(DELAY,3056)
    redist538_invSignOfSelectionSignal_uid224_atan2Test_q_4 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist537_invSignOfSelectionSignal_uid224_atan2Test_q_3_q, xout => redist538_invSignOfSelectionSignal_uid224_atan2Test_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,2261)
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_11_uid220_atan2Test_q(29 downto 24));

    -- redist553_invSignOfSelectionSignal_uid204_atan2Test_q_16(DELAY,3071)
    redist553_invSignOfSelectionSignal_uid204_atan2Test_q_16 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist552_invSignOfSelectionSignal_uid204_atan2Test_q_15_q, xout => redist553_invSignOfSelectionSignal_uid204_atan2Test_q_16_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,2172)
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_10_uid203_atan2Test_q(29 downto 24));

    -- redist568_invSignOfSelectionSignal_uid187_atan2Test_q_22(DELAY,3086)
    redist568_invSignOfSelectionSignal_uid187_atan2Test_q_22 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist567_invSignOfSelectionSignal_uid187_atan2Test_q_21_q, xout => redist568_invSignOfSelectionSignal_uid187_atan2Test_q_22_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,2032)
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_9_uid186_atan2Test_q(29 downto 24));

    -- redist582_invSignOfSelectionSignal_uid170_atan2Test_q_28(DELAY,3100)
    redist582_invSignOfSelectionSignal_uid170_atan2Test_q_28 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist581_invSignOfSelectionSignal_uid170_atan2Test_q_27_q, xout => redist582_invSignOfSelectionSignal_uid170_atan2Test_q_28_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1897)
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_8_uid169_atan2Test_q(29 downto 24));

    -- redist596_invSignOfSelectionSignal_uid153_atan2Test_q_34(DELAY,3114)
    redist596_invSignOfSelectionSignal_uid153_atan2Test_q_34 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist595_invSignOfSelectionSignal_uid153_atan2Test_q_33_q, xout => redist596_invSignOfSelectionSignal_uid153_atan2Test_q_34_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1765)
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_7_uid152_atan2Test_q(28 downto 28));

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1764)
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_7_uid152_atan2Test_q(28 downto 24));

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1766)@81
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- redist610_invSignOfSelectionSignal_uid136_atan2Test_q_40(DELAY,3128)
    redist610_invSignOfSelectionSignal_uid136_atan2Test_q_40 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist609_invSignOfSelectionSignal_uid136_atan2Test_q_39_q, xout => redist610_invSignOfSelectionSignal_uid136_atan2Test_q_40_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1637)
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_6_uid135_atan2Test_q(27 downto 27));

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1636)
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_6_uid135_atan2Test_q(27 downto 24));

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1639)@80
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- redist623_invSignOfSelectionSignal_uid115_atan2Test_q_46(DELAY,3141)
    redist623_invSignOfSelectionSignal_uid115_atan2Test_q_46 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist622_invSignOfSelectionSignal_uid115_atan2Test_q_45_q, xout => redist623_invSignOfSelectionSignal_uid115_atan2Test_q_46_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1522)
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_5_uid114_atan2Test_q(26 downto 26));

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1521)
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_5_uid114_atan2Test_q(26 downto 24));

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1525)@79
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- redist636_invSignOfSelectionSignal_uid94_atan2Test_q_52(DELAY,3154)
    redist636_invSignOfSelectionSignal_uid94_atan2Test_q_52 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist635_invSignOfSelectionSignal_uid94_atan2Test_q_51_q, xout => redist636_invSignOfSelectionSignal_uid94_atan2Test_q_52_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1(BITSELECT,1380)
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_4_uid93_atan2Test_q(25 downto 25));

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1379)
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_4_uid93_atan2Test_q(25 downto 24));

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1384)@78
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- redist648_invSignOfSelectionSignal_uid75_atan2Test_q_58(DELAY,3166)
    redist648_invSignOfSelectionSignal_uid75_atan2Test_q_58 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist647_invSignOfSelectionSignal_uid75_atan2Test_q_57_q, xout => redist648_invSignOfSelectionSignal_uid75_atan2Test_q_58_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1260)
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_3_uid74_atan2Test_q(24 downto 24));

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1266)@77
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- redist658_invSignOfSelectionSignal_uid56_atan2Test_q_63(DELAY,3176)
    redist658_invSignOfSelectionSignal_uid56_atan2Test_q_63 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist657_invSignOfSelectionSignal_uid56_atan2Test_q_62_q, xout => redist658_invSignOfSelectionSignal_uid56_atan2Test_q_63_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel4_0(BITSELECT,1154)
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel4_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_2_uid55_atan2Test_q(23 downto 23));

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1158)@76
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel4_0_b & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_tessel4_0_b;

    -- redist668_invSignOfSelectionSignal_uid37_atan2Test_q_68(DELAY,3186)
    redist668_invSignOfSelectionSignal_uid37_atan2Test_q_68 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist667_invSignOfSelectionSignal_uid37_atan2Test_q_67_q, xout => redist668_invSignOfSelectionSignal_uid37_atan2Test_q_68_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_f(BITJOIN,1055)@75
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_f_q <= aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_1_b & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_tessel3_1_b;

    -- aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1043)@75
    aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_1_b & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_tessel3_1_b;

    -- aip1E_2sumAHighB_uid47_atan2Test_p5_of_5(ADDSUB,371)@75 + 1
    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_s <= redist668_invSignOfSelectionSignal_uid37_atan2Test_q_68_q;
    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_cin <= aip1E_2sumAHighB_uid47_atan2Test_p4_of_5_c;
    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_f_q(1)) & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist668_invSignOfSelectionSignal_uid37_atan2Test_q_68_q(0));
    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_f_q(1)) & aip1E_2sumAHighB_uid47_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_cin(0));
    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_s = "1") THEN
                    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_a) + SIGNED(aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_b));
                ELSE
                    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_a) - SIGNED(aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_q <= aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_o(2 downto 1);

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel4_1(BITSELECT,1143)@76
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel4_1_b <= STD_LOGIC_VECTOR(aip1E_2sumAHighB_uid47_atan2Test_p5_of_5_q(0 downto 0));

    -- redist121_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2639)
    redist121_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist121_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1145)@76
    aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel4_1_b & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel4_1_b & redist121_aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_3sumAHighB_uid66_atan2Test_p5_of_5(ADDSUB,415)@76 + 1
    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_s <= redist658_invSignOfSelectionSignal_uid56_atan2Test_q_63_q;
    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_cin <= aip1E_3sumAHighB_uid66_atan2Test_p4_of_5_c;
    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_f_q(3)) & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist658_invSignOfSelectionSignal_uid56_atan2Test_q_63_q(0));
    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_BitJoin_for_f_q(3)) & aip1E_3sumAHighB_uid66_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_cin(0));
    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_s = "1") THEN
                    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_a) + SIGNED(aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_b));
                ELSE
                    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_a) - SIGNED(aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_q <= aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_o(4 downto 1);

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_2(BITSELECT,1250)@77
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_2_b <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_q(2 downto 2));

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_1(BITSELECT,1249)@77
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_1_b <= STD_LOGIC_VECTOR(aip1E_3sumAHighB_uid66_atan2Test_p5_of_5_q(2 downto 0));

    -- redist106_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2624)
    redist106_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist106_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1251)@77
    aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_2_b & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel4_1_b & redist106_aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_4sumAHighB_uid85_atan2Test_p5_of_5(ADDSUB,459)@77 + 1
    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_s <= redist648_invSignOfSelectionSignal_uid75_atan2Test_q_58_q;
    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_cin <= aip1E_4sumAHighB_uid85_atan2Test_p4_of_5_c;
    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_f_q(5)) & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist648_invSignOfSelectionSignal_uid75_atan2Test_q_58_q(0));
    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_BitJoin_for_f_q(5)) & aip1E_4sumAHighB_uid85_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_cin(0));
    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_s = "1") THEN
                    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_a) + SIGNED(aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_b));
                ELSE
                    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_a) - SIGNED(aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_q <= aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_o(6 downto 1);

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel4_1(BITSELECT,1366)@78
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel4_1_b <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_q(3 downto 0));

    -- redist90_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2608)
    redist90_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist90_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1367)@78
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel4_1_b & redist90_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_5sumAHighB_uid104_atan2Test_p5_of_6(ADDSUB,504)@78 + 1
    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_s <= redist636_invSignOfSelectionSignal_uid94_atan2Test_q_52_q;
    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_cin <= aip1E_5sumAHighB_uid104_atan2Test_p4_of_6_c;
    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist636_invSignOfSelectionSignal_uid94_atan2Test_q_52_q(0);
    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_cin(0);
    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_s = "1") THEN
                    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_a) + UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_b));
                ELSE
                    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_a) - UNSIGNED(aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_c(0) <= aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_o(7);
    aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_q <= aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_o(6 downto 1);

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2430)@79
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_q(3 downto 0));
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_q(5 downto 4));

    -- redist86_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2604)
    redist86_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist86_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1508)@79
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist86_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_6sumAHighB_uid125_atan2Test_p5_of_6(ADDSUB,551)@79 + 1
    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_s <= redist623_invSignOfSelectionSignal_uid115_atan2Test_q_46_q;
    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_cin <= aip1E_6sumAHighB_uid125_atan2Test_p4_of_6_c;
    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist623_invSignOfSelectionSignal_uid115_atan2Test_q_46_q(0);
    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_cin(0);
    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_s = "1") THEN
                    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_a) + UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_b));
                ELSE
                    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_a) - UNSIGNED(aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_c(0) <= aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_o(7);
    aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_q <= aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_o(6 downto 1);

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2435)@80
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_q(3 downto 0));
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_q(5 downto 4));

    -- redist81_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2599)
    redist81_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist81_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1623)@80
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist81_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_7sumAHighB_uid142_atan2Test_p5_of_6(ADDSUB,598)@80 + 1
    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_s <= redist610_invSignOfSelectionSignal_uid136_atan2Test_q_40_q;
    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_cin <= aip1E_7sumAHighB_uid142_atan2Test_p4_of_6_c;
    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_a <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist610_invSignOfSelectionSignal_uid136_atan2Test_q_40_q(0);
    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_b <= STD_LOGIC_VECTOR("0" & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_cin(0);
    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_s = "1") THEN
                    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_a) + UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_b));
                ELSE
                    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_a) - UNSIGNED(aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_c(0) <= aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_o(7);
    aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_q <= aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_o(6 downto 1);

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2449)@81
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_q(3 downto 0));
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_q(5 downto 4));

    -- redist67_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2585)
    redist67_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist67_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1749)@81
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist67_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_8sumAHighB_uid159_atan2Test_p5_of_7(ADDSUB,644)@81 + 1
    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_s <= redist596_invSignOfSelectionSignal_uid153_atan2Test_q_34_q;
    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_cin <= aip1E_8sumAHighB_uid159_atan2Test_p4_of_7_c;
    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist596_invSignOfSelectionSignal_uid153_atan2Test_q_34_q(0);
    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_f_q) & aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_cin(0);
    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_s = "1") THEN
                    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_a) + UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_b));
                ELSE
                    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_a) - UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_c(0) <= aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_o(7);
    aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_q <= aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_o(6 downto 1);

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2463)@82
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_q(3 downto 0));
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_q(5 downto 4));

    -- redist53_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2571)
    redist53_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist53_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,1881)@82
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist53_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_9sumAHighB_uid176_atan2Test_p5_of_7(ADDSUB,691)@82 + 1
    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_s <= redist582_invSignOfSelectionSignal_uid170_atan2Test_q_28_q;
    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_cin <= aip1E_9sumAHighB_uid176_atan2Test_p4_of_7_c;
    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist582_invSignOfSelectionSignal_uid170_atan2Test_q_28_q(0);
    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel4_0_b) & aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_cin(0);
    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_s = "1") THEN
                    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_a) + UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_b));
                ELSE
                    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_a) - UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_c(0) <= aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_o(7);
    aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_q <= aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_o(6 downto 1);

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2478)@83
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_q(3 downto 0));
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_q(5 downto 4));

    -- redist38_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2556)
    redist38_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist38_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,2016)@83
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist38_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_10sumAHighB_uid193_atan2Test_p5_of_7(ADDSUB,738)@83 + 1
    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_s <= redist568_invSignOfSelectionSignal_uid187_atan2Test_q_22_q;
    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_cin <= aip1E_10sumAHighB_uid193_atan2Test_p4_of_7_c;
    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist568_invSignOfSelectionSignal_uid187_atan2Test_q_22_q(0);
    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel4_0_b) & aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_cin(0);
    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_s = "1") THEN
                    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_a) + UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_b));
                ELSE
                    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_a) - UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_c(0) <= aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_o(7);
    aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_q <= aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_o(6 downto 1);

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2493)@84
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_q(3 downto 0));
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_q(5 downto 4));

    -- redist23_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2541)
    redist23_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist23_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,2154)@84
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist23_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p5_of_8(ADDSUB,785)@84 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_s <= redist553_invSignOfSelectionSignal_uid204_atan2Test_q_16_q;
    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_cin <= aip1E_11sumAHighB_uid210_atan2Test_p4_of_8_c;
    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist553_invSignOfSelectionSignal_uid204_atan2Test_q_16_q(0);
    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel4_0_b) & aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_cin(0);
    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_a) + UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_a) - UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_c(0) <= aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_o(7);
    aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_o(6 downto 1);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2504)@85
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_q(3 downto 0));
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_q(5 downto 4));

    -- redist12_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2530)
    redist12_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist12_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,2242)@85
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist12_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p5_of_8(ADDSUB,817)@85 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_s <= redist538_invSignOfSelectionSignal_uid224_atan2Test_q_4_q;
    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_cin <= aip1E_12sumAHighB_uid227_atan2Test_p4_of_8_c;
    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist538_invSignOfSelectionSignal_uid224_atan2Test_q_4_q(0);
    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel4_0_b) & aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_cin(0);
    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_a) + UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_a) - UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_c(0) <= aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_o(7);
    aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select(BITSELECT,2512)@86
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_q(3 downto 0));
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_q(5 downto 4));

    -- redist5_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1(DELAY,2523)
    redist5_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c, xout => redist5_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_f(BITJOIN,2294)@86
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_f_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_b & redist5_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel3_1_merged_bit_select_c_1_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p5_of_8(ADDSUB,834)@86 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_s <= redist531_invSignOfSelectionSignal_uid241_atan2Test_q_4_q;
    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_cin <= aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_c;
    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_f_q) & redist531_invSignOfSelectionSignal_uid241_atan2Test_q_4_q(0);
    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel4_0_b) & aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_cin(0);
    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_a) + UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_a) - UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_c(0) <= aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_o(7);
    aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,2316)
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_12_uid237_atan2Test_q(33 downto 33));

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,2315)
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_12_uid237_atan2Test_q(33 downto 30));

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,2318)@87
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist539_invSignOfSelectionSignal_uid224_atan2Test_q_5(DELAY,3057)
    redist539_invSignOfSelectionSignal_uid224_atan2Test_q_5 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist538_invSignOfSelectionSignal_uid224_atan2Test_q_4_q, xout => redist539_invSignOfSelectionSignal_uid224_atan2Test_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,2264)
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_11_uid220_atan2Test_q(32 downto 32));

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,2263)
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_11_uid220_atan2Test_q(32 downto 30));

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,2267)@86
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist554_invSignOfSelectionSignal_uid204_atan2Test_q_17(DELAY,3072)
    redist554_invSignOfSelectionSignal_uid204_atan2Test_q_17 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist553_invSignOfSelectionSignal_uid204_atan2Test_q_16_q, xout => redist554_invSignOfSelectionSignal_uid204_atan2Test_q_17_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1(BITSELECT,2175)
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_10_uid203_atan2Test_q(31 downto 31));

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,2174)
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_10_uid203_atan2Test_q(31 downto 30));

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,2179)@85
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist569_invSignOfSelectionSignal_uid187_atan2Test_q_23(DELAY,3087)
    redist569_invSignOfSelectionSignal_uid187_atan2Test_q_23 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist568_invSignOfSelectionSignal_uid187_atan2Test_q_22_q, xout => redist569_invSignOfSelectionSignal_uid187_atan2Test_q_23_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,2034)
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_9_uid186_atan2Test_q(30 downto 30));

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,2040)@84
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist583_invSignOfSelectionSignal_uid170_atan2Test_q_29(DELAY,3101)
    redist583_invSignOfSelectionSignal_uid170_atan2Test_q_29 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist582_invSignOfSelectionSignal_uid170_atan2Test_q_28_q, xout => redist583_invSignOfSelectionSignal_uid170_atan2Test_q_29_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0(BITSELECT,1899)
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b <= STD_LOGIC_VECTOR(cstArcTan2Mi_8_uid169_atan2Test_q(29 downto 29));

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1905)@83
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist597_invSignOfSelectionSignal_uid153_atan2Test_q_35(DELAY,3115)
    redist597_invSignOfSelectionSignal_uid153_atan2Test_q_35 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist596_invSignOfSelectionSignal_uid153_atan2Test_q_34_q, xout => redist597_invSignOfSelectionSignal_uid153_atan2Test_q_35_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1773)@82
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b;

    -- redist611_invSignOfSelectionSignal_uid136_atan2Test_q_41(DELAY,3129)
    redist611_invSignOfSelectionSignal_uid136_atan2Test_q_41 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist610_invSignOfSelectionSignal_uid136_atan2Test_q_40_q, xout => redist611_invSignOfSelectionSignal_uid136_atan2Test_q_41_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1646)@81
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_tessel4_1_b;

    -- redist624_invSignOfSelectionSignal_uid115_atan2Test_q_47(DELAY,3142)
    redist624_invSignOfSelectionSignal_uid115_atan2Test_q_47 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist623_invSignOfSelectionSignal_uid115_atan2Test_q_46_q, xout => redist624_invSignOfSelectionSignal_uid115_atan2Test_q_47_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1530)@80
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_tessel4_1_b;

    -- redist637_invSignOfSelectionSignal_uid94_atan2Test_q_53(DELAY,3155)
    redist637_invSignOfSelectionSignal_uid94_atan2Test_q_53 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist636_invSignOfSelectionSignal_uid94_atan2Test_q_52_q, xout => redist637_invSignOfSelectionSignal_uid94_atan2Test_q_53_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_g(BITJOIN,1387)@79
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_g_q <= aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_tessel4_1_b;

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_0(BITSELECT,1368)@78
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_0_b <= STD_LOGIC_VECTOR(aip1E_4sumAHighB_uid85_atan2Test_p5_of_5_q(4 downto 4));

    -- redist236_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_1_b_1(DELAY,2754)
    redist236_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_1_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_0_b, xout => redist236_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_1_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1370)@79
    aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= redist236_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_1_b_1_q & redist236_aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_tessel5_1_b_1_q;

    -- aip1E_5sumAHighB_uid104_atan2Test_p6_of_6(ADDSUB,505)@79 + 1
    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_s <= redist637_invSignOfSelectionSignal_uid94_atan2Test_q_53_q;
    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_cin <= aip1E_5sumAHighB_uid104_atan2Test_p5_of_6_c;
    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_g_q(1)) & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist637_invSignOfSelectionSignal_uid94_atan2Test_q_53_q(0));
    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_g_q(1)) & aip1E_5sumAHighB_uid104_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_cin(0));
    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_s = "1") THEN
                    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_a) + SIGNED(aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_b));
                ELSE
                    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_a) - SIGNED(aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_q <= aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_o(2 downto 1);

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,1510)@80
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(aip1E_5sumAHighB_uid104_atan2Test_p6_of_6_q(0 downto 0));

    -- redist85_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2603)
    redist85_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist85_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1512)@80
    aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel5_1_b & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel5_1_b & redist85_aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_6sumAHighB_uid125_atan2Test_p6_of_6(ADDSUB,552)@80 + 1
    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_s <= redist624_invSignOfSelectionSignal_uid115_atan2Test_q_47_q;
    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_cin <= aip1E_6sumAHighB_uid125_atan2Test_p5_of_6_c;
    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_g_q(3)) & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist624_invSignOfSelectionSignal_uid115_atan2Test_q_47_q(0));
    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_g_q(3)) & aip1E_6sumAHighB_uid125_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_cin(0));
    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_s = "1") THEN
                    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_a) + SIGNED(aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_b));
                ELSE
                    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_a) - SIGNED(aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_q <= aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_o(4 downto 1);

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_2(BITSELECT,1626)@81
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_2_b <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_q(2 downto 2));

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,1625)@81
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(aip1E_6sumAHighB_uid125_atan2Test_p6_of_6_q(2 downto 0));

    -- redist80_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2598)
    redist80_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist80_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1627)@81
    aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_2_b & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel5_1_b & redist80_aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_7sumAHighB_uid142_atan2Test_p6_of_6(ADDSUB,599)@81 + 1
    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_s <= redist611_invSignOfSelectionSignal_uid136_atan2Test_q_41_q;
    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_cin <= aip1E_7sumAHighB_uid142_atan2Test_p5_of_6_c;
    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_g_q(5)) & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist611_invSignOfSelectionSignal_uid136_atan2Test_q_41_q(0));
    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_g_q(5)) & aip1E_7sumAHighB_uid142_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_cin(0));
    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_s = "1") THEN
                    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_a) + SIGNED(aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_b));
                ELSE
                    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_a) - SIGNED(aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_q <= aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_o(6 downto 1);

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel5_1(BITSELECT,1751)@82
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel5_1_b <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_q(3 downto 0));

    -- redist66_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2584)
    redist66_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist66_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1752)@82
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel5_1_b & redist66_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_8sumAHighB_uid159_atan2Test_p6_of_7(ADDSUB,645)@82 + 1
    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_s <= redist597_invSignOfSelectionSignal_uid153_atan2Test_q_35_q;
    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_cin <= aip1E_8sumAHighB_uid159_atan2Test_p5_of_7_c;
    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist597_invSignOfSelectionSignal_uid153_atan2Test_q_35_q(0);
    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_cin(0);
    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_s = "1") THEN
                    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_a) + UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_b));
                ELSE
                    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_a) - UNSIGNED(aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_c(0) <= aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_o(7);
    aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_q <= aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_o(6 downto 1);

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2464)@83
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_q(3 downto 0));
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_q(5 downto 4));

    -- redist52_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2570)
    redist52_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist52_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,1884)@83
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist52_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_9sumAHighB_uid176_atan2Test_p6_of_7(ADDSUB,692)@83 + 1
    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_s <= redist583_invSignOfSelectionSignal_uid170_atan2Test_q_29_q;
    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_cin <= aip1E_9sumAHighB_uid176_atan2Test_p5_of_7_c;
    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist583_invSignOfSelectionSignal_uid170_atan2Test_q_29_q(0);
    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_cin(0);
    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_s = "1") THEN
                    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_a) + UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_b));
                ELSE
                    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_a) - UNSIGNED(aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_c(0) <= aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_o(7);
    aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_q <= aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_o(6 downto 1);

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2479)@84
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_q(3 downto 0));
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_q(5 downto 4));

    -- redist37_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2555)
    redist37_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist37_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,2019)@84
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist37_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_10sumAHighB_uid193_atan2Test_p6_of_7(ADDSUB,739)@84 + 1
    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_s <= redist569_invSignOfSelectionSignal_uid187_atan2Test_q_23_q;
    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_cin <= aip1E_10sumAHighB_uid193_atan2Test_p5_of_7_c;
    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_a <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist569_invSignOfSelectionSignal_uid187_atan2Test_q_23_q(0);
    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_b <= STD_LOGIC_VECTOR("0" & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_cin(0);
    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_s = "1") THEN
                    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_a) + UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_b));
                ELSE
                    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_a) - UNSIGNED(aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_c(0) <= aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_o(7);
    aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_q <= aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_o(6 downto 1);

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2494)@85
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_q(3 downto 0));
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_q(5 downto 4));

    -- redist22_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2540)
    redist22_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist22_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,2157)@85
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist22_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p6_of_8(ADDSUB,786)@85 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_s <= redist554_invSignOfSelectionSignal_uid204_atan2Test_q_17_q;
    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_cin <= aip1E_11sumAHighB_uid210_atan2Test_p5_of_8_c;
    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist554_invSignOfSelectionSignal_uid204_atan2Test_q_17_q(0);
    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_cin(0);
    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_a) + UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_a) - UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_c(0) <= aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_o(7);
    aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_o(6 downto 1);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2505)@86
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_q(3 downto 0));
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_q(5 downto 4));

    -- redist11_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2529)
    redist11_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist11_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,2245)@86
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist11_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p6_of_8(ADDSUB,818)@86 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_s <= redist539_invSignOfSelectionSignal_uid224_atan2Test_q_5_q;
    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_cin <= aip1E_12sumAHighB_uid227_atan2Test_p5_of_8_c;
    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist539_invSignOfSelectionSignal_uid224_atan2Test_q_5_q(0);
    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_cin(0);
    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_a) + UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_a) - UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_c(0) <= aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_o(7);
    aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select(BITSELECT,2513)@87
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_q(3 downto 0));
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_q(5 downto 4));

    -- redist4_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1(DELAY,2522)
    redist4_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c, xout => redist4_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_g(BITJOIN,2297)@87
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_g_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_b & redist4_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel4_1_merged_bit_select_c_1_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p6_of_8(ADDSUB,835)@87 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_s <= redist532_invSignOfSelectionSignal_uid241_atan2Test_q_5_q;
    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_cin <= aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_c;
    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_g_q) & redist532_invSignOfSelectionSignal_uid241_atan2Test_q_5_q(0);
    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_cin(0);
    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_a) + UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_a) - UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_c(0) <= aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_o(7);
    aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,2325)@88
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_tessel5_1_b;

    -- redist540_invSignOfSelectionSignal_uid224_atan2Test_q_6(DELAY,3058)
    redist540_invSignOfSelectionSignal_uid224_atan2Test_q_6 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist539_invSignOfSelectionSignal_uid224_atan2Test_q_5_q, xout => redist540_invSignOfSelectionSignal_uid224_atan2Test_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,2274)@87
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b;

    -- redist555_invSignOfSelectionSignal_uid204_atan2Test_q_18(DELAY,3073)
    redist555_invSignOfSelectionSignal_uid204_atan2Test_q_18 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist554_invSignOfSelectionSignal_uid204_atan2Test_q_17_q, xout => redist555_invSignOfSelectionSignal_uid204_atan2Test_q_18_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,2186)@86
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b;

    -- redist570_invSignOfSelectionSignal_uid187_atan2Test_q_24(DELAY,3088)
    redist570_invSignOfSelectionSignal_uid187_atan2Test_q_24 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist569_invSignOfSelectionSignal_uid187_atan2Test_q_23_q, xout => redist570_invSignOfSelectionSignal_uid187_atan2Test_q_24_q, ena => en(0), clk => clk, aclr => areset );

    -- redist584_invSignOfSelectionSignal_uid170_atan2Test_q_30(DELAY,3102)
    redist584_invSignOfSelectionSignal_uid170_atan2Test_q_30 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist583_invSignOfSelectionSignal_uid170_atan2Test_q_29_q, xout => redist584_invSignOfSelectionSignal_uid170_atan2Test_q_30_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1910)@84
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_tessel5_0_b;

    -- redist598_invSignOfSelectionSignal_uid153_atan2Test_q_36(DELAY,3116)
    redist598_invSignOfSelectionSignal_uid153_atan2Test_q_36 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist597_invSignOfSelectionSignal_uid153_atan2Test_q_35_q, xout => redist598_invSignOfSelectionSignal_uid153_atan2Test_q_36_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_h(BITJOIN,1776)@83
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_h_q <= aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_tessel4_1_b;

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_0(BITSELECT,1753)@82
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_0_b <= STD_LOGIC_VECTOR(aip1E_7sumAHighB_uid142_atan2Test_p6_of_6_q(4 downto 4));

    -- redist187_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_1_b_1(DELAY,2705)
    redist187_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_1_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_0_b, xout => redist187_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_1_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1755)@83
    aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= redist187_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_1_b_1_q & redist187_aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_tessel6_1_b_1_q;

    -- aip1E_8sumAHighB_uid159_atan2Test_p7_of_7(ADDSUB,646)@83 + 1
    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_s <= redist598_invSignOfSelectionSignal_uid153_atan2Test_q_36_q;
    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_cin <= aip1E_8sumAHighB_uid159_atan2Test_p6_of_7_c;
    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_h_q(1)) & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist598_invSignOfSelectionSignal_uid153_atan2Test_q_36_q(0));
    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_h_q(1)) & aip1E_8sumAHighB_uid159_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_cin(0));
    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_s = "1") THEN
                    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_a) + SIGNED(aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_b));
                ELSE
                    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_a) - SIGNED(aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_q <= aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_o(2 downto 1);

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel6_1(BITSELECT,1886)@84
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel6_1_b <= STD_LOGIC_VECTOR(aip1E_8sumAHighB_uid159_atan2Test_p7_of_7_q(0 downto 0));

    -- redist51_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2569)
    redist51_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist51_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,1888)@84
    aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel6_1_b & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel6_1_b & redist51_aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- aip1E_9sumAHighB_uid176_atan2Test_p7_of_7(ADDSUB,693)@84 + 1
    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_s <= redist584_invSignOfSelectionSignal_uid170_atan2Test_q_30_q;
    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_cin <= aip1E_9sumAHighB_uid176_atan2Test_p6_of_7_c;
    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_h_q(3)) & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist584_invSignOfSelectionSignal_uid170_atan2Test_q_30_q(0));
    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_h_q(3)) & aip1E_9sumAHighB_uid176_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_cin(0));
    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_s = "1") THEN
                    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_a) + SIGNED(aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_b));
                ELSE
                    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_a) - SIGNED(aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_q <= aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_o(4 downto 1);

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_2(BITSELECT,2022)@85
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_2_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_q(2 downto 2));

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_1(BITSELECT,2021)@85
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_1_b <= STD_LOGIC_VECTOR(aip1E_9sumAHighB_uid176_atan2Test_p7_of_7_q(2 downto 0));

    -- redist36_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2554)
    redist36_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist36_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,2023)@85
    aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_2_b & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel6_1_b & redist36_aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- aip1E_10sumAHighB_uid193_atan2Test_p7_of_7(ADDSUB,740)@85 + 1
    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_s <= redist570_invSignOfSelectionSignal_uid187_atan2Test_q_24_q;
    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_cin <= aip1E_10sumAHighB_uid193_atan2Test_p6_of_7_c;
    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_h_q(5)) & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist570_invSignOfSelectionSignal_uid187_atan2Test_q_24_q(0));
    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_BitJoin_for_g_q(5)) & aip1E_10sumAHighB_uid193_atan2Test_BitSelect_for_b_BitJoin_for_g_q) & aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_cin(0));
    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_s = "1") THEN
                    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_a) + SIGNED(aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_b));
                ELSE
                    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_a) - SIGNED(aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_q <= aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_o(6 downto 1);

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel6_1(BITSELECT,2159)@86
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel6_1_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_q(3 downto 0));

    -- redist21_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2539)
    redist21_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist21_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,2160)@86
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel6_1_b & redist21_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p7_of_8(ADDSUB,787)@86 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_s <= redist555_invSignOfSelectionSignal_uid204_atan2Test_q_18_q;
    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_cin <= aip1E_11sumAHighB_uid210_atan2Test_p6_of_8_c;
    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist555_invSignOfSelectionSignal_uid204_atan2Test_q_18_q(0);
    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_cin(0);
    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_a) + UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_a) - UNSIGNED(aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_c(0) <= aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_o(7);
    aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_o(6 downto 1);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select(BITSELECT,2506)@87
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_q(3 downto 0));
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_q(5 downto 4));

    -- redist10_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2528)
    redist10_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist10_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,2248)@87
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_b & redist10_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p7_of_8(ADDSUB,819)@87 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_s <= redist540_invSignOfSelectionSignal_uid224_atan2Test_q_6_q;
    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_cin <= aip1E_12sumAHighB_uid227_atan2Test_p6_of_8_c;
    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist540_invSignOfSelectionSignal_uid224_atan2Test_q_6_q(0);
    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_cin(0);
    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_a) + UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_a) - UNSIGNED(aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_c(0) <= aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_o(7);
    aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_o(6 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select(BITSELECT,2514)@88
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_q(3 downto 0));
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_q(5 downto 4));

    -- redist3_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1(DELAY,2521)
    redist3_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c, xout => redist3_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_h(BITJOIN,2300)@88
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_h_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_b & redist3_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel5_1_merged_bit_select_c_1_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p7_of_8(ADDSUB,836)@88 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_s <= redist533_invSignOfSelectionSignal_uid241_atan2Test_q_6_q;
    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_cin <= aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_c;
    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_a <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_h_q) & redist533_invSignOfSelectionSignal_uid241_atan2Test_q_6_q(0);
    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_b <= STD_LOGIC_VECTOR("0" & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_cin(0);
    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_a) + UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_o <= STD_LOGIC_VECTOR(UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_a) - UNSIGNED(aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_c(0) <= aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_o(7);
    aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_o(6 downto 1);

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select(BITSELECT,2515)@89
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q(3 downto 0));
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q(5 downto 4));

    -- redist281_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_1(DELAY,2799)
    redist281_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_1 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q, xout => redist281_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_0(BITSELECT,2333)@89
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_0_b <= STD_LOGIC_VECTOR(redist281_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_1_q(5 downto 4));

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,2335)@89
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_b & alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_0_b;

    -- alphaPostRndhigh_uid254_atan2Test_p1_of_3(ADD,845)@89 + 1
    alphaPostRndhigh_uid254_atan2Test_p1_of_3_a <= STD_LOGIC_VECTOR("0" & alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    alphaPostRndhigh_uid254_atan2Test_p1_of_3_b <= STD_LOGIC_VECTOR("0" & alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    alphaPostRndhigh_uid254_atan2Test_p1_of_3_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            alphaPostRndhigh_uid254_atan2Test_p1_of_3_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                alphaPostRndhigh_uid254_atan2Test_p1_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(alphaPostRndhigh_uid254_atan2Test_p1_of_3_a) + UNSIGNED(alphaPostRndhigh_uid254_atan2Test_p1_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    alphaPostRndhigh_uid254_atan2Test_p1_of_3_c(0) <= alphaPostRndhigh_uid254_atan2Test_p1_of_3_o(6);
    alphaPostRndhigh_uid254_atan2Test_p1_of_3_q <= alphaPostRndhigh_uid254_atan2Test_p1_of_3_o(5 downto 0);

    -- redist534_invSignOfSelectionSignal_uid241_atan2Test_q_7(DELAY,3052)
    redist534_invSignOfSelectionSignal_uid241_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist533_invSignOfSelectionSignal_uid241_atan2Test_q_6_q, xout => redist534_invSignOfSelectionSignal_uid241_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- redist541_invSignOfSelectionSignal_uid224_atan2Test_q_7(DELAY,3059)
    redist541_invSignOfSelectionSignal_uid224_atan2Test_q_7 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist540_invSignOfSelectionSignal_uid224_atan2Test_q_6_q, xout => redist541_invSignOfSelectionSignal_uid224_atan2Test_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,2279)@88
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_tessel5_1_b;

    -- redist556_invSignOfSelectionSignal_uid204_atan2Test_q_19(DELAY,3074)
    redist556_invSignOfSelectionSignal_uid204_atan2Test_q_19 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist555_invSignOfSelectionSignal_uid204_atan2Test_q_18_q, xout => redist556_invSignOfSelectionSignal_uid204_atan2Test_q_19_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_i(BITJOIN,2189)@87
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_i_q <= aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_tessel5_1_b;

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_0(BITSELECT,2161)@86
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_0_b <= STD_LOGIC_VECTOR(aip1E_10sumAHighB_uid193_atan2Test_p7_of_7_q(4 downto 4));

    -- redist163_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_1_b_1(DELAY,2681)
    redist163_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_1_b_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_0_b, xout => redist163_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_1_b_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,2163)@87
    aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= redist163_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_1_b_1_q & redist163_aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_tessel7_1_b_1_q;

    -- aip1E_11sumAHighB_uid210_atan2Test_p8_of_8(ADDSUB,788)@87 + 1
    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_s <= redist556_invSignOfSelectionSignal_uid204_atan2Test_q_19_q;
    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_cin <= aip1E_11sumAHighB_uid210_atan2Test_p7_of_8_c;
    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_i_q(1)) & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist556_invSignOfSelectionSignal_uid204_atan2Test_q_19_q(0));
    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((2 downto 2 => aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_i_q(1)) & aip1E_11sumAHighB_uid210_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_cin(0));
    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_s = "1") THEN
                    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_a) + SIGNED(aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_b));
                ELSE
                    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_a) - SIGNED(aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_q <= aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_o(2 downto 1);

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel7_1(BITSELECT,2250)@88
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel7_1_b <= STD_LOGIC_VECTOR(aip1E_11sumAHighB_uid210_atan2Test_p8_of_8_q(0 downto 0));

    -- redist9_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1(DELAY,2527)
    redist9_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c, xout => redist9_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,2252)@88
    aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel7_1_b & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel7_1_b & redist9_aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1_q;

    -- aip1E_12sumAHighB_uid227_atan2Test_p8_of_8(ADDSUB,820)@88 + 1
    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_s <= redist541_invSignOfSelectionSignal_uid224_atan2Test_q_7_q;
    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_cin <= aip1E_12sumAHighB_uid227_atan2Test_p7_of_8_c;
    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_i_q(3)) & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist541_invSignOfSelectionSignal_uid224_atan2Test_q_7_q(0));
    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((4 downto 4 => aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_i_q(3)) & aip1E_12sumAHighB_uid227_atan2Test_BitSelect_for_b_BitJoin_for_i_q) & aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_cin(0));
    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_s = "1") THEN
                    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_a) + SIGNED(aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_b));
                ELSE
                    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_a) - SIGNED(aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_q <= aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_o(4 downto 1);

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_2(BITSELECT,2303)@89
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_2_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_q(2 downto 2));

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_1(BITSELECT,2302)@89
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_1_b <= STD_LOGIC_VECTOR(aip1E_12sumAHighB_uid227_atan2Test_p8_of_8_q(2 downto 0));

    -- redist2_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1(DELAY,2520)
    redist2_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c, xout => redist2_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_i(BITJOIN,2304)@89
    aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_i_q <= aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_2_b & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel7_1_b & redist2_aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_tessel6_1_merged_bit_select_c_1_q;

    -- aip1E_13sumAHighB_uid244_atan2Test_p8_of_8(ADDSUB,837)@89 + 1
    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_s <= redist534_invSignOfSelectionSignal_uid241_atan2Test_q_7_q;
    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_cin <= aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_c;
    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_a <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_i_q(5)) & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_a_BitJoin_for_i_q) & redist534_invSignOfSelectionSignal_uid241_atan2Test_q_7_q(0));
    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_b <= STD_LOGIC_VECTOR(STD_LOGIC_VECTOR((6 downto 6 => aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_h_q(5)) & aip1E_13sumAHighB_uid244_atan2Test_BitSelect_for_b_BitJoin_for_h_q) & aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_cin(0));
    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                IF (aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_s = "1") THEN
                    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_a) + SIGNED(aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_b));
                ELSE
                    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_o <= STD_LOGIC_VECTOR(SIGNED(aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_a) - SIGNED(aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_b));
                END IF;
            END IF;
        END IF;
    END PROCESS;
    aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_q <= aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_o(6 downto 1);

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select(BITSELECT,2516)@90
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_in <= STD_LOGIC_VECTOR(aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_q(4 downto 0));
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b <= STD_LOGIC_VECTOR(alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_in(3 downto 0));
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c <= STD_LOGIC_VECTOR(alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_in(4 downto 4));

    -- redist1_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1(DELAY,2519)
    redist1_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 2, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c, xout => redist1_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,2338)@90
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_b & redist1_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_q;

    -- alphaPostRndhigh_uid254_atan2Test_p2_of_3(ADD,846)@90 + 1
    alphaPostRndhigh_uid254_atan2Test_p2_of_3_cin <= alphaPostRndhigh_uid254_atan2Test_p1_of_3_c;
    alphaPostRndhigh_uid254_atan2Test_p2_of_3_a <= STD_LOGIC_VECTOR("0" & alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & '1';
    alphaPostRndhigh_uid254_atan2Test_p2_of_3_b <= STD_LOGIC_VECTOR("0" & alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c) & alphaPostRndhigh_uid254_atan2Test_p2_of_3_cin(0);
    alphaPostRndhigh_uid254_atan2Test_p2_of_3_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            alphaPostRndhigh_uid254_atan2Test_p2_of_3_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                alphaPostRndhigh_uid254_atan2Test_p2_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(alphaPostRndhigh_uid254_atan2Test_p2_of_3_a) + UNSIGNED(alphaPostRndhigh_uid254_atan2Test_p2_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    alphaPostRndhigh_uid254_atan2Test_p2_of_3_c(0) <= alphaPostRndhigh_uid254_atan2Test_p2_of_3_o(7);
    alphaPostRndhigh_uid254_atan2Test_p2_of_3_q <= alphaPostRndhigh_uid254_atan2Test_p2_of_3_o(6 downto 1);

    -- alphaPostRndhigh_uid254_atan2Test_UpperBits_for_b(CONSTANT,842)
    alphaPostRndhigh_uid254_atan2Test_UpperBits_for_b_q <= "0000000000000";

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select(BITSELECT,2517)
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_b <= STD_LOGIC_VECTOR(alphaPostRndhigh_uid254_atan2Test_UpperBits_for_b_q(4 downto 0));
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_c <= STD_LOGIC_VECTOR(alphaPostRndhigh_uid254_atan2Test_UpperBits_for_b_q(10 downto 5));
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_d <= STD_LOGIC_VECTOR(alphaPostRndhigh_uid254_atan2Test_UpperBits_for_b_q(12 downto 11));

    -- redist0_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1(DELAY,2518)
    redist0_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c, xout => redist0_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q, ena => en(0), clk => clk, aclr => areset );

    -- alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,2341)@91
    alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= GND_q & redist0_alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_tessel1_1_merged_bit_select_c_1_q;

    -- alphaPostRndhigh_uid254_atan2Test_p3_of_3(ADD,847)@91 + 1
    alphaPostRndhigh_uid254_atan2Test_p3_of_3_cin <= alphaPostRndhigh_uid254_atan2Test_p2_of_3_c;
    alphaPostRndhigh_uid254_atan2Test_p3_of_3_a <= STD_LOGIC_VECTOR("0" & alphaPostRndhigh_uid254_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & '1';
    alphaPostRndhigh_uid254_atan2Test_p3_of_3_b <= STD_LOGIC_VECTOR("0" & alphaPostRndhigh_uid254_atan2Test_BitSelect_for_b_tessel0_1_merged_bit_select_d) & alphaPostRndhigh_uid254_atan2Test_p3_of_3_cin(0);
    alphaPostRndhigh_uid254_atan2Test_p3_of_3_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            alphaPostRndhigh_uid254_atan2Test_p3_of_3_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                alphaPostRndhigh_uid254_atan2Test_p3_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(alphaPostRndhigh_uid254_atan2Test_p3_of_3_a) + UNSIGNED(alphaPostRndhigh_uid254_atan2Test_p3_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    alphaPostRndhigh_uid254_atan2Test_p3_of_3_q <= alphaPostRndhigh_uid254_atan2Test_p3_of_3_o(2 downto 1);

    -- redist278_alphaPostRndhigh_uid254_atan2Test_p2_of_3_q_1(DELAY,2796)
    redist278_alphaPostRndhigh_uid254_atan2Test_p2_of_3_q_1 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => alphaPostRndhigh_uid254_atan2Test_p2_of_3_q, xout => redist278_alphaPostRndhigh_uid254_atan2Test_p2_of_3_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist279_alphaPostRndhigh_uid254_atan2Test_p1_of_3_q_2(DELAY,2797)
    redist279_alphaPostRndhigh_uid254_atan2Test_p1_of_3_q_2 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => alphaPostRndhigh_uid254_atan2Test_p1_of_3_q, xout => redist279_alphaPostRndhigh_uid254_atan2Test_p1_of_3_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- alphaPostRndhigh_uid254_atan2Test_BitJoin_for_q(BITJOIN,848)@92
    alphaPostRndhigh_uid254_atan2Test_BitJoin_for_q_q <= alphaPostRndhigh_uid254_atan2Test_p3_of_3_q & redist278_alphaPostRndhigh_uid254_atan2Test_p2_of_3_q_1_q & redist279_alphaPostRndhigh_uid254_atan2Test_p1_of_3_q_2_q;

    -- redist280_aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q_1(DELAY,2798)
    redist280_aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q_1 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q, xout => redist280_aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist282_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_2(DELAY,2800)
    redist282_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_2 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => redist281_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_1_q, xout => redist282_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist283_aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q_3(DELAY,2801)
    redist283_aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q_3 : dspba_delay
    GENERIC MAP ( width => 6, depth => 3, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q, xout => redist283_aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q_3_q, ena => en(0), clk => clk, aclr => areset );

    -- redist284_aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q_4(DELAY,2802)
    redist284_aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q_4 : dspba_delay
    GENERIC MAP ( width => 6, depth => 4, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q, xout => redist284_aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q_4_q, ena => en(0), clk => clk, aclr => areset );

    -- redist285_aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q_5(DELAY,2803)
    redist285_aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q_5 : dspba_delay
    GENERIC MAP ( width => 6, depth => 5, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q, xout => redist285_aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q_5_q, ena => en(0), clk => clk, aclr => areset );

    -- redist286_aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q_6(DELAY,2804)
    redist286_aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q_6 : dspba_delay
    GENERIC MAP ( width => 6, depth => 6, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q, xout => redist286_aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q_6_q, ena => en(0), clk => clk, aclr => areset );

    -- redist287_aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q_7(DELAY,2805)
    redist287_aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q_7 : dspba_delay
    GENERIC MAP ( width => 6, depth => 7, reset_kind => "ASYNC" )
    PORT MAP ( xin => aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q, xout => redist287_aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q_7_q, ena => en(0), clk => clk, aclr => areset );

    -- aip1E_13sumAHighB_uid244_atan2Test_BitJoin_for_q(BITJOIN,838)@90
    aip1E_13sumAHighB_uid244_atan2Test_BitJoin_for_q_q <= aip1E_13sumAHighB_uid244_atan2Test_p8_of_8_q & redist280_aip1E_13sumAHighB_uid244_atan2Test_p7_of_8_q_1_q & redist282_aip1E_13sumAHighB_uid244_atan2Test_p6_of_8_q_2_q & redist283_aip1E_13sumAHighB_uid244_atan2Test_p5_of_8_q_3_q & redist284_aip1E_13sumAHighB_uid244_atan2Test_p4_of_8_q_4_q & redist285_aip1E_13sumAHighB_uid244_atan2Test_p3_of_8_q_5_q & redist286_aip1E_13sumAHighB_uid244_atan2Test_p2_of_8_q_6_q & redist287_aip1E_13sumAHighB_uid244_atan2Test_p1_of_8_q_7_q;

    -- aip1E_uid247_atan2Test(BITSELECT,246)@90
    aip1E_uid247_atan2Test_in <= STD_LOGIC_VECTOR(aip1E_13sumAHighB_uid244_atan2Test_BitJoin_for_q_q(46 downto 0));
    aip1E_uid247_atan2Test_b <= STD_LOGIC_VECTOR(aip1E_uid247_atan2Test_in(46 downto 0));

    -- alphaPreRnd_uid248_atan2Test(BITSELECT,247)@90
    alphaPreRnd_uid248_atan2Test_b <= aip1E_uid247_atan2Test_b(46 downto 33);

    -- lowRangeA_uid252_atan2Test(BITSELECT,251)@90
    lowRangeA_uid252_atan2Test_in <= alphaPreRnd_uid248_atan2Test_b(0 downto 0);
    lowRangeA_uid252_atan2Test_b <= lowRangeA_uid252_atan2Test_in(0 downto 0);

    -- redist527_lowRangeA_uid252_atan2Test_b_2(DELAY,3045)
    redist527_lowRangeA_uid252_atan2Test_b_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => lowRangeA_uid252_atan2Test_b, xout => redist527_lowRangeA_uid252_atan2Test_b_2_q, ena => en(0), clk => clk, aclr => areset );

    -- alphaPostRnd_uid255_atan2Test(BITJOIN,254)@92
    alphaPostRnd_uid255_atan2Test_q <= alphaPostRndhigh_uid254_atan2Test_BitJoin_for_q_q & redist527_lowRangeA_uid252_atan2Test_b_2_q;

    -- atanRes_uid256_atan2Test(BITSELECT,255)@92
    atanRes_uid256_atan2Test_in <= alphaPostRnd_uid255_atan2Test_q(13 downto 0);
    atanRes_uid256_atan2Test_b <= atanRes_uid256_atan2Test_in(13 downto 0);

    -- xNotZero_uid17_atan2Test(LOGICAL,16)@0 + 1
    xNotZero_uid17_atan2Test_qi <= "1" WHEN x /= "00000000000000000000000000000000" ELSE "0";
    xNotZero_uid17_atan2Test_delay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => xNotZero_uid17_atan2Test_qi, xout => xNotZero_uid17_atan2Test_q, ena => en(0), clk => clk, aclr => areset );

    -- redist669_xNotZero_uid17_atan2Test_q_92(DELAY,3187)
    redist669_xNotZero_uid17_atan2Test_q_92 : dspba_delay
    GENERIC MAP ( width => 1, depth => 91, reset_kind => "ASYNC" )
    PORT MAP ( xin => xNotZero_uid17_atan2Test_q, xout => redist669_xNotZero_uid17_atan2Test_q_92_q, ena => en(0), clk => clk, aclr => areset );

    -- xZero_uid18_atan2Test(LOGICAL,17)@92
    xZero_uid18_atan2Test_q <= not (redist669_xNotZero_uid17_atan2Test_q_92_q);

    -- yNotZero_uid15_atan2Test(LOGICAL,14)@0 + 1
    yNotZero_uid15_atan2Test_qi <= "1" WHEN y /= "00000000000000000000000000000000" ELSE "0";
    yNotZero_uid15_atan2Test_delay : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => yNotZero_uid15_atan2Test_qi, xout => yNotZero_uid15_atan2Test_q, ena => en(0), clk => clk, aclr => areset );

    -- redist670_yNotZero_uid15_atan2Test_q_92(DELAY,3188)
    redist670_yNotZero_uid15_atan2Test_q_92 : dspba_delay
    GENERIC MAP ( width => 1, depth => 91, reset_kind => "ASYNC" )
    PORT MAP ( xin => yNotZero_uid15_atan2Test_q, xout => redist670_yNotZero_uid15_atan2Test_q_92_q, ena => en(0), clk => clk, aclr => areset );

    -- yZero_uid16_atan2Test(LOGICAL,15)@92
    yZero_uid16_atan2Test_q <= not (redist670_yNotZero_uid15_atan2Test_q_92_q);

    -- concXZeroYZero_uid263_atan2Test(BITJOIN,262)@92
    concXZeroYZero_uid263_atan2Test_q <= xZero_uid18_atan2Test_q & yZero_uid16_atan2Test_q;

    -- atanResPostExc_uid264_atan2Test(MUX,263)@92 + 1
    atanResPostExc_uid264_atan2Test_s <= concXZeroYZero_uid263_atan2Test_q;
    atanResPostExc_uid264_atan2Test_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanResPostExc_uid264_atan2Test_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE (atanResPostExc_uid264_atan2Test_s) IS
                    WHEN "00" => atanResPostExc_uid264_atan2Test_q <= atanRes_uid256_atan2Test_b;
                    WHEN "01" => atanResPostExc_uid264_atan2Test_q <= cstZeroOutFormat_uid257_atan2Test_q;
                    WHEN "10" => atanResPostExc_uid264_atan2Test_q <= constPio2P2u_mergedSignalTM_uid261_atan2Test_q;
                    WHEN "11" => atanResPostExc_uid264_atan2Test_q <= cstZeroOutFormat_uid257_atan2Test_q;
                    WHEN OTHERS => atanResPostExc_uid264_atan2Test_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;

    -- constantZeroOutFormat_uid268_atan2Test(CONSTANT,267)
    constantZeroOutFormat_uid268_atan2Test_q <= "00000000000000";

    -- redist682_signX_uid7_atan2Test_b_93(DELAY,3200)
    redist682_signX_uid7_atan2Test_b_93 : dspba_delay
    GENERIC MAP ( width => 1, depth => 93, reset_kind => "ASYNC" )
    PORT MAP ( xin => signX_uid7_atan2Test_b, xout => redist682_signX_uid7_atan2Test_b_93_q, ena => en(0), clk => clk, aclr => areset );

    -- redist681_signY_uid8_atan2Test_b_93(DELAY,3199)
    redist681_signY_uid8_atan2Test_b_93 : dspba_delay
    GENERIC MAP ( width => 1, depth => 93, reset_kind => "ASYNC" )
    PORT MAP ( xin => signY_uid8_atan2Test_b, xout => redist681_signY_uid8_atan2Test_b_93_q, ena => en(0), clk => clk, aclr => areset );

    -- concSigns_uid265_atan2Test(BITJOIN,264)@93
    concSigns_uid265_atan2Test_q <= redist682_signX_uid7_atan2Test_b_93_q & redist681_signY_uid8_atan2Test_b_93_q;

    -- secondOperand_uid272_atan2Test(MUX,271)@93 + 1
    secondOperand_uid272_atan2Test_s <= concSigns_uid265_atan2Test_q;
    secondOperand_uid272_atan2Test_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            secondOperand_uid272_atan2Test_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE (secondOperand_uid272_atan2Test_s) IS
                    WHEN "00" => secondOperand_uid272_atan2Test_q <= constantZeroOutFormat_uid268_atan2Test_q;
                    WHEN "01" => secondOperand_uid272_atan2Test_q <= atanResPostExc_uid264_atan2Test_q;
                    WHEN "10" => secondOperand_uid272_atan2Test_q <= atanResPostExc_uid264_atan2Test_q;
                    WHEN "11" => secondOperand_uid272_atan2Test_q <= constPi_uid267_atan2Test_q;
                    WHEN OTHERS => secondOperand_uid272_atan2Test_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;

    -- outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select(BITSELECT,2370)@94
    outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_b <= STD_LOGIC_VECTOR(secondOperand_uid272_atan2Test_q(0 downto 0));
    outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_c <= STD_LOGIC_VECTOR(secondOperand_uid272_atan2Test_q(5 downto 1));
    outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d <= STD_LOGIC_VECTOR(secondOperand_uid272_atan2Test_q(6 downto 6));
    outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e <= STD_LOGIC_VECTOR(secondOperand_uid272_atan2Test_q(11 downto 7));
    outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f <= STD_LOGIC_VECTOR(secondOperand_uid272_atan2Test_q(12 downto 12));
    outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g <= STD_LOGIC_VECTOR(secondOperand_uid272_atan2Test_q(13 downto 13));

    -- outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_b(BITJOIN,2361)@94
    outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_b_q <= outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_c & outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_b;

    -- constPiP2u_uid266_atan2Test(CONSTANT,265)
    constPiP2u_uid266_atan2Test_q <= "11001001000111";

    -- constantZeroOutFormatP2u_uid269_atan2Test(CONSTANT,268)
    constantZeroOutFormatP2u_uid269_atan2Test_q <= "00000000000100";

    -- firstOperand_uid271_atan2Test(MUX,270)@93 + 1
    firstOperand_uid271_atan2Test_s <= concSigns_uid265_atan2Test_q;
    firstOperand_uid271_atan2Test_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            firstOperand_uid271_atan2Test_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE (firstOperand_uid271_atan2Test_s) IS
                    WHEN "00" => firstOperand_uid271_atan2Test_q <= atanResPostExc_uid264_atan2Test_q;
                    WHEN "01" => firstOperand_uid271_atan2Test_q <= constantZeroOutFormatP2u_uid269_atan2Test_q;
                    WHEN "10" => firstOperand_uid271_atan2Test_q <= constPiP2u_uid266_atan2Test_q;
                    WHEN "11" => firstOperand_uid271_atan2Test_q <= atanResPostExc_uid264_atan2Test_q;
                    WHEN OTHERS => firstOperand_uid271_atan2Test_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;

    -- outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select(BITSELECT,2369)@94
    outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_b <= STD_LOGIC_VECTOR(firstOperand_uid271_atan2Test_q(0 downto 0));
    outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_c <= STD_LOGIC_VECTOR(firstOperand_uid271_atan2Test_q(5 downto 1));
    outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d <= STD_LOGIC_VECTOR(firstOperand_uid271_atan2Test_q(6 downto 6));
    outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e <= STD_LOGIC_VECTOR(firstOperand_uid271_atan2Test_q(11 downto 7));
    outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f <= STD_LOGIC_VECTOR(firstOperand_uid271_atan2Test_q(12 downto 12));
    outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g <= STD_LOGIC_VECTOR(firstOperand_uid271_atan2Test_q(13 downto 13));

    -- outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_b(BITJOIN,2351)@94
    outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_b_q <= outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_c & outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_b;

    -- outResExtended_uid273_atan2Test_p1_of_3(SUB,855)@94 + 1
    outResExtended_uid273_atan2Test_p1_of_3_a <= STD_LOGIC_VECTOR("0" & outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_b_q);
    outResExtended_uid273_atan2Test_p1_of_3_b <= STD_LOGIC_VECTOR("0" & outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_b_q);
    outResExtended_uid273_atan2Test_p1_of_3_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            outResExtended_uid273_atan2Test_p1_of_3_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                outResExtended_uid273_atan2Test_p1_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(outResExtended_uid273_atan2Test_p1_of_3_a) - UNSIGNED(outResExtended_uid273_atan2Test_p1_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    outResExtended_uid273_atan2Test_p1_of_3_c(0) <= outResExtended_uid273_atan2Test_p1_of_3_o(6);
    outResExtended_uid273_atan2Test_p1_of_3_q <= outResExtended_uid273_atan2Test_p1_of_3_o(5 downto 0);

    -- redist146_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e_1(DELAY,2664)
    redist146_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e, xout => redist146_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist145_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d_1(DELAY,2663)
    redist145_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d, xout => redist145_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d_1_q, ena => en(0), clk => clk, aclr => areset );

    -- outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_c(BITJOIN,2364)@95
    outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_c_q <= redist146_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_e_1_q & redist145_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_d_1_q;

    -- redist150_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e_1(DELAY,2668)
    redist150_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e_1 : dspba_delay
    GENERIC MAP ( width => 5, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e, xout => redist150_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist149_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d_1(DELAY,2667)
    redist149_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d_1 : dspba_delay
    GENERIC MAP ( width => 1, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d, xout => redist149_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d_1_q, ena => en(0), clk => clk, aclr => areset );

    -- outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_c(BITJOIN,2354)@95
    outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_c_q <= redist150_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_e_1_q & redist149_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_d_1_q;

    -- outResExtended_uid273_atan2Test_p2_of_3(SUB,856)@95 + 1
    outResExtended_uid273_atan2Test_p2_of_3_cin <= outResExtended_uid273_atan2Test_p1_of_3_c;
    outResExtended_uid273_atan2Test_p2_of_3_a <= STD_LOGIC_VECTOR("0" & outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_c_q) & '0';
    outResExtended_uid273_atan2Test_p2_of_3_b <= STD_LOGIC_VECTOR("0" & outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_c_q) & outResExtended_uid273_atan2Test_p2_of_3_cin(0);
    outResExtended_uid273_atan2Test_p2_of_3_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            outResExtended_uid273_atan2Test_p2_of_3_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                outResExtended_uid273_atan2Test_p2_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(outResExtended_uid273_atan2Test_p2_of_3_a) - UNSIGNED(outResExtended_uid273_atan2Test_p2_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    outResExtended_uid273_atan2Test_p2_of_3_c(0) <= outResExtended_uid273_atan2Test_p2_of_3_o(7);
    outResExtended_uid273_atan2Test_p2_of_3_q <= outResExtended_uid273_atan2Test_p2_of_3_o(6 downto 1);

    -- redist148_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g_2(DELAY,2666)
    redist148_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g, xout => redist148_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist147_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f_2(DELAY,2665)
    redist147_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f, xout => redist147_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f_2_q, ena => en(0), clk => clk, aclr => areset );

    -- outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_d(BITJOIN,2368)@96
    outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_d_q <= GND_q & redist148_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_g_2_q & redist147_outResExtended_uid273_atan2Test_BitSelect_for_b_tessel0_0_merged_bit_select_f_2_q;

    -- redist152_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g_2(DELAY,2670)
    redist152_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g, xout => redist152_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g_2_q, ena => en(0), clk => clk, aclr => areset );

    -- redist151_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f_2(DELAY,2669)
    redist151_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f_2 : dspba_delay
    GENERIC MAP ( width => 1, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f, xout => redist151_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f_2_q, ena => en(0), clk => clk, aclr => areset );

    -- outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_d(BITJOIN,2358)@96
    outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_d_q <= GND_q & redist152_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_g_2_q & redist151_outResExtended_uid273_atan2Test_BitSelect_for_a_tessel0_0_merged_bit_select_f_2_q;

    -- outResExtended_uid273_atan2Test_p3_of_3(SUB,857)@96 + 1
    outResExtended_uid273_atan2Test_p3_of_3_cin <= outResExtended_uid273_atan2Test_p2_of_3_c;
    outResExtended_uid273_atan2Test_p3_of_3_a <= STD_LOGIC_VECTOR("0" & outResExtended_uid273_atan2Test_BitSelect_for_a_BitJoin_for_d_q) & '0';
    outResExtended_uid273_atan2Test_p3_of_3_b <= STD_LOGIC_VECTOR("0" & outResExtended_uid273_atan2Test_BitSelect_for_b_BitJoin_for_d_q) & outResExtended_uid273_atan2Test_p3_of_3_cin(0);
    outResExtended_uid273_atan2Test_p3_of_3_clkproc: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            outResExtended_uid273_atan2Test_p3_of_3_o <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                outResExtended_uid273_atan2Test_p3_of_3_o <= STD_LOGIC_VECTOR(UNSIGNED(outResExtended_uid273_atan2Test_p3_of_3_a) - UNSIGNED(outResExtended_uid273_atan2Test_p3_of_3_b));
            END IF;
        END IF;
    END PROCESS;
    outResExtended_uid273_atan2Test_p3_of_3_q <= outResExtended_uid273_atan2Test_p3_of_3_o(3 downto 1);

    -- redist276_outResExtended_uid273_atan2Test_p2_of_3_q_1(DELAY,2794)
    redist276_outResExtended_uid273_atan2Test_p2_of_3_q_1 : dspba_delay
    GENERIC MAP ( width => 6, depth => 1, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_p2_of_3_q, xout => redist276_outResExtended_uid273_atan2Test_p2_of_3_q_1_q, ena => en(0), clk => clk, aclr => areset );

    -- redist277_outResExtended_uid273_atan2Test_p1_of_3_q_2(DELAY,2795)
    redist277_outResExtended_uid273_atan2Test_p1_of_3_q_2 : dspba_delay
    GENERIC MAP ( width => 6, depth => 2, reset_kind => "ASYNC" )
    PORT MAP ( xin => outResExtended_uid273_atan2Test_p1_of_3_q, xout => redist277_outResExtended_uid273_atan2Test_p1_of_3_q_2_q, ena => en(0), clk => clk, aclr => areset );

    -- outResExtended_uid273_atan2Test_BitJoin_for_q(BITJOIN,858)@97
    outResExtended_uid273_atan2Test_BitJoin_for_q_q <= outResExtended_uid273_atan2Test_p3_of_3_q & redist276_outResExtended_uid273_atan2Test_p2_of_3_q_1_q & redist277_outResExtended_uid273_atan2Test_p1_of_3_q_2_q;

    -- atanResPostRR_uid274_atan2Test(BITSELECT,273)@97
    atanResPostRR_uid274_atan2Test_b <= STD_LOGIC_VECTOR(outResExtended_uid273_atan2Test_BitJoin_for_q_q(14 downto 2));

    -- xOut(GPOUT,4)@97
    q <= atanResPostRR_uid274_atan2Test_b;

END normal;
