a simple FIFO in Verilog, implemented using a circular buffer.
This version:

Has parameterizable depth and width.

Uses a single clock.

Supports one write and one read per cycle.

Has full and empty flags.
