{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 19:31:37 2013 " "Info: Processing started: Mon Jan 21 19:31:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab1.bdf" "" { Schematic "C:/Users/Deborah/Desktop/Unb/MP/lab1/lab1.bdf" { { 64 32 200 80 "CLOCK_50" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 147.36 MHz 6.786 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 147.36 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 6.786 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.179 ns + Longest register register " "Info: + Longest register to register delay is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X33_Y21_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N19; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.376 ns) 0.694 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X33_Y21_N16 2 " "Info: 2: + IC(0.318 ns) + CELL(0.376 ns) = 0.694 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 1.231 ns sld_hub:auto_hub\|tdo~5 3 COMB LCCOMB_X33_Y21_N2 1 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.231 ns; Loc. = LCCOMB_X33_Y21_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.416 ns) 1.902 ns sld_hub:auto_hub\|tdo~8 4 COMB LCCOMB_X33_Y21_N28 1 " "Info: 4: + IC(0.255 ns) + CELL(0.416 ns) = 1.902 ns; Loc. = LCCOMB_X33_Y21_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.300 ns sld_hub:auto_hub\|tdo~9 5 COMB LCCOMB_X33_Y21_N6 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.300 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.697 ns sld_hub:auto_hub\|tdo~6 6 COMB LCCOMB_X33_Y21_N12 1 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 2.697 ns; Loc. = LCCOMB_X33_Y21_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.095 ns sld_hub:auto_hub\|tdo~7 7 COMB LCCOMB_X33_Y21_N24 1 " "Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 3.095 ns; Loc. = LCCOMB_X33_Y21_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.179 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X33_Y21_N25 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.179 ns; Loc. = LCFF_X33_Y21_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 50.36 % ) " "Info: Total cell delay = 1.601 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.578 ns ( 49.64 % ) " "Info: Total interconnect delay = 1.578 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.318ns 0.262ns 0.255ns 0.248ns 0.247ns 0.248ns 0.000ns } { 0.000ns 0.376ns 0.275ns 0.416ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.423 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.423 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X33_Y21_N25 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 4.423 ns; Loc. = LCFF_X33_Y21_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.14 % ) " "Info: Total cell delay = 0.537 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.886 ns ( 87.86 % ) " "Info: Total interconnect delay = 3.886 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.423 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.423 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X33_Y21_N19 12 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 4.423 ns; Loc. = LCFF_X33_Y21_N19; Fanout = 12; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.14 % ) " "Info: Total cell delay = 0.537 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.886 ns ( 87.86 % ) " "Info: Total interconnect delay = 3.886 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo~8 sld_hub:auto_hub|tdo~9 sld_hub:auto_hub|tdo~6 sld_hub:auto_hub|tdo~7 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo~8 {} sld_hub:auto_hub|tdo~9 {} sld_hub:auto_hub|tdo~6 {} sld_hub:auto_hub|tdo~7 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.318ns 0.262ns 0.255ns 0.248ns 0.247ns 0.248ns 0.000ns } { 0.000ns 0.376ns 0.275ns 0.416ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 2.874ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register nios_system:inst\|cpu_0:the_cpu_0\|av_ld_or_div_done register nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie 94.52 MHz 10.58 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 94.52 MHz between source register \"nios_system:inst\|cpu_0:the_cpu_0\|av_ld_or_div_done\" and destination register \"nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie\" (period= 10.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.353 ns + Longest register register " "Info: + Longest register to register delay is 10.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:inst\|cpu_0:the_cpu_0\|av_ld_or_div_done 1 REG LCFF_X35_Y29_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y29_N21; Fanout = 2; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4713 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.150 ns) 1.124 ns nios_system:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[19\]~1 2 COMB LCCOMB_X42_Y29_N0 48 " "Info: 2: + IC(0.974 ns) + CELL(0.150 ns) = 1.124 ns; Loc. = LCCOMB_X42_Y29_N0; Fanout = 48; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[19\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4459 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.150 ns) 2.094 ns nios_system:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~26 3 COMB LCCOMB_X42_Y25_N0 1 " "Info: 3: + IC(0.820 ns) + CELL(0.150 ns) = 2.094 ns; Loc. = LCCOMB_X42_Y25_N0; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~26 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4459 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.501 ns nios_system:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~27 4 COMB LCCOMB_X42_Y25_N2 10 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 2.501 ns; Loc. = LCCOMB_X42_Y25_N2; Fanout = 10; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~26 nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4459 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.150 ns) 3.435 ns nios_system:inst\|cpu_0:the_cpu_0\|M_mul_src2\[4\]~4 5 COMB LCCOMB_X43_Y29_N8 18 " "Info: 5: + IC(0.784 ns) + CELL(0.150 ns) = 3.435 ns; Loc. = LCCOMB_X43_Y29_N8; Fanout = 18; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_mul_src2\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~27 nios_system:inst|cpu_0:the_cpu_0|M_mul_src2[4]~4 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6749 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.414 ns) 4.516 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~9 6 COMB LCCOMB_X42_Y29_N24 2 " "Info: 6: + IC(0.667 ns) + CELL(0.414 ns) = 4.516 ns; Loc. = LCCOMB_X42_Y29_N24; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { nios_system:inst|cpu_0:the_cpu_0|M_mul_src2[4]~4 nios_system:inst|cpu_0:the_cpu_0|Add8~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.587 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~11 7 COMB LCCOMB_X42_Y29_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.587 ns; Loc. = LCCOMB_X42_Y29_N26; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~9 nios_system:inst|cpu_0:the_cpu_0|Add8~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.658 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~13 8 COMB LCCOMB_X42_Y29_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.658 ns; Loc. = LCCOMB_X42_Y29_N28; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~11 nios_system:inst|cpu_0:the_cpu_0|Add8~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.804 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~15 9 COMB LCCOMB_X42_Y29_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 4.804 ns; Loc. = LCCOMB_X42_Y29_N30; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~13 nios_system:inst|cpu_0:the_cpu_0|Add8~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.875 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~17 10 COMB LCCOMB_X42_Y28_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.875 ns; Loc. = LCCOMB_X42_Y28_N0; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~15 nios_system:inst|cpu_0:the_cpu_0|Add8~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.946 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~19 11 COMB LCCOMB_X42_Y28_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.946 ns; Loc. = LCCOMB_X42_Y28_N2; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~17 nios_system:inst|cpu_0:the_cpu_0|Add8~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.017 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~21 12 COMB LCCOMB_X42_Y28_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.017 ns; Loc. = LCCOMB_X42_Y28_N4; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~19 nios_system:inst|cpu_0:the_cpu_0|Add8~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.088 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~23 13 COMB LCCOMB_X42_Y28_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.088 ns; Loc. = LCCOMB_X42_Y28_N6; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~21 nios_system:inst|cpu_0:the_cpu_0|Add8~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.159 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~25 14 COMB LCCOMB_X42_Y28_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.159 ns; Loc. = LCCOMB_X42_Y28_N8; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~23 nios_system:inst|cpu_0:the_cpu_0|Add8~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.230 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~27 15 COMB LCCOMB_X42_Y28_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.230 ns; Loc. = LCCOMB_X42_Y28_N10; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~25 nios_system:inst|cpu_0:the_cpu_0|Add8~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.301 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~29 16 COMB LCCOMB_X42_Y28_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.301 ns; Loc. = LCCOMB_X42_Y28_N12; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~27 nios_system:inst|cpu_0:the_cpu_0|Add8~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.460 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~31 17 COMB LCCOMB_X42_Y28_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 5.460 ns; Loc. = LCCOMB_X42_Y28_N14; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~29 nios_system:inst|cpu_0:the_cpu_0|Add8~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.531 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~33 18 COMB LCCOMB_X42_Y28_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.531 ns; Loc. = LCCOMB_X42_Y28_N16; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~31 nios_system:inst|cpu_0:the_cpu_0|Add8~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.602 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~35 19 COMB LCCOMB_X42_Y28_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.602 ns; Loc. = LCCOMB_X42_Y28_N18; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~33 nios_system:inst|cpu_0:the_cpu_0|Add8~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.673 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~37 20 COMB LCCOMB_X42_Y28_N20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.673 ns; Loc. = LCCOMB_X42_Y28_N20; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~35 nios_system:inst|cpu_0:the_cpu_0|Add8~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.744 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~39 21 COMB LCCOMB_X42_Y28_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.744 ns; Loc. = LCCOMB_X42_Y28_N22; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~37 nios_system:inst|cpu_0:the_cpu_0|Add8~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.815 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~41 22 COMB LCCOMB_X42_Y28_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.815 ns; Loc. = LCCOMB_X42_Y28_N24; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~39 nios_system:inst|cpu_0:the_cpu_0|Add8~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.886 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~43 23 COMB LCCOMB_X42_Y28_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.886 ns; Loc. = LCCOMB_X42_Y28_N26; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~41 nios_system:inst|cpu_0:the_cpu_0|Add8~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.957 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~45 24 COMB LCCOMB_X42_Y28_N28 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.957 ns; Loc. = LCCOMB_X42_Y28_N28; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~43 nios_system:inst|cpu_0:the_cpu_0|Add8~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.103 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~47 25 COMB LCCOMB_X42_Y28_N30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.146 ns) = 6.103 ns; Loc. = LCCOMB_X42_Y28_N30; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~45 nios_system:inst|cpu_0:the_cpu_0|Add8~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.174 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~49 26 COMB LCCOMB_X42_Y27_N0 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.174 ns; Loc. = LCCOMB_X42_Y27_N0; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~47 nios_system:inst|cpu_0:the_cpu_0|Add8~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.245 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~51 27 COMB LCCOMB_X42_Y27_N2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.245 ns; Loc. = LCCOMB_X42_Y27_N2; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~49 nios_system:inst|cpu_0:the_cpu_0|Add8~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.316 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~53 28 COMB LCCOMB_X42_Y27_N4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.316 ns; Loc. = LCCOMB_X42_Y27_N4; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~51 nios_system:inst|cpu_0:the_cpu_0|Add8~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.387 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~55 29 COMB LCCOMB_X42_Y27_N6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.387 ns; Loc. = LCCOMB_X42_Y27_N6; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~53 nios_system:inst|cpu_0:the_cpu_0|Add8~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.458 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~57 30 COMB LCCOMB_X42_Y27_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 6.458 ns; Loc. = LCCOMB_X42_Y27_N8; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~55 nios_system:inst|cpu_0:the_cpu_0|Add8~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.529 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~59 31 COMB LCCOMB_X42_Y27_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.529 ns; Loc. = LCCOMB_X42_Y27_N10; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~57 nios_system:inst|cpu_0:the_cpu_0|Add8~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.600 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~61 32 COMB LCCOMB_X42_Y27_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.600 ns; Loc. = LCCOMB_X42_Y27_N12; Fanout = 2; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~59 nios_system:inst|cpu_0:the_cpu_0|Add8~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.759 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~63 33 COMB LCCOMB_X42_Y27_N14 1 " "Info: 33: + IC(0.000 ns) + CELL(0.159 ns) = 6.759 ns; Loc. = LCCOMB_X42_Y27_N14; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~61 nios_system:inst|cpu_0:the_cpu_0|Add8~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.169 ns nios_system:inst\|cpu_0:the_cpu_0\|Add8~64 34 COMB LCCOMB_X42_Y27_N16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 7.169 ns; Loc. = LCCOMB_X42_Y27_N16; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|Add8~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~63 nios_system:inst|cpu_0:the_cpu_0|Add8~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6441 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.150 ns) 7.985 ns nios_system:inst\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2 35 COMB LCCOMB_X44_Y27_N18 1 " "Info: 35: + IC(0.666 ns) + CELL(0.150 ns) = 7.985 ns; Loc. = LCCOMB_X44_Y27_N18; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { nios_system:inst|cpu_0:the_cpu_0|Add8~64 nios_system:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 3594 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 8.375 ns nios_system:inst\|cpu_0:the_cpu_0\|E_br_result~0 36 COMB LCCOMB_X44_Y27_N28 5 " "Info: 36: + IC(0.240 ns) + CELL(0.150 ns) = 8.375 ns; Loc. = LCCOMB_X44_Y27_N28; Fanout = 5; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { nios_system:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 nios_system:inst|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 3600 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 8.790 ns nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~2 37 COMB LCCOMB_X44_Y27_N30 1 " "Info: 37: + IC(0.265 ns) + CELL(0.150 ns) = 8.790 ns; Loc. = LCCOMB_X44_Y27_N30; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { nios_system:inst|cpu_0:the_cpu_0|E_br_result~0 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.150 ns) 9.875 ns nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~3 38 COMB LCCOMB_X37_Y27_N26 1 " "Info: 38: + IC(0.935 ns) + CELL(0.150 ns) = 9.875 ns; Loc. = LCCOMB_X37_Y27_N26; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 10.269 ns nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~4 39 COMB LCCOMB_X37_Y27_N4 1 " "Info: 39: + IC(0.244 ns) + CELL(0.150 ns) = 10.269 ns; Loc. = LCCOMB_X37_Y27_N4; Fanout = 1; COMB Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie_inst_nxt~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.353 ns nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie 40 REG LCFF_X37_Y27_N5 3 " "Info: 40: + IC(0.000 ns) + CELL(0.084 ns) = 10.353 ns; Loc. = LCFF_X37_Y27_N5; Fanout = 3; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.501 ns ( 43.48 % ) " "Info: Total cell delay = 4.501 ns ( 43.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.852 ns ( 56.52 % ) " "Info: Total interconnect delay = 5.852 ns ( 56.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.353 ns" { nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~26 nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~27 nios_system:inst|cpu_0:the_cpu_0|M_mul_src2[4]~4 nios_system:inst|cpu_0:the_cpu_0|Add8~9 nios_system:inst|cpu_0:the_cpu_0|Add8~11 nios_system:inst|cpu_0:the_cpu_0|Add8~13 nios_system:inst|cpu_0:the_cpu_0|Add8~15 nios_system:inst|cpu_0:the_cpu_0|Add8~17 nios_system:inst|cpu_0:the_cpu_0|Add8~19 nios_system:inst|cpu_0:the_cpu_0|Add8~21 nios_system:inst|cpu_0:the_cpu_0|Add8~23 nios_system:inst|cpu_0:the_cpu_0|Add8~25 nios_system:inst|cpu_0:the_cpu_0|Add8~27 nios_system:inst|cpu_0:the_cpu_0|Add8~29 nios_system:inst|cpu_0:the_cpu_0|Add8~31 nios_system:inst|cpu_0:the_cpu_0|Add8~33 nios_system:inst|cpu_0:the_cpu_0|Add8~35 nios_system:inst|cpu_0:the_cpu_0|Add8~37 nios_system:inst|cpu_0:the_cpu_0|Add8~39 nios_system:inst|cpu_0:the_cpu_0|Add8~41 nios_system:inst|cpu_0:the_cpu_0|Add8~43 nios_system:inst|cpu_0:the_cpu_0|Add8~45 nios_system:inst|cpu_0:the_cpu_0|Add8~47 nios_system:inst|cpu_0:the_cpu_0|Add8~49 nios_system:inst|cpu_0:the_cpu_0|Add8~51 nios_system:inst|cpu_0:the_cpu_0|Add8~53 nios_system:inst|cpu_0:the_cpu_0|Add8~55 nios_system:inst|cpu_0:the_cpu_0|Add8~57 nios_system:inst|cpu_0:the_cpu_0|Add8~59 nios_system:inst|cpu_0:the_cpu_0|Add8~61 nios_system:inst|cpu_0:the_cpu_0|Add8~63 nios_system:inst|cpu_0:the_cpu_0|Add8~64 nios_system:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 nios_system:inst|cpu_0:the_cpu_0|E_br_result~0 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.353 ns" { nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done {} nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 {} nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~26 {} nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~27 {} nios_system:inst|cpu_0:the_cpu_0|M_mul_src2[4]~4 {} nios_system:inst|cpu_0:the_cpu_0|Add8~9 {} nios_system:inst|cpu_0:the_cpu_0|Add8~11 {} nios_system:inst|cpu_0:the_cpu_0|Add8~13 {} nios_system:inst|cpu_0:the_cpu_0|Add8~15 {} nios_system:inst|cpu_0:the_cpu_0|Add8~17 {} nios_system:inst|cpu_0:the_cpu_0|Add8~19 {} nios_system:inst|cpu_0:the_cpu_0|Add8~21 {} nios_system:inst|cpu_0:the_cpu_0|Add8~23 {} nios_system:inst|cpu_0:the_cpu_0|Add8~25 {} nios_system:inst|cpu_0:the_cpu_0|Add8~27 {} nios_system:inst|cpu_0:the_cpu_0|Add8~29 {} nios_system:inst|cpu_0:the_cpu_0|Add8~31 {} nios_system:inst|cpu_0:the_cpu_0|Add8~33 {} nios_system:inst|cpu_0:the_cpu_0|Add8~35 {} nios_system:inst|cpu_0:the_cpu_0|Add8~37 {} nios_system:inst|cpu_0:the_cpu_0|Add8~39 {} nios_system:inst|cpu_0:the_cpu_0|Add8~41 {} nios_system:inst|cpu_0:the_cpu_0|Add8~43 {} nios_system:inst|cpu_0:the_cpu_0|Add8~45 {} nios_system:inst|cpu_0:the_cpu_0|Add8~47 {} nios_system:inst|cpu_0:the_cpu_0|Add8~49 {} nios_system:inst|cpu_0:the_cpu_0|Add8~51 {} nios_system:inst|cpu_0:the_cpu_0|Add8~53 {} nios_system:inst|cpu_0:the_cpu_0|Add8~55 {} nios_system:inst|cpu_0:the_cpu_0|Add8~57 {} nios_system:inst|cpu_0:the_cpu_0|Add8~59 {} nios_system:inst|cpu_0:the_cpu_0|Add8~61 {} nios_system:inst|cpu_0:the_cpu_0|Add8~63 {} nios_system:inst|cpu_0:the_cpu_0|Add8~64 {} nios_system:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 {} nios_system:inst|cpu_0:the_cpu_0|E_br_result~0 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie {} } { 0.000ns 0.974ns 0.820ns 0.257ns 0.784ns 0.667ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.666ns 0.240ns 0.265ns 0.935ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.636 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "C:/Users/Deborah/Desktop/Unb/MP/lab1/lab1.bdf" { { 64 32 200 80 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2970 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2970; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "C:/Users/Deborah/Desktop/Unb/MP/lab1/lab1.bdf" { { 64 32 200 80 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.636 ns nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie 3 REG LCFF_X37_Y27_N5 3 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X37_Y27_N5; Fanout = 3; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|M_bstatus_reg_pie'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.27 % ) " "Info: Total cell delay = 1.536 ns ( 58.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 41.73 % ) " "Info: Total interconnect delay = 1.100 ns ( 41.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie {} } { 0.000ns 0.000ns 0.118ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "C:/Users/Deborah/Desktop/Unb/MP/lab1/lab1.bdf" { { 64 32 200 80 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2970 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2970; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "C:/Users/Deborah/Desktop/Unb/MP/lab1/lab1.bdf" { { 64 32 200 80 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns nios_system:inst\|cpu_0:the_cpu_0\|av_ld_or_div_done 3 REG LCFF_X35_Y29_N21 2 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X35_Y29_N21; Fanout = 2; REG Node = 'nios_system:inst\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4713 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie {} } { 0.000ns 0.000ns 0.118ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 4713 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/Deborah/Desktop/Unb/MP/lab1/cpu_0.v" 6537 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.353 ns" { nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~26 nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~27 nios_system:inst|cpu_0:the_cpu_0|M_mul_src2[4]~4 nios_system:inst|cpu_0:the_cpu_0|Add8~9 nios_system:inst|cpu_0:the_cpu_0|Add8~11 nios_system:inst|cpu_0:the_cpu_0|Add8~13 nios_system:inst|cpu_0:the_cpu_0|Add8~15 nios_system:inst|cpu_0:the_cpu_0|Add8~17 nios_system:inst|cpu_0:the_cpu_0|Add8~19 nios_system:inst|cpu_0:the_cpu_0|Add8~21 nios_system:inst|cpu_0:the_cpu_0|Add8~23 nios_system:inst|cpu_0:the_cpu_0|Add8~25 nios_system:inst|cpu_0:the_cpu_0|Add8~27 nios_system:inst|cpu_0:the_cpu_0|Add8~29 nios_system:inst|cpu_0:the_cpu_0|Add8~31 nios_system:inst|cpu_0:the_cpu_0|Add8~33 nios_system:inst|cpu_0:the_cpu_0|Add8~35 nios_system:inst|cpu_0:the_cpu_0|Add8~37 nios_system:inst|cpu_0:the_cpu_0|Add8~39 nios_system:inst|cpu_0:the_cpu_0|Add8~41 nios_system:inst|cpu_0:the_cpu_0|Add8~43 nios_system:inst|cpu_0:the_cpu_0|Add8~45 nios_system:inst|cpu_0:the_cpu_0|Add8~47 nios_system:inst|cpu_0:the_cpu_0|Add8~49 nios_system:inst|cpu_0:the_cpu_0|Add8~51 nios_system:inst|cpu_0:the_cpu_0|Add8~53 nios_system:inst|cpu_0:the_cpu_0|Add8~55 nios_system:inst|cpu_0:the_cpu_0|Add8~57 nios_system:inst|cpu_0:the_cpu_0|Add8~59 nios_system:inst|cpu_0:the_cpu_0|Add8~61 nios_system:inst|cpu_0:the_cpu_0|Add8~63 nios_system:inst|cpu_0:the_cpu_0|Add8~64 nios_system:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 nios_system:inst|cpu_0:the_cpu_0|E_br_result~0 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.353 ns" { nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done {} nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[19]~1 {} nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~26 {} nios_system:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~27 {} nios_system:inst|cpu_0:the_cpu_0|M_mul_src2[4]~4 {} nios_system:inst|cpu_0:the_cpu_0|Add8~9 {} nios_system:inst|cpu_0:the_cpu_0|Add8~11 {} nios_system:inst|cpu_0:the_cpu_0|Add8~13 {} nios_system:inst|cpu_0:the_cpu_0|Add8~15 {} nios_system:inst|cpu_0:the_cpu_0|Add8~17 {} nios_system:inst|cpu_0:the_cpu_0|Add8~19 {} nios_system:inst|cpu_0:the_cpu_0|Add8~21 {} nios_system:inst|cpu_0:the_cpu_0|Add8~23 {} nios_system:inst|cpu_0:the_cpu_0|Add8~25 {} nios_system:inst|cpu_0:the_cpu_0|Add8~27 {} nios_system:inst|cpu_0:the_cpu_0|Add8~29 {} nios_system:inst|cpu_0:the_cpu_0|Add8~31 {} nios_system:inst|cpu_0:the_cpu_0|Add8~33 {} nios_system:inst|cpu_0:the_cpu_0|Add8~35 {} nios_system:inst|cpu_0:the_cpu_0|Add8~37 {} nios_system:inst|cpu_0:the_cpu_0|Add8~39 {} nios_system:inst|cpu_0:the_cpu_0|Add8~41 {} nios_system:inst|cpu_0:the_cpu_0|Add8~43 {} nios_system:inst|cpu_0:the_cpu_0|Add8~45 {} nios_system:inst|cpu_0:the_cpu_0|Add8~47 {} nios_system:inst|cpu_0:the_cpu_0|Add8~49 {} nios_system:inst|cpu_0:the_cpu_0|Add8~51 {} nios_system:inst|cpu_0:the_cpu_0|Add8~53 {} nios_system:inst|cpu_0:the_cpu_0|Add8~55 {} nios_system:inst|cpu_0:the_cpu_0|Add8~57 {} nios_system:inst|cpu_0:the_cpu_0|Add8~59 {} nios_system:inst|cpu_0:the_cpu_0|Add8~61 {} nios_system:inst|cpu_0:the_cpu_0|Add8~63 {} nios_system:inst|cpu_0:the_cpu_0|Add8~64 {} nios_system:inst|cpu_0:the_cpu_0|E_arith_result[32]~2 {} nios_system:inst|cpu_0:the_cpu_0|E_br_result~0 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~2 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~3 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie_inst_nxt~4 {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie {} } { 0.000ns 0.974ns 0.820ns 0.257ns 0.784ns 0.667ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.666ns 0.240ns 0.265ns 0.935ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|M_bstatus_reg_pie {} } { 0.000ns 0.000ns 0.118ns 0.982ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:inst|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.951 ns + Longest register register " "Info: + Longest register to register delay is 0.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X29_Y23_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.660 ns) 0.951 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X29_Y23_N15 2 " "Info: 2: + IC(0.291 ns) + CELL(0.660 ns) = 0.951 ns; Loc. = LCFF_X29_Y23_N15; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.40 % ) " "Info: Total cell delay = 0.660 ns ( 69.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.291 ns ( 30.60 % ) " "Info: Total interconnect delay = 0.291 ns ( 30.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 5.098 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 5.098 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X29_Y23_N15 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 5.098 ns; Loc. = LCFF_X29_Y23_N15; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.53 % ) " "Info: Total cell delay = 0.537 ns ( 10.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.561 ns ( 89.47 % ) " "Info: Total interconnect delay = 4.561 ns ( 89.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 5.098 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 5.098 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X29_Y23_N17 5 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 5.098 ns; Loc. = LCFF_X29_Y23_N17; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.53 % ) " "Info: Total cell delay = 0.537 ns ( 10.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.561 ns ( 89.47 % ) " "Info: Total interconnect delay = 4.561 ns ( 89.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\] 451.26 MHz 2.216 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 451.26 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]\" (period= 2.216 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.002 ns + Longest register register " "Info: + Longest register to register delay is 2.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 1 REG LCFF_X28_Y27_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y27_N27; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.419 ns) 0.760 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~0 2 COMB LCCOMB_X28_Y27_N16 1 " "Info: 2: + IC(0.341 ns) + CELL(0.419 ns) = 0.760 ns; Loc. = LCCOMB_X28_Y27_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~0 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.150 ns) 1.338 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~1 3 COMB LCCOMB_X28_Y27_N2 1 " "Info: 3: + IC(0.428 ns) + CELL(0.150 ns) = 1.338 ns; Loc. = LCCOMB_X28_Y27_N2; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~0 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~1 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.149 ns) 1.918 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]~feeder 4 COMB LCCOMB_X29_Y27_N8 1 " "Info: 4: + IC(0.431 ns) + CELL(0.149 ns) = 1.918 ns; Loc. = LCCOMB_X29_Y27_N8; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.002 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\] 5 REG LCFF_X29_Y27_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.002 ns; Loc. = LCFF_X29_Y27_N9; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.802 ns ( 40.06 % ) " "Info: Total cell delay = 0.802 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 59.94 % ) " "Info: Total interconnect delay = 1.200 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~0 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.002 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~0 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 0.341ns 0.428ns 0.431ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.697 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 4.697 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\] 3 REG LCFF_X29_Y27_N9 1 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 4.697 ns; Loc. = LCFF_X29_Y27_N9; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.43 % ) " "Info: Total cell delay = 0.537 ns ( 11.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.160 ns ( 88.57 % ) " "Info: Total interconnect delay = 4.160 ns ( 88.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 3.158ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 4.697 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 4.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 4.697 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 3 REG LCFF_X28_Y27_N27 9 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 4.697 ns; Loc. = LCFF_X28_Y27_N27; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.43 % ) " "Info: Total cell delay = 0.537 ns ( 11.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.160 ns ( 88.57 % ) " "Info: Total interconnect delay = 4.160 ns ( 88.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 3.158ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~0 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.002 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~0 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 0.341ns 0.428ns 0.431ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0] {} } { 0.000ns 3.158ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.697 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|irf_reg\[3\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.707 ns register " "Info: tsu for register \"sld_hub:auto_hub\|irf_reg\[3\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.707 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.168 ns + Longest pin register " "Info: + Longest pin to register delay is 7.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 26; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.419 ns) 3.242 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X33_Y19_N4 4 " "Info: 2: + IC(2.823 ns) + CELL(0.419 ns) = 3.242 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.275 ns) 4.534 ns sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2 3 COMB LCCOMB_X36_Y21_N2 3 " "Info: 3: + IC(1.017 ns) + CELL(0.275 ns) = 4.534 ns; Loc. = LCCOMB_X36_Y21_N2; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.150 ns) 5.765 ns sld_hub:auto_hub\|irf_reg\[3\]\[0\]~16 4 COMB LCCOMB_X34_Y18_N28 5 " "Info: 4: + IC(1.081 ns) + CELL(0.150 ns) = 5.765 ns; Loc. = LCCOMB_X34_Y18_N28; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|irf_reg\[3\]\[0\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[3][0]~16 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.660 ns) 7.168 ns sld_hub:auto_hub\|irf_reg\[3\]\[0\] 5 REG LCFF_X34_Y20_N1 5 " "Info: 5: + IC(0.743 ns) + CELL(0.660 ns) = 7.168 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 5; REG Node = 'sld_hub:auto_hub\|irf_reg\[3\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { sld_hub:auto_hub|irf_reg[3][0]~16 sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 20.98 % ) " "Info: Total cell delay = 1.504 ns ( 20.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 79.02 % ) " "Info: Total interconnect delay = 5.664 ns ( 79.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[3][0]~16 sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.168 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[3][0]~16 {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.823ns 1.017ns 1.081ns 0.743ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.425 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.425 ns sld_hub:auto_hub\|irf_reg\[3\]\[0\] 3 REG LCFF_X34_Y20_N1 5 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 4.425 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 5; REG Node = 'sld_hub:auto_hub\|irf_reg\[3\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.14 % ) " "Info: Total cell delay = 0.537 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 87.86 % ) " "Info: Total interconnect delay = 3.888 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[3][0]~16 sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.168 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[3][0]~16 {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.823ns 1.017ns 1.081ns 0.743ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[3][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[3][0] {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 altera_internal_jtag~TDIUTAP altera_internal_jtag~CLKDRUSER 1.956 ns register " "Info: th for register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~CLKDRUSER\") is 1.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.733 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 4.733 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 3 REG LCFF_X25_Y19_N25 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 4.733 ns; Loc. = LCFF_X25_Y19_N25; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.35 % ) " "Info: Total cell delay = 0.537 ns ( 11.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.196 ns ( 88.65 % ) " "Info: Total interconnect delay = 4.196 ns ( 88.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 3.158ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.043 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.677 ns) + CELL(0.366 ns) 3.043 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 2 REG LCFF_X25_Y19_N25 1 " "Info: 2: + IC(2.677 ns) + CELL(0.366 ns) = 3.043 ns; Loc. = LCFF_X25_Y19_N25; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 12.03 % ) " "Info: Total cell delay = 0.366 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.677 ns ( 87.97 % ) " "Info: Total interconnect delay = 2.677 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 2.677ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 3.158ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 2.677ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 19:31:40 2013 " "Info: Processing ended: Mon Jan 21 19:31:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
