/home/lotov2000/Documents/arm/src/test/execution.test.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/test/execution.test.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ExecutionTest

Top level modules:
	ExecutionTest

} {} {}} /home/lotov2000/Documents/arm/src/hdl/components/mux2.component.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/components/mux2.component.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux2

Top level modules:
	Mux2

} {} {}} /home/lotov2000/Documents/arm/src/test/intruction-fetch.test.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/test/intruction-fetch.test.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InstructionFetchTest

Top level modules:
	InstructionFetchTest

} {} {}} /home/lotov2000/Documents/arm/src/hdl/components/register-file.component.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/components/register-file.component.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} /home/lotov2000/Documents/arm/src/hdl/stages/memory.stage.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/stages/memory.stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MemoryStage

Top level modules:
	MemoryStage

} {} {}} /home/lotov2000/Documents/arm/src/hdl/stages/write-back.stage.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/stages/write-back.stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module WriteBackStage

Top level modules:
	WriteBackStage

} {} {}} /home/lotov2000/Documents/arm/src/hdl/components/neg-register.component.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/components/neg-register.component.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module NegRegister

Top level modules:
	NegRegister

} {} {}} /home/lotov2000/Documents/arm/src/hdl/components/register.component.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/components/register.component.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Register

Top level modules:
	Register

} {} {}} /home/lotov2000/Documents/arm/src/hdl/components/status-register.component.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/components/status-register.component.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module StatusRegister

Top level modules:
	StatusRegister

} {} {}} /home/lotov2000/Documents/arm/src/hdl/components/pc-adder.component.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/components/pc-adder.component.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PCAdder

Top level modules:
	PCAdder

} {} {}} /home/lotov2000/Documents/arm/src/hdl/ARM.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/ARM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ARM

Top level modules:
	ARM

} {} {}} /home/lotov2000/Documents/arm/src/test/instruction-decode.test.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/test/instruction-decode.test.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InstructionDecodeTest

Top level modules:
	InstructionDecodeTest

} {} {}} /home/lotov2000/Documents/arm/src/hdl/stage-registers/interuction-decode.stage-register.v {1 {vlog -work work -stats=none /home/lotov2000/Documents/arm/src/hdl/stage-registers/interuction-decode.stage-register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InstructionDecodeStageReg

Top level modules:
	InstructionDecodeStageReg

} {} {}}
