EESchema Schematic File Version 2
LIBS:power
LIBS:OHDSP-Lib
LIBS:OHDSP-ADAU1701-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date "10 feb 2015"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3300 1100 2350 2400
U 54BE4270
F0 "ADAU1701" 50
F1 "ADAU1701.sch" 50
F2 "ADCIN_LRCLK0" I L 3300 1200 60 
F3 "ADCIN_BCLK0" I L 3300 1300 60 
F4 "ADCIN_SDATA0" I L 3300 1400 60 
F5 "ADCIN_SDATA1" I L 3300 1500 60 
F6 "ADCIN_SDATA2" I L 3300 1600 60 
F7 "ADCIN_SDATA3" I L 3300 1700 60 
F8 "DACOUT_LRCLK0" O R 5650 1200 60 
F9 "DACOUT_BCLK0" O R 5650 1300 60 
F10 "DACOUT_SDATA0" O R 5650 1400 60 
F11 "DACOUT_SDATA1" O R 5650 1500 60 
F12 "DACOUT_SDATA2" O R 5650 1600 60 
F13 "DACOUT_SDATA3" O R 5650 1700 60 
F14 "I2C_SCL" B R 5650 2750 60 
F15 "I2C_SDA" B R 5650 2850 60 
F20 "MCLK" O R 5650 3400 60 
F21 "RESET" O L 3300 3450 60 
F22 "MRST" I L 3300 3350 60 
$EndSheet
$Sheet
S 8900 1100 1650 1500
U 54DA50D9
F0 "ADAU1701 PSU" 60
F1 "ADAU1701 PSU.sch" 60
$EndSheet
$Sheet
S 8950 4800 1650 1200
U 54E20ECF
F0 "ClockFanout" 60
F1 "ClockFanout.sch" 60
F2 "MCLK_IN" I L 8950 5000 60 
$EndSheet
Text Label 2650 1200 0    60   ~ 0
IN_LRCLK0
Text Label 2650 1300 0    60   ~ 0
IN_BCLK0
Text Label 2650 1400 0    60   ~ 0
IN_SDATA0
Text Label 2650 1500 0    60   ~ 0
IN_SDATA1
Text Label 2650 1700 0    60   ~ 0
IN_SDATA3
Text Label 2650 1600 0    60   ~ 0
IN_SDATA2
Wire Wire Line
	2650 1200 3300 1200
Wire Wire Line
	3300 1300 2650 1300
Wire Wire Line
	2650 1400 3300 1400
Wire Wire Line
	3300 1500 2650 1500
Wire Wire Line
	3300 1600 2650 1600
Wire Wire Line
	2650 1700 3300 1700
Text Label 5750 1200 0    60   ~ 0
OUT_LRCLK0
Text Label 5750 1300 0    60   ~ 0
OUT_BCLK0
Text Label 5750 1400 0    60   ~ 0
OUT_SDATA0
Wire Wire Line
	5650 1200 6250 1200
Wire Wire Line
	6200 1300 5650 1300
Wire Wire Line
	5650 1400 6250 1400
Text Label 5750 1500 0    60   ~ 0
OUT_SDATA1
Wire Wire Line
	5650 1500 6250 1500
Text Label 5750 1600 0    60   ~ 0
OUT_SDATA2
Wire Wire Line
	5650 1600 6250 1600
Text Label 5750 1700 0    60   ~ 0
OUT_SDATA3
Wire Wire Line
	5650 1700 6250 1700
$Sheet
S 3300 3900 2350 2350
U 54E8D6A6
F0 "Connectors" 60
F1 "Connectors.sch" 60
F2 "ADC_LRCLK0" O L 3300 4000 60 
F3 "ADC_BCLK0" O L 3300 4100 60 
F4 "ADC_SDATA0" O L 3300 4200 60 
F5 "DAC_LRCLK0" I R 5650 4000 60 
F6 "DAC_BCLK0" I R 5650 4100 60 
F7 "DAC_SDATA0" I R 5650 4200 60 
F14 "I2C_SCL" B R 5650 5500 60 
F15 "I2C_SDA" B R 5650 5600 60 
F22 "ADC_SDATA1" O L 3300 4550 60 
F25 "ADC_SDATA2" O L 3300 4900 60 
F28 "ADC_SDATA3" O L 3300 5250 60 
F31 "DAC_SDATA1" I R 5650 4550 60 
F34 "DAC_SDATA2" I R 5650 4900 60 
F37 "DAC_SDATA3" I R 5650 5250 60 
F38 "MRST" O L 3300 5550 60 
$EndSheet
Text Label 2650 4000 0    60   ~ 0
IN_LRCLK0
Text Label 2650 4100 0    60   ~ 0
IN_BCLK0
Text Label 2650 4200 0    60   ~ 0
IN_SDATA0
Text Label 2650 4550 0    60   ~ 0
IN_SDATA1
Text Label 2650 5250 0    60   ~ 0
IN_SDATA3
Text Label 2650 4900 0    60   ~ 0
IN_SDATA2
Wire Wire Line
	2650 4000 3300 4000
Wire Wire Line
	3300 4100 2650 4100
Wire Wire Line
	2650 4200 3300 4200
Wire Wire Line
	3300 4550 2650 4550
Wire Wire Line
	3300 4900 2650 4900
Wire Wire Line
	2650 5250 3300 5250
Text Label 5750 4000 0    60   ~ 0
OUT_LRCLK0
Text Label 5750 4100 0    60   ~ 0
OUT_BCLK0
Text Label 5750 4200 0    60   ~ 0
OUT_SDATA0
Wire Wire Line
	5650 4000 6250 4000
Wire Wire Line
	6200 4100 5650 4100
Wire Wire Line
	5650 4200 6250 4200
Text Label 5750 4550 0    60   ~ 0
OUT_SDATA1
Wire Wire Line
	5650 4550 6250 4550
Text Label 5750 4900 0    60   ~ 0
OUT_SDATA2
Wire Wire Line
	5650 4900 6250 4900
Text Label 5750 5250 0    60   ~ 0
OUT_SDATA3
Wire Wire Line
	5650 5250 6250 5250
Text Label 8600 5000 0    60   ~ 0
MCLK
Wire Wire Line
	8600 5000 8950 5000
Text Label 5750 2850 0    60   ~ 0
SDA
Text Label 5750 2750 0    60   ~ 0
SCL
Wire Wire Line
	5650 2850 5900 2850
Wire Wire Line
	5650 2750 5900 2750
Text Label 5750 5500 0    60   ~ 0
SDA
Text Label 5750 5600 0    60   ~ 0
SCL
Wire Wire Line
	5650 5500 5900 5500
Wire Wire Line
	5650 5600 5900 5600
Text Notes 7000 7100 0    59   ~ 0
Copyright Paul Janicki 2015\n\nLicensed under the TAPR Open Hardware License (www.tapr.org/OHL).\n\nThis documentation is distributed\nWITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF\nMERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A\nPARTICULAR PURPOSE.\n
Text Label 2650 5550 0    60   ~ 0
MAN_RESET
Wire Wire Line
	2650 5550 3300 5550
Text Label 2650 3350 0    60   ~ 0
MAN_RESET
Wire Wire Line
	2650 3350 3300 3350
$EndSCHEMATC
