============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:06 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                    Type               Fanout Load Slew Delay Arrival   
                           (Domain)                   (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)       launch                                                    0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                                0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)           6  5.4   68  +131     131 F 
  g423/I                                                           +0     131   
  g423/ZN         INVSKND0P75BWP16P90(timing)       2  2.0   37   +48     179 R 
  g422__8428/A2                                                    +0     179   
  g422__8428/Z    AN2D0BWP16P90(timing)             1  2.2   32   +58     237 R 
  g421__4319/B                                                     +0     237   
  g421__4319/CO   HA1D0BWP16P90(timing)             1  2.2   36   +60     297 R 
  g420__6260/B                                                     +0     297   
  g420__6260/CO   HA1D0BWP16P90(timing)             2  3.0   45   +67     365 R 
  g419__5107/A1                                                    +0     365   
  g419__5107/Z    AN3D0BWP16P90(timing)             1  2.2   36   +73     438 R 
  g413__1666/B                                                     +0     438   
  g413__1666/CO   HA1D0BWP16P90(timing)             1  2.2   36   +61     499 R 
  g407__9945/B                                                     +0     499   
  g407__9945/CO   HA1D0BWP16P90(timing)             1  1.9   32   +59     558 R 
  g406__9315/A1                                                    +0     558   
  g406__9315/Z    XOR2D0P75BWP16P90(timing)         3  3.5   33   +59     617 F 
  g403__4733/A1                                                    +0     617   
  g403__4733/Z    XOR2D0BWP16P90(timing)            2  2.2   33   +64     681 R 
  g425__3680/A2                                                    +0     681   
  g425__3680/ZN   XNR2D0BWP16P90(timing)            1  1.2   24   +70     750 F 
  g424__5526/A1                                                    +0     750   
  g424__5526/ZN   NR4D0BWP16P90(timing)             1  1.3   78   +59     809 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                          +0     809   
  wfull_reg/CP    setup                                       0   +70     879 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                                2000 R 
--------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1121ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

