# Verilog-Lint
In this project we will design static Verilog Design Checker, the checker will take Verilog (DUT) no Test Bench, and statically points to following List of Violations • Arithmetic Overflow • Unreachable Blocks • Unreachable FSM State • Un-initialized Register • Multi-Driven Bus/Register • Non Full/Parallel Case • Infer Latch
