{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617247425696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617247425705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 31 23:23:45 2021 " "Processing started: Wed Mar 31 23:23:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617247425705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247425705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247425705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617247426293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617247426293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Circuit " "Found design unit 1: Compx4-Circuit" {  } { { "Compx4.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Compx4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Compx4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Circuit " "Found design unit 1: Compx1-Circuit" {  } { { "Compx1.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Compx1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436942 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436944 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Bidir_shift_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Bidir_shift_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/U_D_Bin_Counter8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436949 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/U_D_Bin_Counter8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler_Control-one " "Found design unit 1: Grappler_Control-one" {  } { { "Grappler_Control.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Grappler_Control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler_Control " "Found entity 1: Grappler_Control" {  } { { "Grappler_Control.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Grappler_Control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender_State_Machine-SM " "Found design unit 1: Extender_State_Machine-SM" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Extender_State_Machine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender_State_Machine " "Found entity 1: Extender_State_Machine" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Extender_State_Machine.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg_4bit-one " "Found design unit 1: Bidir_shift_reg_4bit-one" {  } { { "Bidir_shift_reg_4bit.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Bidir_shift_reg_4bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436956 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg_4bit " "Found entity 1: Bidir_shift_reg_4bit" {  } { { "Bidir_shift_reg_4bit.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Bidir_shift_reg_4bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617247436956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617247436997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extender_out LogicalStep_Lab4_top.vhd(58) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(58): object \"extender_out\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617247436998 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[15..8\] LogicalStep_Lab4_top.vhd(14) " "Using initial value X (don't care) for net \"leds\[15..8\]\" at LogicalStep_Lab4_top.vhd(14)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436999 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..0\] LogicalStep_Lab4_top.vhd(14) " "Using initial value X (don't care) for net \"leds\[2..0\]\" at LogicalStep_Lab4_top.vhd(14)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247436999 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender_State_Machine Extender_State_Machine:Extender_SM " "Elaborating entity \"Extender_State_Machine\" for hierarchy \"Extender_State_Machine:Extender_SM\"" {  } { { "LogicalStep_Lab4_top.vhd" "Extender_SM" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617247437010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "previous_extender_toggle Extender_State_Machine.vhd(58) " "VHDL Process Statement warning at Extender_State_Machine.vhd(58): signal \"previous_extender_toggle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Extender_State_Machine.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617247437010 "|LogicalStep_Lab4_top|Extender_State_Machine:Extender_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "previous_extender_toggle Extender_State_Machine.vhd(74) " "VHDL Process Statement warning at Extender_State_Machine.vhd(74): signal \"previous_extender_toggle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Extender_State_Machine.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Extender_State_Machine.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617247437010 "|LogicalStep_Lab4_top|Extender_State_Machine:Extender_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg_4bit Bidir_shift_reg_4bit:Extender_bsr " "Elaborating entity \"Bidir_shift_reg_4bit\" for hierarchy \"Bidir_shift_reg_4bit:Extender_bsr\"" {  } { { "LogicalStep_Lab4_top.vhd" "Extender_bsr" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617247437017 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg_4bit.vhd(28) " "VHDL Process Statement warning at Bidir_shift_reg_4bit.vhd(28): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg_4bit.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Bidir_shift_reg_4bit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617247437018 "|LogicalStep_Lab4_top|Bidir_shift_reg_4bit:Extender_bsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler_Control Grappler_Control:g_controller " "Elaborating entity \"Grappler_Control\" for hierarchy \"Grappler_Control:g_controller\"" {  } { { "LogicalStep_Lab4_top.vhd" "g_controller" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617247437018 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n Grappler_Control.vhd(24) " "VHDL Process Statement warning at Grappler_Control.vhd(24): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Grappler_Control.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Grappler_Control.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617247437020 "|LogicalStep_Lab4_top|Grappler_Control:g_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Grappler_Enable Grappler_Control.vhd(26) " "VHDL Process Statement warning at Grappler_Control.vhd(26): signal \"Grappler_Enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Grappler_Control.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/Grappler_Control.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617247437020 "|LogicalStep_Lab4_top|Grappler_Control:g_controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[10\] GND " "Pin \"leds\[10\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[11\] GND " "Pin \"leds\[11\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[12\] GND " "Pin \"leds\[12\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[13\] GND " "Pin \"leds\[13\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[14\] GND " "Pin \"leds\[14\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[15\] GND " "Pin \"leds\[15\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617247437405 "|LogicalStep_Lab4_top|leds[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617247437405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617247437461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617247437853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617247437853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[2\] " "No output dependent on input pin \"pb\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|pb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|pb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/intelFPGA_lite/ECE124/Lab4/PartC/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617247437890 "|LogicalStep_Lab4_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617247437890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617247437890 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617247437890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617247437890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617247437890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617247437906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 31 23:23:57 2021 " "Processing ended: Wed Mar 31 23:23:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617247437906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617247437906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617247437906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617247437906 ""}
