{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418681908287 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemoryControllerInterface EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MemoryControllerInterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418681908396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418681908641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418681908641 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418681909100 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2699 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1418681909100 ""}  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1418681909100 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1418681909566 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418681909597 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418681910768 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418681910768 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11802 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681910820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11804 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681910820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11806 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681910820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11808 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681910820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11810 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418681910820 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418681910820 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1418681910829 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418681910994 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 154 " "No exact pin location assignment(s) for 32 pins of 154 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[0\] " "Pin displayOutput\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[0] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[1\] " "Pin displayOutput\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[1] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[2\] " "Pin displayOutput\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[2] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[3\] " "Pin displayOutput\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[3] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[4\] " "Pin displayOutput\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[4] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[5\] " "Pin displayOutput\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[5] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[6\] " "Pin displayOutput\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[6] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[7\] " "Pin displayOutput\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[7] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[8\] " "Pin displayOutput\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[8] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[9\] " "Pin displayOutput\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[9] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[10\] " "Pin displayOutput\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[10] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[11\] " "Pin displayOutput\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[11] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[12\] " "Pin displayOutput\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[12] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[13\] " "Pin displayOutput\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[13] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[14\] " "Pin displayOutput\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[14] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[15\] " "Pin displayOutput\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[15] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[16\] " "Pin displayOutput\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[16] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[17\] " "Pin displayOutput\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[17] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[18\] " "Pin displayOutput\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[18] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[19\] " "Pin displayOutput\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[19] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[20\] " "Pin displayOutput\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[20] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[21\] " "Pin displayOutput\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[21] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[22\] " "Pin displayOutput\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[22] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[23\] " "Pin displayOutput\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[23] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[24\] " "Pin displayOutput\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[24] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[25\] " "Pin displayOutput\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[25] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[26\] " "Pin displayOutput\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[26] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[27\] " "Pin displayOutput\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[27] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[28\] " "Pin displayOutput\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[28] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[29\] " "Pin displayOutput\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[29] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[30\] " "Pin displayOutput\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[30] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "displayOutput\[31\] " "Pin displayOutput\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { displayOutput[31] } } } { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayOutput[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418681914611 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1418681914611 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1418681916871 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_e1k1 " "Entity dcfifo_e1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_g1k1 " "Entity dcfifo_g1k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_dd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdl1 " "Entity dcfifo_jdl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1418681916889 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1418681916889 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MemoryControllerInterface.sdc " "Synopsys Design Constraints File file not found: 'MemoryControllerInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418681916932 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50mhz " "Node: clk50mhz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681916968 "|de2_115_shell|clk50mhz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk " "Node: memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681916968 "|de2_115_shell|memory_controller:mem|rs232_transmit:rs232_xmit|generated_fifo_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mycpu:mpcpu_inst\|IR\[0\] " "Node: mycpu:mpcpu_inst\|IR\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681916968 "|de2_115_shell|mycpu:mpcpu_inst|IR[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x " "Node: memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681916968 "|de2_115_shell|memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681916968 "|de2_115_shell|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK " "Node: memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|currentState.RCVOK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418681916968 "|de2_115_shell|memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|currentState.RCVOK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681917059 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mem\|clockgen\|pll\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1418681917059 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1418681917059 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681917159 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1418681917159 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1418681917159 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1418681917160 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418681917160 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418681917160 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418681917160 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1418681917160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681917998 ""}  } { { "de2_115_shell.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/de2_115_shell.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 11780 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681917998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Promoted node memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681917998 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 Global Clock CLKCTRL_G2 " "Automatically promoted memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl1\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl1|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2696 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681917998 ""}  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component|mem_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681917998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Promoted node memory_controller:mem\|clockgen:clockgen\|mem_pll_interface:pll\|mem_pll:pll\|altpll:altpll_component\|mem_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl2\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 Global Clock CLKCTRL_G4 " "Automatically promoted memory_controller:mem\|clockgen:clockgen\|clock_ctrl:clkctrl2\|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "cscie93/clock_ctrl.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/clock_ctrl.vhd" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|clock_ctrl:clkctrl2|clock_ctrl_altclkctrl_7ji:clock_ctrl_altclkctrl_7ji_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 3305 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681917999 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681917999 ""}  } { { "db/mem_pll_altpll.v" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/db/mem_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|clockgen:clockgen|mem_pll_interface:pll|mem_pll:pll|altpll:altpll_component|mem_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681917999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918000 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 3313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918000 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x  " "Automatically promoted node memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x~0 " "Destination node memory_controller:mem\|rs232_receive:rs232_rcv\|serial_clk_16x~0" {  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 8452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418681918007 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418681918007 ""}  } { { "cscie93/rs232_receive.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_receive.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_receive:rs232_rcv|serial_clk_16x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 1931 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\]~426  " "Automatically promoted node mycpu:mpcpu_inst\|aluSim:aluSim_test\|ALU_result_internal\[31\]~426 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918011 ""}  } { { "aluSim.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/aluSim.vhd" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mycpu:mpcpu_inst|aluSim:aluSim_test|ALU_result_internal[31]~426 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 8677 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk  " "Automatically promoted node memory_controller:mem\|rs232_transmit:rs232_xmit\|generated_fifo_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918013 ""}  } { { "cscie93/rs232_transmit.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/rs232_transmit.vhd" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_transmit:rs232_xmit|generated_fifo_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 1803 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal  " "Automatically promoted node memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2_rcv_ok_temp " "Destination node memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2_rcv_ok_temp" {  } { { "cscie93/keyboard_interface.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/keyboard_interface.vhd" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2_rcv_ok_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1418681918031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1418681918031 ""}  } { { "cscie93/ps2KeyboardReceiver.vhd" "" { Text "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/cscie93/ps2KeyboardReceiver.vhd" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|ps2KeyboardReceiver:ps2rcv\|rcv_ok_internal" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|keyboard_interface:ps2_kb_ctrl|ps2KeyboardReceiver:ps2rcv|rcv_ok_internal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 2004 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|comb~0  " "Automatically promoted node memory_controller:mem\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918079 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 4308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|comb~1  " "Automatically promoted node memory_controller:mem\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918082 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 4820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|comb~0  " "Automatically promoted node memory_controller:mem\|keyboard_interface:ps2_kb_ctrl\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918086 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|keyboard_interface:ps2_kb_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 6594 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_controller:mem\|rs232_receive:rs232_rcv\|comb~0  " "Automatically promoted node memory_controller:mem\|rs232_receive:rs232_rcv\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418681918087 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_controller:mem|rs232_receive:rs232_rcv|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 0 { 0 ""} 0 6598 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418681918087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418681920368 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418681920391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418681920392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418681920419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418681920450 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418681920477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418681920477 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418681920495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418681920836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418681920856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418681920856 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1418681921022 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1418681921022 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1418681921022 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 22 38 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 17 46 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 26 47 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 20 45 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 68 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418681921033 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1418681921033 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1418681921033 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[0\] " "Node \"bcd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[1\] " "Node \"bcd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[2\] " "Node \"bcd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd\[3\] " "Node \"bcd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[0\] " "Node \"seg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[1\] " "Node \"seg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[2\] " "Node \"seg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[3\] " "Node \"seg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[4\] " "Node \"seg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[5\] " "Node \"seg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[6\] " "Node \"seg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418681921662 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1418681921662 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681921664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418681934088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681939025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418681939276 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418681972731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681972732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418681975522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418681990068 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418681990068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418681999425 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.70 " "Total time spent on timing analysis during the Fitter is 3.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418681999953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418682000263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418682002918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418682003169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418682005669 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418682008527 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1418682011518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/output_files/MemoryControllerInterface.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/workspace/cs93/final_project/MemoryControllerInterface/output_files/MemoryControllerInterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418682012953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418682016170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 17:20:16 2014 " "Processing ended: Mon Dec 15 17:20:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418682016170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418682016170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418682016170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418682016170 ""}
