Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/bluefalcon/Videos/ram1.ip --block-symbol-file --output-directory=/home/bluefalcon/Videos/ram1 --family=Agilex --part=AGFB014R24B2E2V
: ram1.ram_1port_0: Targeting device family: Agilex.
: ram1.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bluefalcon/Videos/ram1.ip --synthesis=VERILOG --output-directory=/home/bluefalcon/Videos/ram1 --family=Agilex --part=AGFB014R24B2E2V
: ram1.ram_1port_0: Targeting device family: Agilex.
: ram1.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: ram1: "Transforming system: ram1"
Info: ram1: "Naming system components in system: ram1"
Info: ram1: "Processing generation queue"
Info: ram1: "Generating: ram1"
Info: ram1: "Generating: ram1_ram_1port_2010_evrarkq"
Info: ram1: Done "ram1" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ram1. No files generated.
Info: Finished: Generate IP Core Documentation
