// Seed: 3559174995
module module_0 (
    input tri0 id_0,
    output supply0 module_0,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4
);
  wire id_6;
  assign module_2.id_4 = 0;
  wire id_7;
endmodule
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor  id_3,
    input tri  id_4
);
  wire id_6;
  tri0 id_7 = id_4;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_7,
      id_3
  );
  assign modCall_1.id_3 = 0;
  assign module_1 = 1 == id_1;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    input supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input tri1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_3,
      id_5
  );
endmodule
