// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        res_0_V,
        res_0_V_ap_vld,
        res_1_V,
        res_1_V_ap_vld,
        res_2_V,
        res_2_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [30:0] data_0_V_read;
input  [30:0] data_1_V_read;
input  [30:0] data_2_V_read;
input  [30:0] data_3_V_read;
input  [30:0] data_4_V_read;
input  [30:0] data_5_V_read;
input  [30:0] data_6_V_read;
input  [30:0] data_7_V_read;
input  [30:0] data_8_V_read;
input  [30:0] data_9_V_read;
input  [30:0] data_10_V_read;
input  [30:0] data_11_V_read;
input  [30:0] data_12_V_read;
input  [30:0] data_13_V_read;
input  [30:0] data_14_V_read;
input  [30:0] data_15_V_read;
output  [31:0] res_0_V;
output   res_0_V_ap_vld;
output  [31:0] res_1_V;
output   res_1_V_ap_vld;
output  [31:0] res_2_V;
output   res_2_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] res_0_V;
reg res_0_V_ap_vld;
reg[31:0] res_1_V;
reg res_1_V_ap_vld;
reg[31:0] res_2_V;
reg res_2_V_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [31:0] add_ln703_1838_fu_899_p2;
reg   [31:0] res_0_V_preg;
wire   [31:0] add_ln703_1854_fu_1344_p2;
reg   [31:0] res_1_V_preg;
wire   [31:0] add_ln703_1870_fu_1785_p2;
reg   [31:0] res_2_V_preg;
wire   [30:0] mul_ln1118_fu_305_p0;
wire   [45:0] zext_ln1118_1_fu_301_p1;
wire   [45:0] mul_ln1118_fu_305_p2;
wire   [29:0] tmp_1_fu_311_p4;
wire   [30:0] mul_ln1118_1791_fu_337_p0;
wire   [42:0] mul_ln1118_1791_fu_337_p2;
wire   [26:0] tmp_2_fu_343_p4;
wire   [30:0] mul_ln1118_1792_fu_369_p0;
wire   [42:0] mul_ln1118_1792_fu_369_p2;
wire   [26:0] tmp_fu_375_p4;
wire   [30:0] mul_ln1118_1793_fu_393_p0;
wire   [46:0] mul_ln1118_1793_fu_393_p2;
wire   [30:0] trunc_ln708_s_fu_399_p4;
wire   [30:0] mul_ln1118_1794_fu_425_p0;
wire   [45:0] mul_ln1118_1794_fu_425_p2;
wire   [29:0] tmp_s_fu_431_p4;
wire   [30:0] mul_ln1118_1795_fu_453_p0;
wire   [46:0] mul_ln1118_1795_fu_453_p2;
wire   [30:0] trunc_ln708_1822_fu_459_p4;
wire   [30:0] mul_ln1118_1796_fu_485_p0;
wire   [43:0] mul_ln1118_1796_fu_485_p2;
wire   [30:0] mul_ln1118_1797_fu_509_p0;
wire   [41:0] mul_ln1118_1797_fu_509_p2;
wire   [25:0] tmp_57_fu_515_p4;
wire   [30:0] mul_ln1118_1798_fu_537_p0;
wire   [43:0] mul_ln1118_1798_fu_537_p2;
wire   [27:0] tmp_58_fu_543_p4;
wire   [41:0] shl_ln_fu_561_p3;
wire   [33:0] shl_ln1118_s_fu_573_p3;
wire   [42:0] zext_ln1118_25_fu_581_p1;
wire   [42:0] zext_ln1118_24_fu_569_p1;
wire   [42:0] sub_ln1118_fu_585_p2;
wire   [26:0] tmp_3_fu_591_p4;
wire   [30:0] mul_ln1118_1799_fu_613_p0;
wire   [43:0] zext_ln1118_27_fu_609_p1;
wire   [43:0] mul_ln1118_1799_fu_613_p2;
wire   [27:0] tmp_59_fu_619_p4;
wire   [30:0] mul_ln1118_1800_fu_641_p0;
wire   [45:0] zext_ln1118_30_fu_637_p1;
wire   [45:0] mul_ln1118_1800_fu_641_p2;
wire   [30:0] mul_ln1118_1801_fu_665_p0;
wire   [45:0] zext_ln1118_32_fu_661_p1;
wire   [45:0] mul_ln1118_1801_fu_665_p2;
wire   [29:0] tmp_4_fu_671_p4;
wire   [30:0] mul_ln1118_1802_fu_697_p0;
wire   [43:0] mul_ln1118_1802_fu_697_p2;
wire   [27:0] tmp_60_fu_703_p4;
wire   [30:0] mul_ln1118_1803_fu_729_p0;
wire   [41:0] mul_ln1118_1803_fu_729_p2;
wire   [25:0] tmp_61_fu_735_p4;
wire   [30:0] mul_ln1118_1804_fu_761_p0;
wire   [44:0] mul_ln1118_1804_fu_761_p2;
wire  signed [31:0] sext_ln708_fu_409_p1;
wire   [31:0] zext_ln708_fu_385_p1;
wire  signed [31:0] sext_ln708_404_fu_469_p1;
wire   [31:0] zext_ln708_1_fu_441_p1;
wire   [31:0] add_ln703_fu_777_p2;
wire   [31:0] add_ln703_1824_fu_783_p2;
wire   [27:0] zext_ln1118_19_fu_525_p1;
wire   [27:0] trunc_ln1_fu_491_p4;
wire   [27:0] add_ln703_1826_fu_795_p2;
wire   [28:0] zext_ln1118_28_fu_629_p1;
wire   [28:0] zext_ln1118_22_fu_553_p1;
wire   [28:0] add_ln703_1827_fu_805_p2;
wire   [29:0] zext_ln703_fu_801_p1;
wire   [29:0] zext_ln703_1_fu_811_p1;
wire   [29:0] add_ln703_1828_fu_815_p2;
wire   [31:0] add_ln703_1825_fu_789_p2;
wire   [31:0] zext_ln703_2_fu_821_p1;
wire   [29:0] zext_ln1118_36_fu_713_p1;
wire   [29:0] trunc_ln1118_4_fu_647_p4;
wire   [28:0] trunc_ln2_fu_767_p4;
wire   [28:0] zext_ln1118_40_fu_745_p1;
wire   [28:0] add_ln703_1831_fu_837_p2;
wire   [29:0] add_ln703_1830_fu_831_p2;
wire   [29:0] zext_ln703_3_fu_843_p1;
wire   [29:0] add_ln703_1832_fu_847_p2;
wire  signed [30:0] sext_ln1118_1507_fu_681_p1;
wire  signed [30:0] sext_ln1118_fu_321_p1;
wire   [30:0] add_ln703_1833_fu_857_p2;
wire  signed [27:0] sext_ln1118_1506_fu_601_p1;
wire   [27:0] add_ln703_1834_fu_867_p2;
wire  signed [28:0] sext_ln1118_1505_fu_353_p1;
wire  signed [28:0] sext_ln703_806_fu_873_p1;
wire   [28:0] add_ln703_1835_fu_877_p2;
wire  signed [31:0] sext_ln703_fu_863_p1;
wire  signed [31:0] sext_ln703_805_fu_883_p1;
wire   [31:0] zext_ln703_4_fu_853_p1;
wire   [31:0] add_ln703_1836_fu_887_p2;
wire   [31:0] add_ln703_1829_fu_825_p2;
wire   [31:0] add_ln703_1837_fu_893_p2;
wire   [30:0] mul_ln1118_1805_fu_906_p0;
wire   [46:0] mul_ln1118_1805_fu_906_p2;
wire   [30:0] trunc_ln708_1823_fu_912_p4;
wire   [30:0] mul_ln1118_1806_fu_926_p0;
wire   [44:0] mul_ln1118_1806_fu_926_p2;
wire   [28:0] tmp_62_fu_932_p4;
wire   [30:0] mul_ln1118_1807_fu_946_p0;
wire   [45:0] mul_ln1118_1807_fu_946_p2;
wire   [29:0] tmp_63_fu_952_p4;
wire   [30:0] mul_ln1118_1808_fu_970_p0;
wire   [45:0] zext_ln1118_45_fu_966_p1;
wire   [45:0] mul_ln1118_1808_fu_970_p2;
wire   [29:0] tmp_64_fu_976_p4;
wire   [30:0] mul_ln1118_1809_fu_990_p0;
wire   [47:0] mul_ln1118_1809_fu_990_p2;
wire   [30:0] mul_ln1118_1810_fu_1006_p0;
wire   [42:0] zext_ln1118_12_fu_445_p1;
wire   [42:0] mul_ln1118_1810_fu_1006_p2;
wire   [26:0] tmp_5_fu_1012_p4;
wire   [30:0] mul_ln1118_1811_fu_1026_p0;
wire   [44:0] mul_ln1118_1811_fu_1026_p2;
wire   [28:0] tmp_6_fu_1032_p4;
wire   [30:0] mul_ln1118_1812_fu_1046_p0;
wire   [46:0] mul_ln1118_1812_fu_1046_p2;
wire   [30:0] trunc_ln708_1825_fu_1052_p4;
wire   [30:0] mul_ln1118_1813_fu_1066_p0;
wire   [45:0] zext_ln1118_20_fu_529_p1;
wire   [45:0] mul_ln1118_1813_fu_1066_p2;
wire   [29:0] tmp_7_fu_1072_p4;
wire   [30:0] mul_ln1118_1814_fu_1090_p0;
wire   [45:0] mul_ln1118_1814_fu_1090_p2;
wire   [29:0] tmp_65_fu_1096_p4;
wire   [30:0] mul_ln1118_1815_fu_1110_p0;
wire   [43:0] mul_ln1118_1815_fu_1110_p2;
wire   [27:0] tmp_8_fu_1116_p4;
wire   [30:0] mul_ln1118_1816_fu_1130_p0;
wire   [43:0] mul_ln1118_1816_fu_1130_p2;
wire   [27:0] tmp_66_fu_1136_p4;
wire   [30:0] mul_ln1118_1817_fu_1150_p0;
wire   [45:0] mul_ln1118_1817_fu_1150_p2;
wire   [29:0] tmp_9_fu_1156_p4;
wire   [30:0] mul_ln1118_1818_fu_1170_p0;
wire   [45:0] mul_ln1118_1818_fu_1170_p2;
wire   [29:0] tmp_67_fu_1176_p4;
wire   [30:0] mul_ln1118_1819_fu_1190_p0;
wire   [46:0] mul_ln1118_1819_fu_1190_p2;
wire   [30:0] trunc_ln708_1826_fu_1196_p4;
wire   [30:0] mul_ln1118_1820_fu_1210_p0;
wire   [43:0] mul_ln1118_1820_fu_1210_p2;
wire   [27:0] tmp_10_fu_1216_p4;
wire   [31:0] zext_ln708_2_fu_942_p1;
wire  signed [31:0] sext_ln708_405_fu_922_p1;
wire   [30:0] zext_ln1118_46_fu_986_p1;
wire   [30:0] zext_ln1118_44_fu_962_p1;
wire   [30:0] add_ln703_1840_fu_1236_p2;
wire   [31:0] add_ln703_1839_fu_1230_p2;
wire   [31:0] zext_ln703_5_fu_1242_p1;
wire  signed [31:0] sext_ln708_406_fu_1062_p1;
wire   [31:0] trunc_ln708_1824_fu_996_p4;
wire   [30:0] zext_ln1118_49_fu_1146_p1;
wire   [30:0] zext_ln1118_48_fu_1106_p1;
wire   [30:0] add_ln703_1843_fu_1258_p2;
wire   [31:0] add_ln703_1842_fu_1252_p2;
wire   [31:0] zext_ln703_6_fu_1264_p1;
wire   [31:0] add_ln703_1841_fu_1246_p2;
wire   [31:0] add_ln703_1844_fu_1268_p2;
wire  signed [31:0] sext_ln708_407_fu_1206_p1;
wire   [31:0] zext_ln708_3_fu_1186_p1;
wire  signed [30:0] sext_ln1118_1510_fu_1082_p1;
wire   [30:0] zext_ln703_10_fu_1226_p1;
wire   [30:0] add_ln703_1847_fu_1286_p2;
wire   [31:0] add_ln703_1846_fu_1280_p2;
wire  signed [31:0] sext_ln703_807_fu_1292_p1;
wire  signed [30:0] sext_ln1118_1509_fu_1042_p1;
wire  signed [30:0] sext_ln1118_1512_fu_1166_p1;
wire  signed [27:0] sext_ln1118_1508_fu_1022_p1;
wire   [27:0] add_ln703_1850_fu_1308_p2;
wire  signed [28:0] sext_ln1118_1511_fu_1126_p1;
wire  signed [28:0] sext_ln703_808_fu_1314_p1;
wire   [28:0] add_ln703_1851_fu_1318_p2;
wire   [30:0] add_ln703_1849_fu_1302_p2;
wire  signed [30:0] sext_ln703_809_fu_1324_p1;
wire   [30:0] add_ln703_1852_fu_1328_p2;
wire   [31:0] add_ln703_1848_fu_1296_p2;
wire  signed [31:0] sext_ln703_810_fu_1334_p1;
wire   [31:0] add_ln703_1845_fu_1274_p2;
wire   [31:0] add_ln703_1853_fu_1338_p2;
wire   [30:0] mul_ln1118_1821_fu_1351_p0;
wire   [45:0] mul_ln1118_1821_fu_1351_p2;
wire   [29:0] tmp_11_fu_1357_p4;
wire   [30:0] mul_ln1118_1822_fu_1371_p0;
wire   [46:0] mul_ln1118_1822_fu_1371_p2;
wire   [30:0] trunc_ln708_1827_fu_1377_p4;
wire   [30:0] mul_ln1118_1823_fu_1391_p0;
wire   [43:0] mul_ln1118_1823_fu_1391_p2;
wire   [27:0] tmp_12_fu_1397_p4;
wire   [30:0] mul_ln1118_1824_fu_1411_p0;
wire   [45:0] mul_ln1118_1824_fu_1411_p2;
wire   [29:0] tmp_68_fu_1417_p4;
wire   [30:0] mul_ln1118_1825_fu_1431_p0;
wire   [46:0] mul_ln1118_1825_fu_1431_p2;
wire   [30:0] trunc_ln708_1828_fu_1437_p4;
wire   [30:0] mul_ln1118_1826_fu_1451_p0;
wire   [42:0] mul_ln1118_1826_fu_1451_p2;
wire   [26:0] tmp_13_fu_1457_p4;
wire   [30:0] mul_ln1118_1827_fu_1471_p0;
wire   [45:0] mul_ln1118_1827_fu_1471_p2;
wire   [29:0] tmp_14_fu_1477_p4;
wire   [30:0] mul_ln1118_1828_fu_1495_p0;
wire   [45:0] mul_ln1118_1828_fu_1495_p2;
wire   [29:0] tmp_69_fu_1501_p4;
wire   [30:0] mul_ln1118_1829_fu_1515_p0;
wire   [45:0] mul_ln1118_1829_fu_1515_p2;
wire   [29:0] tmp_15_fu_1521_p4;
wire   [30:0] mul_ln1118_1830_fu_1535_p0;
wire   [46:0] mul_ln1118_1830_fu_1535_p2;
wire   [30:0] trunc_ln708_1829_fu_1541_p4;
wire   [30:0] mul_ln1118_1831_fu_1555_p0;
wire   [45:0] mul_ln1118_1831_fu_1555_p2;
wire   [29:0] tmp_70_fu_1561_p4;
wire   [30:0] mul_ln1118_1832_fu_1575_p0;
wire   [45:0] mul_ln1118_1832_fu_1575_p2;
wire   [29:0] tmp_71_fu_1581_p4;
wire   [30:0] mul_ln1118_1833_fu_1595_p0;
wire   [42:0] mul_ln1118_1833_fu_1595_p2;
wire   [26:0] tmp_16_fu_1601_p4;
wire   [30:0] mul_ln1118_1834_fu_1615_p0;
wire   [44:0] mul_ln1118_1834_fu_1615_p2;
wire   [28:0] tmp_72_fu_1621_p4;
wire   [30:0] mul_ln1118_1835_fu_1635_p0;
wire   [44:0] mul_ln1118_1835_fu_1635_p2;
wire   [30:0] mul_ln1118_1836_fu_1651_p0;
wire   [42:0] mul_ln1118_1836_fu_1651_p2;
wire   [26:0] tmp_73_fu_1657_p4;
wire   [31:0] zext_ln708_4_fu_1427_p1;
wire  signed [31:0] sext_ln708_408_fu_1387_p1;
wire   [31:0] zext_ln708_5_fu_1511_p1;
wire  signed [31:0] sext_ln708_409_fu_1447_p1;
wire   [31:0] add_ln703_1855_fu_1671_p2;
wire   [31:0] add_ln703_1856_fu_1677_p2;
wire   [31:0] zext_ln708_6_fu_1571_p1;
wire  signed [31:0] sext_ln708_410_fu_1551_p1;
wire   [30:0] zext_ln1118_52_fu_1631_p1;
wire   [30:0] zext_ln1118_51_fu_1591_p1;
wire   [30:0] add_ln703_1859_fu_1695_p2;
wire   [31:0] add_ln703_1858_fu_1689_p2;
wire   [31:0] zext_ln703_7_fu_1701_p1;
wire   [31:0] add_ln703_1857_fu_1683_p2;
wire   [31:0] add_ln703_1860_fu_1705_p2;
wire   [28:0] zext_ln703_9_fu_1667_p1;
wire   [28:0] trunc_ln1118_s_fu_1641_p4;
wire   [28:0] add_ln703_1862_fu_1717_p2;
wire  signed [30:0] sext_ln1118_1516_fu_1487_p1;
wire  signed [30:0] sext_ln1118_1513_fu_1367_p1;
wire   [30:0] add_ln703_1863_fu_1727_p2;
wire   [31:0] zext_ln703_8_fu_1723_p1;
wire  signed [31:0] sext_ln703_811_fu_1733_p1;
wire  signed [30:0] sext_ln1118_1514_fu_1407_p1;
wire  signed [30:0] sext_ln1118_1517_fu_1531_p1;
wire  signed [27:0] sext_ln1118_1518_fu_1611_p1;
wire   [27:0] add_ln703_1866_fu_1749_p2;
wire  signed [28:0] sext_ln1118_1515_fu_1467_p1;
wire  signed [28:0] sext_ln703_812_fu_1755_p1;
wire   [28:0] add_ln703_1867_fu_1759_p2;
wire   [30:0] add_ln703_1865_fu_1743_p2;
wire  signed [30:0] sext_ln703_813_fu_1765_p1;
wire   [30:0] add_ln703_1868_fu_1769_p2;
wire   [31:0] add_ln703_1864_fu_1737_p2;
wire  signed [31:0] sext_ln703_814_fu_1775_p1;
wire   [31:0] add_ln703_1861_fu_1711_p2;
wire   [31:0] add_ln703_1869_fu_1779_p2;
reg   [0:0] ap_NS_fsm;
wire   [42:0] mul_ln1118_1791_fu_337_p00;
wire   [42:0] mul_ln1118_1792_fu_369_p00;
wire   [46:0] mul_ln1118_1793_fu_393_p00;
wire   [45:0] mul_ln1118_1794_fu_425_p00;
wire   [46:0] mul_ln1118_1795_fu_453_p00;
wire   [43:0] mul_ln1118_1796_fu_485_p00;
wire   [41:0] mul_ln1118_1797_fu_509_p00;
wire   [43:0] mul_ln1118_1798_fu_537_p00;
wire   [43:0] mul_ln1118_1802_fu_697_p00;
wire   [41:0] mul_ln1118_1803_fu_729_p00;
wire   [44:0] mul_ln1118_1804_fu_761_p00;
wire   [46:0] mul_ln1118_1805_fu_906_p00;
wire   [44:0] mul_ln1118_1806_fu_926_p00;
wire   [45:0] mul_ln1118_1807_fu_946_p00;
wire   [47:0] mul_ln1118_1809_fu_990_p00;
wire   [44:0] mul_ln1118_1811_fu_1026_p00;
wire   [46:0] mul_ln1118_1812_fu_1046_p00;
wire   [45:0] mul_ln1118_1814_fu_1090_p00;
wire   [43:0] mul_ln1118_1816_fu_1130_p00;
wire   [45:0] mul_ln1118_1818_fu_1170_p00;
wire   [46:0] mul_ln1118_1819_fu_1190_p00;
wire   [43:0] mul_ln1118_1820_fu_1210_p00;
wire   [46:0] mul_ln1118_1822_fu_1371_p00;
wire   [43:0] mul_ln1118_1823_fu_1391_p00;
wire   [46:0] mul_ln1118_1825_fu_1431_p00;
wire   [45:0] mul_ln1118_1827_fu_1471_p00;
wire   [45:0] mul_ln1118_1828_fu_1495_p00;
wire   [46:0] mul_ln1118_1830_fu_1535_p00;
wire   [45:0] mul_ln1118_1831_fu_1555_p00;
wire   [42:0] mul_ln1118_1833_fu_1595_p00;
wire   [44:0] mul_ln1118_1834_fu_1615_p00;
wire   [44:0] mul_ln1118_1835_fu_1635_p00;
wire   [42:0] mul_ln1118_1836_fu_1651_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 res_0_V_preg = 32'd0;
#0 res_1_V_preg = 32'd0;
#0 res_2_V_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_0_V_preg <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            res_0_V_preg <= add_ln703_1838_fu_899_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_1_V_preg <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            res_1_V_preg <= add_ln703_1854_fu_1344_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_2_V_preg <= 32'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            res_2_V_preg <= add_ln703_1870_fu_1785_p2;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_0_V = add_ln703_1838_fu_899_p2;
    end else begin
        res_0_V = res_0_V_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_0_V_ap_vld = 1'b1;
    end else begin
        res_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_1_V = add_ln703_1854_fu_1344_p2;
    end else begin
        res_1_V = res_1_V_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_1_V_ap_vld = 1'b1;
    end else begin
        res_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_2_V = add_ln703_1870_fu_1785_p2;
    end else begin
        res_2_V = res_2_V_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        res_2_V_ap_vld = 1'b1;
    end else begin
        res_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_1824_fu_783_p2 = ($signed(sext_ln708_404_fu_469_p1) + $signed(zext_ln708_1_fu_441_p1));

assign add_ln703_1825_fu_789_p2 = (add_ln703_fu_777_p2 + add_ln703_1824_fu_783_p2);

assign add_ln703_1826_fu_795_p2 = (zext_ln1118_19_fu_525_p1 + trunc_ln1_fu_491_p4);

assign add_ln703_1827_fu_805_p2 = (zext_ln1118_28_fu_629_p1 + zext_ln1118_22_fu_553_p1);

assign add_ln703_1828_fu_815_p2 = (zext_ln703_fu_801_p1 + zext_ln703_1_fu_811_p1);

assign add_ln703_1829_fu_825_p2 = (add_ln703_1825_fu_789_p2 + zext_ln703_2_fu_821_p1);

assign add_ln703_1830_fu_831_p2 = (zext_ln1118_36_fu_713_p1 + trunc_ln1118_4_fu_647_p4);

assign add_ln703_1831_fu_837_p2 = (trunc_ln2_fu_767_p4 + zext_ln1118_40_fu_745_p1);

assign add_ln703_1832_fu_847_p2 = (add_ln703_1830_fu_831_p2 + zext_ln703_3_fu_843_p1);

assign add_ln703_1833_fu_857_p2 = ($signed(sext_ln1118_1507_fu_681_p1) + $signed(sext_ln1118_fu_321_p1));

assign add_ln703_1834_fu_867_p2 = ($signed(sext_ln1118_1506_fu_601_p1) + $signed(28'd27418));

assign add_ln703_1835_fu_877_p2 = ($signed(sext_ln1118_1505_fu_353_p1) + $signed(sext_ln703_806_fu_873_p1));

assign add_ln703_1836_fu_887_p2 = ($signed(sext_ln703_fu_863_p1) + $signed(sext_ln703_805_fu_883_p1));

assign add_ln703_1837_fu_893_p2 = (zext_ln703_4_fu_853_p1 + add_ln703_1836_fu_887_p2);

assign add_ln703_1838_fu_899_p2 = (add_ln703_1829_fu_825_p2 + add_ln703_1837_fu_893_p2);

assign add_ln703_1839_fu_1230_p2 = ($signed(zext_ln708_2_fu_942_p1) + $signed(sext_ln708_405_fu_922_p1));

assign add_ln703_1840_fu_1236_p2 = (zext_ln1118_46_fu_986_p1 + zext_ln1118_44_fu_962_p1);

assign add_ln703_1841_fu_1246_p2 = (add_ln703_1839_fu_1230_p2 + zext_ln703_5_fu_1242_p1);

assign add_ln703_1842_fu_1252_p2 = ($signed(sext_ln708_406_fu_1062_p1) + $signed(trunc_ln708_1824_fu_996_p4));

assign add_ln703_1843_fu_1258_p2 = (zext_ln1118_49_fu_1146_p1 + zext_ln1118_48_fu_1106_p1);

assign add_ln703_1844_fu_1268_p2 = (add_ln703_1842_fu_1252_p2 + zext_ln703_6_fu_1264_p1);

assign add_ln703_1845_fu_1274_p2 = (add_ln703_1841_fu_1246_p2 + add_ln703_1844_fu_1268_p2);

assign add_ln703_1846_fu_1280_p2 = ($signed(sext_ln708_407_fu_1206_p1) + $signed(zext_ln708_3_fu_1186_p1));

assign add_ln703_1847_fu_1286_p2 = ($signed(sext_ln1118_1510_fu_1082_p1) + $signed(zext_ln703_10_fu_1226_p1));

assign add_ln703_1848_fu_1296_p2 = ($signed(add_ln703_1846_fu_1280_p2) + $signed(sext_ln703_807_fu_1292_p1));

assign add_ln703_1849_fu_1302_p2 = ($signed(sext_ln1118_1509_fu_1042_p1) + $signed(sext_ln1118_1512_fu_1166_p1));

assign add_ln703_1850_fu_1308_p2 = ($signed(sext_ln1118_1508_fu_1022_p1) + $signed(28'd19845));

assign add_ln703_1851_fu_1318_p2 = ($signed(sext_ln1118_1511_fu_1126_p1) + $signed(sext_ln703_808_fu_1314_p1));

assign add_ln703_1852_fu_1328_p2 = ($signed(add_ln703_1849_fu_1302_p2) + $signed(sext_ln703_809_fu_1324_p1));

assign add_ln703_1853_fu_1338_p2 = ($signed(add_ln703_1848_fu_1296_p2) + $signed(sext_ln703_810_fu_1334_p1));

assign add_ln703_1854_fu_1344_p2 = (add_ln703_1845_fu_1274_p2 + add_ln703_1853_fu_1338_p2);

assign add_ln703_1855_fu_1671_p2 = ($signed(zext_ln708_4_fu_1427_p1) + $signed(sext_ln708_408_fu_1387_p1));

assign add_ln703_1856_fu_1677_p2 = ($signed(zext_ln708_5_fu_1511_p1) + $signed(sext_ln708_409_fu_1447_p1));

assign add_ln703_1857_fu_1683_p2 = (add_ln703_1855_fu_1671_p2 + add_ln703_1856_fu_1677_p2);

assign add_ln703_1858_fu_1689_p2 = ($signed(zext_ln708_6_fu_1571_p1) + $signed(sext_ln708_410_fu_1551_p1));

assign add_ln703_1859_fu_1695_p2 = (zext_ln1118_52_fu_1631_p1 + zext_ln1118_51_fu_1591_p1);

assign add_ln703_1860_fu_1705_p2 = (add_ln703_1858_fu_1689_p2 + zext_ln703_7_fu_1701_p1);

assign add_ln703_1861_fu_1711_p2 = (add_ln703_1857_fu_1683_p2 + add_ln703_1860_fu_1705_p2);

assign add_ln703_1862_fu_1717_p2 = (zext_ln703_9_fu_1667_p1 + trunc_ln1118_s_fu_1641_p4);

assign add_ln703_1863_fu_1727_p2 = ($signed(sext_ln1118_1516_fu_1487_p1) + $signed(sext_ln1118_1513_fu_1367_p1));

assign add_ln703_1864_fu_1737_p2 = ($signed(zext_ln703_8_fu_1723_p1) + $signed(sext_ln703_811_fu_1733_p1));

assign add_ln703_1865_fu_1743_p2 = ($signed(sext_ln1118_1514_fu_1407_p1) + $signed(sext_ln1118_1517_fu_1531_p1));

assign add_ln703_1866_fu_1749_p2 = ($signed(sext_ln1118_1518_fu_1611_p1) + $signed(28'd268421195));

assign add_ln703_1867_fu_1759_p2 = ($signed(sext_ln1118_1515_fu_1467_p1) + $signed(sext_ln703_812_fu_1755_p1));

assign add_ln703_1868_fu_1769_p2 = ($signed(add_ln703_1865_fu_1743_p2) + $signed(sext_ln703_813_fu_1765_p1));

assign add_ln703_1869_fu_1779_p2 = ($signed(add_ln703_1864_fu_1737_p2) + $signed(sext_ln703_814_fu_1775_p1));

assign add_ln703_1870_fu_1785_p2 = (add_ln703_1861_fu_1711_p2 + add_ln703_1869_fu_1779_p2);

assign add_ln703_fu_777_p2 = ($signed(sext_ln708_fu_409_p1) + $signed(zext_ln708_fu_385_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign mul_ln1118_1791_fu_337_p0 = mul_ln1118_1791_fu_337_p00;

assign mul_ln1118_1791_fu_337_p00 = data_1_V_read;

assign mul_ln1118_1791_fu_337_p2 = ($signed({{1'b0}, {mul_ln1118_1791_fu_337_p0}}) * $signed(-43'h582));

assign mul_ln1118_1792_fu_369_p0 = mul_ln1118_1792_fu_369_p00;

assign mul_ln1118_1792_fu_369_p00 = data_2_V_read;

assign mul_ln1118_1792_fu_369_p2 = (mul_ln1118_1792_fu_369_p0 * $signed('h9D2));

assign mul_ln1118_1793_fu_393_p0 = mul_ln1118_1793_fu_393_p00;

assign mul_ln1118_1793_fu_393_p00 = data_3_V_read;

assign mul_ln1118_1793_fu_393_p2 = ($signed({{1'b0}, {mul_ln1118_1793_fu_393_p0}}) * $signed(-47'h52A8));

assign mul_ln1118_1794_fu_425_p0 = mul_ln1118_1794_fu_425_p00;

assign mul_ln1118_1794_fu_425_p00 = data_4_V_read;

assign mul_ln1118_1794_fu_425_p2 = (mul_ln1118_1794_fu_425_p0 * $signed('h44DA));

assign mul_ln1118_1795_fu_453_p0 = mul_ln1118_1795_fu_453_p00;

assign mul_ln1118_1795_fu_453_p00 = data_5_V_read;

assign mul_ln1118_1795_fu_453_p2 = ($signed({{1'b0}, {mul_ln1118_1795_fu_453_p0}}) * $signed(-47'h49EF));

assign mul_ln1118_1796_fu_485_p0 = mul_ln1118_1796_fu_485_p00;

assign mul_ln1118_1796_fu_485_p00 = data_6_V_read;

assign mul_ln1118_1796_fu_485_p2 = (mul_ln1118_1796_fu_485_p0 * $signed('h132A));

assign mul_ln1118_1797_fu_509_p0 = mul_ln1118_1797_fu_509_p00;

assign mul_ln1118_1797_fu_509_p00 = data_7_V_read;

assign mul_ln1118_1797_fu_509_p2 = (mul_ln1118_1797_fu_509_p0 * $signed('h791));

assign mul_ln1118_1798_fu_537_p0 = mul_ln1118_1798_fu_537_p00;

assign mul_ln1118_1798_fu_537_p00 = data_8_V_read;

assign mul_ln1118_1798_fu_537_p2 = (mul_ln1118_1798_fu_537_p0 * $signed('h1ED6));

assign mul_ln1118_1799_fu_613_p0 = zext_ln1118_27_fu_609_p1;

assign mul_ln1118_1799_fu_613_p2 = (mul_ln1118_1799_fu_613_p0 * $signed('h110B));

assign mul_ln1118_1800_fu_641_p0 = zext_ln1118_30_fu_637_p1;

assign mul_ln1118_1800_fu_641_p2 = (mul_ln1118_1800_fu_641_p0 * $signed('h42C6));

assign mul_ln1118_1801_fu_665_p0 = zext_ln1118_32_fu_661_p1;

assign mul_ln1118_1801_fu_665_p2 = ($signed({{1'b0}, {mul_ln1118_1801_fu_665_p0}}) * $signed(-46'h2DDA));

assign mul_ln1118_1802_fu_697_p0 = mul_ln1118_1802_fu_697_p00;

assign mul_ln1118_1802_fu_697_p00 = data_13_V_read;

assign mul_ln1118_1802_fu_697_p2 = (mul_ln1118_1802_fu_697_p0 * $signed('h11AE));

assign mul_ln1118_1803_fu_729_p0 = mul_ln1118_1803_fu_729_p00;

assign mul_ln1118_1803_fu_729_p00 = data_14_V_read;

assign mul_ln1118_1803_fu_729_p2 = (mul_ln1118_1803_fu_729_p0 * $signed('h5C6));

assign mul_ln1118_1804_fu_761_p0 = mul_ln1118_1804_fu_761_p00;

assign mul_ln1118_1804_fu_761_p00 = data_15_V_read;

assign mul_ln1118_1804_fu_761_p2 = (mul_ln1118_1804_fu_761_p0 * $signed('h20CA));

assign mul_ln1118_1805_fu_906_p0 = mul_ln1118_1805_fu_906_p00;

assign mul_ln1118_1805_fu_906_p00 = data_0_V_read;

assign mul_ln1118_1805_fu_906_p2 = ($signed({{1'b0}, {mul_ln1118_1805_fu_906_p0}}) * $signed(-47'h4B71));

assign mul_ln1118_1806_fu_926_p0 = mul_ln1118_1806_fu_926_p00;

assign mul_ln1118_1806_fu_926_p00 = data_1_V_read;

assign mul_ln1118_1806_fu_926_p2 = (mul_ln1118_1806_fu_926_p0 * $signed('h23E9));

assign mul_ln1118_1807_fu_946_p0 = mul_ln1118_1807_fu_946_p00;

assign mul_ln1118_1807_fu_946_p00 = data_2_V_read;

assign mul_ln1118_1807_fu_946_p2 = (mul_ln1118_1807_fu_946_p0 * $signed('h538A));

assign mul_ln1118_1808_fu_970_p0 = zext_ln1118_45_fu_966_p1;

assign mul_ln1118_1808_fu_970_p2 = (mul_ln1118_1808_fu_970_p0 * $signed('h6C2D));

assign mul_ln1118_1809_fu_990_p0 = mul_ln1118_1809_fu_990_p00;

assign mul_ln1118_1809_fu_990_p00 = data_4_V_read;

assign mul_ln1118_1809_fu_990_p2 = ($signed({{1'b0}, {mul_ln1118_1809_fu_990_p0}}) * $signed(-48'h927A));

assign mul_ln1118_1810_fu_1006_p0 = zext_ln1118_12_fu_445_p1;

assign mul_ln1118_1810_fu_1006_p2 = ($signed({{1'b0}, {mul_ln1118_1810_fu_1006_p0}}) * $signed(-43'h6FE));

assign mul_ln1118_1811_fu_1026_p0 = mul_ln1118_1811_fu_1026_p00;

assign mul_ln1118_1811_fu_1026_p00 = data_6_V_read;

assign mul_ln1118_1811_fu_1026_p2 = ($signed({{1'b0}, {mul_ln1118_1811_fu_1026_p0}}) * $signed(-45'h121A));

assign mul_ln1118_1812_fu_1046_p0 = mul_ln1118_1812_fu_1046_p00;

assign mul_ln1118_1812_fu_1046_p00 = data_7_V_read;

assign mul_ln1118_1812_fu_1046_p2 = ($signed({{1'b0}, {mul_ln1118_1812_fu_1046_p0}}) * $signed(-47'h5B8A));

assign mul_ln1118_1813_fu_1066_p0 = zext_ln1118_20_fu_529_p1;

assign mul_ln1118_1813_fu_1066_p2 = ($signed({{1'b0}, {mul_ln1118_1813_fu_1066_p0}}) * $signed(-46'h2A4E));

assign mul_ln1118_1814_fu_1090_p0 = mul_ln1118_1814_fu_1090_p00;

assign mul_ln1118_1814_fu_1090_p00 = data_9_V_read;

assign mul_ln1118_1814_fu_1090_p2 = (mul_ln1118_1814_fu_1090_p0 * $signed('h6840));

assign mul_ln1118_1815_fu_1110_p0 = zext_ln1118_27_fu_609_p1;

assign mul_ln1118_1815_fu_1110_p2 = ($signed({{1'b0}, {mul_ln1118_1815_fu_1110_p0}}) * $signed(-44'hB5B));

assign mul_ln1118_1816_fu_1130_p0 = mul_ln1118_1816_fu_1130_p00;

assign mul_ln1118_1816_fu_1130_p00 = data_11_V_read;

assign mul_ln1118_1816_fu_1130_p2 = (mul_ln1118_1816_fu_1130_p0 * $signed('h1DB6));

assign mul_ln1118_1817_fu_1150_p0 = zext_ln1118_32_fu_661_p1;

assign mul_ln1118_1817_fu_1150_p2 = ($signed({{1'b0}, {mul_ln1118_1817_fu_1150_p0}}) * $signed(-46'h224D));

assign mul_ln1118_1818_fu_1170_p0 = mul_ln1118_1818_fu_1170_p00;

assign mul_ln1118_1818_fu_1170_p00 = data_13_V_read;

assign mul_ln1118_1818_fu_1170_p2 = (mul_ln1118_1818_fu_1170_p0 * $signed('h76CF));

assign mul_ln1118_1819_fu_1190_p0 = mul_ln1118_1819_fu_1190_p00;

assign mul_ln1118_1819_fu_1190_p00 = data_14_V_read;

assign mul_ln1118_1819_fu_1190_p2 = ($signed({{1'b0}, {mul_ln1118_1819_fu_1190_p0}}) * $signed(-47'h5730));

assign mul_ln1118_1820_fu_1210_p0 = mul_ln1118_1820_fu_1210_p00;

assign mul_ln1118_1820_fu_1210_p00 = data_15_V_read;

assign mul_ln1118_1820_fu_1210_p2 = (mul_ln1118_1820_fu_1210_p0 * $signed('h1700));

assign mul_ln1118_1821_fu_1351_p0 = zext_ln1118_1_fu_301_p1;

assign mul_ln1118_1821_fu_1351_p2 = ($signed({{1'b0}, {mul_ln1118_1821_fu_1351_p0}}) * $signed(-46'h252C));

assign mul_ln1118_1822_fu_1371_p0 = mul_ln1118_1822_fu_1371_p00;

assign mul_ln1118_1822_fu_1371_p00 = data_1_V_read;

assign mul_ln1118_1822_fu_1371_p2 = ($signed({{1'b0}, {mul_ln1118_1822_fu_1371_p0}}) * $signed(-47'h68D7));

assign mul_ln1118_1823_fu_1391_p0 = mul_ln1118_1823_fu_1391_p00;

assign mul_ln1118_1823_fu_1391_p00 = data_2_V_read;

assign mul_ln1118_1823_fu_1391_p2 = ($signed({{1'b0}, {mul_ln1118_1823_fu_1391_p0}}) * $signed(-44'hA91));

assign mul_ln1118_1824_fu_1411_p0 = zext_ln1118_45_fu_966_p1;

assign mul_ln1118_1824_fu_1411_p2 = (mul_ln1118_1824_fu_1411_p0 * $signed('h5A95));

assign mul_ln1118_1825_fu_1431_p0 = mul_ln1118_1825_fu_1431_p00;

assign mul_ln1118_1825_fu_1431_p00 = data_4_V_read;

assign mul_ln1118_1825_fu_1431_p2 = ($signed({{1'b0}, {mul_ln1118_1825_fu_1431_p0}}) * $signed(-47'h7DB9));

assign mul_ln1118_1826_fu_1451_p0 = zext_ln1118_12_fu_445_p1;

assign mul_ln1118_1826_fu_1451_p2 = ($signed({{1'b0}, {mul_ln1118_1826_fu_1451_p0}}) * $signed(-43'h716));

assign mul_ln1118_1827_fu_1471_p0 = mul_ln1118_1827_fu_1471_p00;

assign mul_ln1118_1827_fu_1471_p00 = data_6_V_read;

assign mul_ln1118_1827_fu_1471_p2 = ($signed({{1'b0}, {mul_ln1118_1827_fu_1471_p0}}) * $signed(-46'h3FE7));

assign mul_ln1118_1828_fu_1495_p0 = mul_ln1118_1828_fu_1495_p00;

assign mul_ln1118_1828_fu_1495_p00 = data_7_V_read;

assign mul_ln1118_1828_fu_1495_p2 = (mul_ln1118_1828_fu_1495_p0 * $signed('h5EAD));

assign mul_ln1118_1829_fu_1515_p0 = zext_ln1118_20_fu_529_p1;

assign mul_ln1118_1829_fu_1515_p2 = ($signed({{1'b0}, {mul_ln1118_1829_fu_1515_p0}}) * $signed(-46'h2577));

assign mul_ln1118_1830_fu_1535_p0 = mul_ln1118_1830_fu_1535_p00;

assign mul_ln1118_1830_fu_1535_p00 = data_9_V_read;

assign mul_ln1118_1830_fu_1535_p2 = ($signed({{1'b0}, {mul_ln1118_1830_fu_1535_p0}}) * $signed(-47'h4B97));

assign mul_ln1118_1831_fu_1555_p0 = mul_ln1118_1831_fu_1555_p00;

assign mul_ln1118_1831_fu_1555_p00 = data_10_V_read;

assign mul_ln1118_1831_fu_1555_p2 = (mul_ln1118_1831_fu_1555_p0 * $signed('h5BD6));

assign mul_ln1118_1832_fu_1575_p0 = zext_ln1118_30_fu_637_p1;

assign mul_ln1118_1832_fu_1575_p2 = (mul_ln1118_1832_fu_1575_p0 * $signed('h592E));

assign mul_ln1118_1833_fu_1595_p0 = mul_ln1118_1833_fu_1595_p00;

assign mul_ln1118_1833_fu_1595_p00 = data_12_V_read;

assign mul_ln1118_1833_fu_1595_p2 = ($signed({{1'b0}, {mul_ln1118_1833_fu_1595_p0}}) * $signed(-43'h43D));

assign mul_ln1118_1834_fu_1615_p0 = mul_ln1118_1834_fu_1615_p00;

assign mul_ln1118_1834_fu_1615_p00 = data_13_V_read;

assign mul_ln1118_1834_fu_1615_p2 = (mul_ln1118_1834_fu_1615_p0 * $signed('h275A));

assign mul_ln1118_1835_fu_1635_p0 = mul_ln1118_1835_fu_1635_p00;

assign mul_ln1118_1835_fu_1635_p00 = data_14_V_read;

assign mul_ln1118_1835_fu_1635_p2 = (mul_ln1118_1835_fu_1635_p0 * $signed('h262C));

assign mul_ln1118_1836_fu_1651_p0 = mul_ln1118_1836_fu_1651_p00;

assign mul_ln1118_1836_fu_1651_p00 = data_15_V_read;

assign mul_ln1118_1836_fu_1651_p2 = (mul_ln1118_1836_fu_1651_p0 * $signed('hF8D));

assign mul_ln1118_fu_305_p0 = zext_ln1118_1_fu_301_p1;

assign mul_ln1118_fu_305_p2 = ($signed({{1'b0}, {mul_ln1118_fu_305_p0}}) * $signed(-46'h28DA));

assign sext_ln1118_1505_fu_353_p1 = $signed(tmp_2_fu_343_p4);

assign sext_ln1118_1506_fu_601_p1 = $signed(tmp_3_fu_591_p4);

assign sext_ln1118_1507_fu_681_p1 = $signed(tmp_4_fu_671_p4);

assign sext_ln1118_1508_fu_1022_p1 = $signed(tmp_5_fu_1012_p4);

assign sext_ln1118_1509_fu_1042_p1 = $signed(tmp_6_fu_1032_p4);

assign sext_ln1118_1510_fu_1082_p1 = $signed(tmp_7_fu_1072_p4);

assign sext_ln1118_1511_fu_1126_p1 = $signed(tmp_8_fu_1116_p4);

assign sext_ln1118_1512_fu_1166_p1 = $signed(tmp_9_fu_1156_p4);

assign sext_ln1118_1513_fu_1367_p1 = $signed(tmp_11_fu_1357_p4);

assign sext_ln1118_1514_fu_1407_p1 = $signed(tmp_12_fu_1397_p4);

assign sext_ln1118_1515_fu_1467_p1 = $signed(tmp_13_fu_1457_p4);

assign sext_ln1118_1516_fu_1487_p1 = $signed(tmp_14_fu_1477_p4);

assign sext_ln1118_1517_fu_1531_p1 = $signed(tmp_15_fu_1521_p4);

assign sext_ln1118_1518_fu_1611_p1 = $signed(tmp_16_fu_1601_p4);

assign sext_ln1118_fu_321_p1 = $signed(tmp_1_fu_311_p4);

assign sext_ln703_805_fu_883_p1 = $signed(add_ln703_1835_fu_877_p2);

assign sext_ln703_806_fu_873_p1 = $signed(add_ln703_1834_fu_867_p2);

assign sext_ln703_807_fu_1292_p1 = $signed(add_ln703_1847_fu_1286_p2);

assign sext_ln703_808_fu_1314_p1 = $signed(add_ln703_1850_fu_1308_p2);

assign sext_ln703_809_fu_1324_p1 = $signed(add_ln703_1851_fu_1318_p2);

assign sext_ln703_810_fu_1334_p1 = $signed(add_ln703_1852_fu_1328_p2);

assign sext_ln703_811_fu_1733_p1 = $signed(add_ln703_1863_fu_1727_p2);

assign sext_ln703_812_fu_1755_p1 = $signed(add_ln703_1866_fu_1749_p2);

assign sext_ln703_813_fu_1765_p1 = $signed(add_ln703_1867_fu_1759_p2);

assign sext_ln703_814_fu_1775_p1 = $signed(add_ln703_1868_fu_1769_p2);

assign sext_ln703_fu_863_p1 = $signed(add_ln703_1833_fu_857_p2);

assign sext_ln708_404_fu_469_p1 = $signed(trunc_ln708_1822_fu_459_p4);

assign sext_ln708_405_fu_922_p1 = $signed(trunc_ln708_1823_fu_912_p4);

assign sext_ln708_406_fu_1062_p1 = $signed(trunc_ln708_1825_fu_1052_p4);

assign sext_ln708_407_fu_1206_p1 = $signed(trunc_ln708_1826_fu_1196_p4);

assign sext_ln708_408_fu_1387_p1 = $signed(trunc_ln708_1827_fu_1377_p4);

assign sext_ln708_409_fu_1447_p1 = $signed(trunc_ln708_1828_fu_1437_p4);

assign sext_ln708_410_fu_1551_p1 = $signed(trunc_ln708_1829_fu_1541_p4);

assign sext_ln708_fu_409_p1 = $signed(trunc_ln708_s_fu_399_p4);

assign shl_ln1118_s_fu_573_p3 = {{data_9_V_read}, {3'd0}};

assign shl_ln_fu_561_p3 = {{data_9_V_read}, {11'd0}};

assign sub_ln1118_fu_585_p2 = (zext_ln1118_25_fu_581_p1 - zext_ln1118_24_fu_569_p1);

assign tmp_10_fu_1216_p4 = {{mul_ln1118_1820_fu_1210_p2[43:16]}};

assign tmp_11_fu_1357_p4 = {{mul_ln1118_1821_fu_1351_p2[45:16]}};

assign tmp_12_fu_1397_p4 = {{mul_ln1118_1823_fu_1391_p2[43:16]}};

assign tmp_13_fu_1457_p4 = {{mul_ln1118_1826_fu_1451_p2[42:16]}};

assign tmp_14_fu_1477_p4 = {{mul_ln1118_1827_fu_1471_p2[45:16]}};

assign tmp_15_fu_1521_p4 = {{mul_ln1118_1829_fu_1515_p2[45:16]}};

assign tmp_16_fu_1601_p4 = {{mul_ln1118_1833_fu_1595_p2[42:16]}};

assign tmp_1_fu_311_p4 = {{mul_ln1118_fu_305_p2[45:16]}};

assign tmp_2_fu_343_p4 = {{mul_ln1118_1791_fu_337_p2[42:16]}};

assign tmp_3_fu_591_p4 = {{sub_ln1118_fu_585_p2[42:16]}};

assign tmp_4_fu_671_p4 = {{mul_ln1118_1801_fu_665_p2[45:16]}};

assign tmp_57_fu_515_p4 = {{mul_ln1118_1797_fu_509_p2[41:16]}};

assign tmp_58_fu_543_p4 = {{mul_ln1118_1798_fu_537_p2[43:16]}};

assign tmp_59_fu_619_p4 = {{mul_ln1118_1799_fu_613_p2[43:16]}};

assign tmp_5_fu_1012_p4 = {{mul_ln1118_1810_fu_1006_p2[42:16]}};

assign tmp_60_fu_703_p4 = {{mul_ln1118_1802_fu_697_p2[43:16]}};

assign tmp_61_fu_735_p4 = {{mul_ln1118_1803_fu_729_p2[41:16]}};

assign tmp_62_fu_932_p4 = {{mul_ln1118_1806_fu_926_p2[44:16]}};

assign tmp_63_fu_952_p4 = {{mul_ln1118_1807_fu_946_p2[45:16]}};

assign tmp_64_fu_976_p4 = {{mul_ln1118_1808_fu_970_p2[45:16]}};

assign tmp_65_fu_1096_p4 = {{mul_ln1118_1814_fu_1090_p2[45:16]}};

assign tmp_66_fu_1136_p4 = {{mul_ln1118_1816_fu_1130_p2[43:16]}};

assign tmp_67_fu_1176_p4 = {{mul_ln1118_1818_fu_1170_p2[45:16]}};

assign tmp_68_fu_1417_p4 = {{mul_ln1118_1824_fu_1411_p2[45:16]}};

assign tmp_69_fu_1501_p4 = {{mul_ln1118_1828_fu_1495_p2[45:16]}};

assign tmp_6_fu_1032_p4 = {{mul_ln1118_1811_fu_1026_p2[44:16]}};

assign tmp_70_fu_1561_p4 = {{mul_ln1118_1831_fu_1555_p2[45:16]}};

assign tmp_71_fu_1581_p4 = {{mul_ln1118_1832_fu_1575_p2[45:16]}};

assign tmp_72_fu_1621_p4 = {{mul_ln1118_1834_fu_1615_p2[44:16]}};

assign tmp_73_fu_1657_p4 = {{mul_ln1118_1836_fu_1651_p2[42:16]}};

assign tmp_7_fu_1072_p4 = {{mul_ln1118_1813_fu_1066_p2[45:16]}};

assign tmp_8_fu_1116_p4 = {{mul_ln1118_1815_fu_1110_p2[43:16]}};

assign tmp_9_fu_1156_p4 = {{mul_ln1118_1817_fu_1150_p2[45:16]}};

assign tmp_fu_375_p4 = {{mul_ln1118_1792_fu_369_p2[42:16]}};

assign tmp_s_fu_431_p4 = {{mul_ln1118_1794_fu_425_p2[45:16]}};

assign trunc_ln1118_4_fu_647_p4 = {{mul_ln1118_1800_fu_641_p2[45:16]}};

assign trunc_ln1118_s_fu_1641_p4 = {{mul_ln1118_1835_fu_1635_p2[44:16]}};

assign trunc_ln1_fu_491_p4 = {{mul_ln1118_1796_fu_485_p2[43:16]}};

assign trunc_ln2_fu_767_p4 = {{mul_ln1118_1804_fu_761_p2[44:16]}};

assign trunc_ln708_1822_fu_459_p4 = {{mul_ln1118_1795_fu_453_p2[46:16]}};

assign trunc_ln708_1823_fu_912_p4 = {{mul_ln1118_1805_fu_906_p2[46:16]}};

assign trunc_ln708_1824_fu_996_p4 = {{mul_ln1118_1809_fu_990_p2[47:16]}};

assign trunc_ln708_1825_fu_1052_p4 = {{mul_ln1118_1812_fu_1046_p2[46:16]}};

assign trunc_ln708_1826_fu_1196_p4 = {{mul_ln1118_1819_fu_1190_p2[46:16]}};

assign trunc_ln708_1827_fu_1377_p4 = {{mul_ln1118_1822_fu_1371_p2[46:16]}};

assign trunc_ln708_1828_fu_1437_p4 = {{mul_ln1118_1825_fu_1431_p2[46:16]}};

assign trunc_ln708_1829_fu_1541_p4 = {{mul_ln1118_1830_fu_1535_p2[46:16]}};

assign trunc_ln708_s_fu_399_p4 = {{mul_ln1118_1793_fu_393_p2[46:16]}};

assign zext_ln1118_12_fu_445_p1 = data_5_V_read;

assign zext_ln1118_19_fu_525_p1 = tmp_57_fu_515_p4;

assign zext_ln1118_1_fu_301_p1 = data_0_V_read;

assign zext_ln1118_20_fu_529_p1 = data_8_V_read;

assign zext_ln1118_22_fu_553_p1 = tmp_58_fu_543_p4;

assign zext_ln1118_24_fu_569_p1 = shl_ln_fu_561_p3;

assign zext_ln1118_25_fu_581_p1 = shl_ln1118_s_fu_573_p3;

assign zext_ln1118_27_fu_609_p1 = data_10_V_read;

assign zext_ln1118_28_fu_629_p1 = tmp_59_fu_619_p4;

assign zext_ln1118_30_fu_637_p1 = data_11_V_read;

assign zext_ln1118_32_fu_661_p1 = data_12_V_read;

assign zext_ln1118_36_fu_713_p1 = tmp_60_fu_703_p4;

assign zext_ln1118_40_fu_745_p1 = tmp_61_fu_735_p4;

assign zext_ln1118_44_fu_962_p1 = tmp_63_fu_952_p4;

assign zext_ln1118_45_fu_966_p1 = data_3_V_read;

assign zext_ln1118_46_fu_986_p1 = tmp_64_fu_976_p4;

assign zext_ln1118_48_fu_1106_p1 = tmp_65_fu_1096_p4;

assign zext_ln1118_49_fu_1146_p1 = tmp_66_fu_1136_p4;

assign zext_ln1118_51_fu_1591_p1 = tmp_71_fu_1581_p4;

assign zext_ln1118_52_fu_1631_p1 = tmp_72_fu_1621_p4;

assign zext_ln703_10_fu_1226_p1 = tmp_10_fu_1216_p4;

assign zext_ln703_1_fu_811_p1 = add_ln703_1827_fu_805_p2;

assign zext_ln703_2_fu_821_p1 = add_ln703_1828_fu_815_p2;

assign zext_ln703_3_fu_843_p1 = add_ln703_1831_fu_837_p2;

assign zext_ln703_4_fu_853_p1 = add_ln703_1832_fu_847_p2;

assign zext_ln703_5_fu_1242_p1 = add_ln703_1840_fu_1236_p2;

assign zext_ln703_6_fu_1264_p1 = add_ln703_1843_fu_1258_p2;

assign zext_ln703_7_fu_1701_p1 = add_ln703_1859_fu_1695_p2;

assign zext_ln703_8_fu_1723_p1 = add_ln703_1862_fu_1717_p2;

assign zext_ln703_9_fu_1667_p1 = tmp_73_fu_1657_p4;

assign zext_ln703_fu_801_p1 = add_ln703_1826_fu_795_p2;

assign zext_ln708_1_fu_441_p1 = tmp_s_fu_431_p4;

assign zext_ln708_2_fu_942_p1 = tmp_62_fu_932_p4;

assign zext_ln708_3_fu_1186_p1 = tmp_67_fu_1176_p4;

assign zext_ln708_4_fu_1427_p1 = tmp_68_fu_1417_p4;

assign zext_ln708_5_fu_1511_p1 = tmp_69_fu_1501_p4;

assign zext_ln708_6_fu_1571_p1 = tmp_70_fu_1561_p4;

assign zext_ln708_fu_385_p1 = tmp_fu_375_p4;

endmodule //dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
