# Upload Files and Guide to ProblemSet 5, Part 3

* [1] Right-click on the block design environment and click Save as PDF.

* [2] Right-click on the block design source and create HDL wrapper as VHDL

* [3] After Implementation, Under Implementation section generate report files and save to file

* [4] Create testbench file for wrapper, use tb_sine_cosine_module.vhd as reference file.
