#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  1 10:22:36 2023
# Process ID: 30228
# Current directory: S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3344 S:\univer\sem2_1\digital_experiment\exp_6\Lab6_xterm\Lab6_xterm.xpr
# Log file: S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/vivado.log
# Journal file: S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.262 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'G:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'xterm' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim/vga_mem.mif'
INFO: [SIM-utils-43] Exported 'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim/image640x480-h.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj xterm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.gen/sources_1/ip/vga_mem/sim/vga_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/Cal_Addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cal_Addr
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/FontLibrary_ASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FontLibrary_ASCII
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/VGACtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGACtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/VGADisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGADisplay
INFO: [VRFC 10-2458] undeclared symbol pix_valid, assumed default net type wire [S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/VGADisplay.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/VGADraw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGADraw
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/VMemCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VMemCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/VedioMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VedioMem
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decimal
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module ps2_keyboard
INFO: [VRFC 10-311] analyzing module scancode_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/lab6/xterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xterm
INFO: [VRFC 10-2458] undeclared symbol LEd, assumed default net type wire [S:/univer/sem2_1/digital_experiment/exp_6/lab6/xterm.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim'
"xelab -wto 65f095713d2741489210f582c707c7ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xterm_behav xil_defaultlib.xterm xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 65f095713d2741489210f582c707c7ff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xterm_behav xil_defaultlib.xterm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'LED' [S:/univer/sem2_1/digital_experiment/exp_6/lab6/xterm.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dp' [S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/keyboard.v:151]
ERROR: [VRFC 10-3423] illegal output port connection to 'dp' [S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.srcs/sources_1/new/keyboard.v:151]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 14
[Wed Nov  1 10:27:20 2023] Launched synth_1...
Run output will be captured here: S:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 's:/univer/sem2_1/digital_experiment/exp_6/Lab6_xterm/Lab6_xterm.gen/sources_1/ip/vga_mem/vga_mem.dcp' for cell 'myvga/my_pic'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1137.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 498 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [S:/univer/sem2_1/digital_experiment/exp_6/lab6/xterm.xdc]
Finished Parsing XDC File [S:/univer/sem2_1/digital_experiment/exp_6/lab6/xterm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1235.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1370.543 ; gain = 362.281
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 10:44:54 2023...
