// Seed: 723799436
module module_0 (
    input  wand  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wor   id_3,
    output uwire id_4
);
  wire id_6;
  wire id_8 = 1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5
);
  wor  id_7;
  tri  id_8 = {id_7 | 1, 1'b0} > id_2;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_0,
      id_3
  );
  wire id_10;
endmodule
