<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › fsl_pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fsl_pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * MPC83xx/85xx/86xx PCI/PCIE support routing.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007-2011 Freescale Semiconductor, Inc.</span>
<span class="cm"> * Copyright 2008-2009 MontaVista Software, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Initial author: Xianghua Xiao &lt;x.xiao@freescale.com&gt;</span>
<span class="cm"> * Recode: ZHANG WEI &lt;wei.zhang@freescale.com&gt;</span>
<span class="cm"> * Rewrite the routing for Frescale PCI and PCI Express</span>
<span class="cm"> * 	Roy Zang &lt;tie-fei.zang@freescale.com&gt;</span>
<span class="cm"> * MPC83xx PCI-Express support:</span>
<span class="cm"> * 	Tony Li &lt;tony.li@freescale.com&gt;</span>
<span class="cm"> * 	Anton Vorontsov &lt;avorontsov@ru.mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>
<span class="cp">#include &lt;linux/memblock.h&gt;</span>
<span class="cp">#include &lt;linux/log2.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/pci-bridge.h&gt;</span>
<span class="cp">#include &lt;asm/machdep.h&gt;</span>
<span class="cp">#include &lt;sysdev/fsl_soc.h&gt;</span>
<span class="cp">#include &lt;sysdev/fsl_pci.h&gt;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">fsl_pcie_bus_fixup</span><span class="p">,</span> <span class="n">is_mpc83xx_pci</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">quirk_fsl_pcie_header</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">progif</span><span class="p">;</span>

	<span class="cm">/* if we aren&#39;t a PCIe don&#39;t bother */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_find_capability</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CAP_ID_EXP</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* if we aren&#39;t in host mode don&#39;t bother */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CLASS_PROG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">progif</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">progif</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">=</span> <span class="n">PCI_CLASS_BRIDGE_PCI</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">fsl_pcie_bus_fixup</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">fsl_pcie_check_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">early_read_config_dword</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCIE_LTSSM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;</span> <span class="n">PCIE_LTSSM_L0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)</span>

<span class="cp">#define MAX_PHYS_ADDR_BITS	40</span>
<span class="k">static</span> <span class="n">u64</span> <span class="n">pci64_dma_offset</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">MAX_PHYS_ADDR_BITS</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fsl_pci_dma_set_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">dma_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma_mask</span> <span class="o">||</span> <span class="o">!</span><span class="n">dma_supported</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dma_mask</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Fixup PCI devices that are able to DMA to above the physical</span>
<span class="cm">	 * address width of the SoC such that we can address any internal</span>
<span class="cm">	 * SoC address from across PCI if needed</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">pci_bus_type</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dma_mask</span> <span class="o">&gt;=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="n">MAX_PHYS_ADDR_BITS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">set_dma_ops</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma_direct_ops</span><span class="p">);</span>
		<span class="n">set_dma_offset</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pci64_dma_offset</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma_mask</span> <span class="o">=</span> <span class="n">dma_mask</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">setup_one_atmu</span><span class="p">(</span><span class="k">struct</span> <span class="n">ccsr_pci</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">,</span>
	<span class="n">resource_size_t</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">resource_size_t</span> <span class="n">pci_addr</span> <span class="o">=</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">-</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">phys_addr</span> <span class="o">=</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">size</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">flags</span> <span class="o">=</span> <span class="mh">0x80044000</span><span class="p">;</span> <span class="cm">/* enable &amp; mem R/W */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCI MEM resource start 0x%016llx, size 0x%016llx.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_PREFETCH</span><span class="p">)</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="mh">0x10000000</span><span class="p">;</span> <span class="cm">/* enable relaxed ordering */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">size</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">__ilog2</span><span class="p">(</span><span class="n">size</span><span class="p">),</span>
					<span class="n">__ffs</span><span class="p">(</span><span class="n">pci_addr</span> <span class="o">|</span> <span class="n">phys_addr</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">+</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">index</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">potar</span><span class="p">,</span> <span class="n">pci_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">index</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">potear</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">pci_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">44</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">index</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">powbar</span><span class="p">,</span> <span class="n">phys_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">index</span> <span class="o">+</span> <span class="n">i</span><span class="p">].</span><span class="n">powar</span><span class="p">,</span> <span class="n">flags</span> <span class="o">|</span> <span class="p">(</span><span class="n">bits</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

		<span class="n">pci_addr</span> <span class="o">+=</span> <span class="p">(</span><span class="n">resource_size_t</span><span class="p">)</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="n">bits</span><span class="p">;</span>
		<span class="n">phys_addr</span> <span class="o">+=</span> <span class="p">(</span><span class="n">resource_size_t</span><span class="p">)</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="n">bits</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">-=</span> <span class="p">(</span><span class="n">resource_size_t</span><span class="p">)</span><span class="mi">1U</span> <span class="o">&lt;&lt;</span> <span class="n">bits</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* atmu setup for fsl pci/pcie controller */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">setup_pci_atmu</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">rsrc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ccsr_pci</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="n">mem_log</span><span class="p">,</span> <span class="n">win_idx</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="n">start_idx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">end_idx</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mem</span><span class="p">,</span> <span class="n">sz</span><span class="p">,</span> <span class="n">paddr_hi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">paddr_lo</span> <span class="o">=</span> <span class="n">ULLONG_MAX</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pcicsrbar</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pcicsrbar_sz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">piwar</span> <span class="o">=</span> <span class="n">PIWAR_EN</span> <span class="o">|</span> <span class="n">PIWAR_PF</span> <span class="o">|</span> <span class="n">PIWAR_TGI_LOCAL</span> <span class="o">|</span>
			<span class="n">PIWAR_READ_SNOOP</span> <span class="o">|</span> <span class="n">PIWAR_WRITE_SNOOP</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u64</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCI memory map start 0x%016llx, size 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">rsrc</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">resource_size</span><span class="p">(</span><span class="n">rsrc</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">,</span> <span class="s">&quot;fsl,qoriq-pcie-v2.2&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">win_idx</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">start_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">end_idx</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">rsrc</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">rsrc</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci</span><span class="p">)</span> <span class="p">{</span>
	    <span class="n">dev_err</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">,</span> <span class="s">&quot;Unable to map ATMU registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	    <span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Disable all windows (except powar0 since it&#39;s ignored) */</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">powar</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">start_idx</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">end_idx</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">piwar</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Setup outbound MEM window */</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_MEM</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">paddr_lo</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">paddr_lo</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">start</span><span class="p">);</span>
		<span class="n">paddr_hi</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">paddr_hi</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">end</span><span class="p">);</span>

		<span class="n">n</span> <span class="o">=</span> <span class="n">setup_one_atmu</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				   <span class="n">hose</span><span class="o">-&gt;</span><span class="n">pci_mem_offset</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">j</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Ran out of outbound PCI ATMUs for resource %d!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IORESOURCE_DISABLED</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">j</span> <span class="o">+=</span> <span class="n">n</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup outbound IO window */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_IO</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">j</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Ran out of outbound PCI ATMUs for IO resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCI IO resource start 0x%016llx, size 0x%016llx, &quot;</span>
				 <span class="s">&quot;phy base 0x%016llx.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">start</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">),</span>
				 <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_base_phys</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">potar</span><span class="p">,</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">potear</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">powbar</span><span class="p">,</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_base_phys</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">));</span>
			<span class="cm">/* Enable, IO R/W */</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">pow</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">powar</span><span class="p">,</span> <span class="mh">0x80088000</span>
				<span class="o">|</span> <span class="p">(</span><span class="n">__ilog2</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">end</span>
				<span class="o">-</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* convert to pci address space */</span>
	<span class="n">paddr_hi</span> <span class="o">-=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">pci_mem_offset</span><span class="p">;</span>
	<span class="n">paddr_lo</span> <span class="o">-=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">pci_mem_offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">paddr_hi</span> <span class="o">==</span> <span class="n">paddr_lo</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: No outbound window space</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">paddr_lo</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: No space for inbound window</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup PCSRBAR/PEXCSRBAR */</span>
	<span class="n">early_write_config_dword</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">early_read_config_dword</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pcicsrbar_sz</span><span class="p">);</span>
	<span class="n">pcicsrbar_sz</span> <span class="o">=</span> <span class="o">~</span><span class="n">pcicsrbar_sz</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">paddr_hi</span> <span class="o">&lt;</span> <span class="p">(</span><span class="mh">0x100000000ull</span> <span class="o">-</span> <span class="n">pcicsrbar_sz</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">(</span><span class="n">paddr_lo</span> <span class="o">&gt;</span> <span class="mh">0x100000000ull</span><span class="p">))</span>
		<span class="n">pcicsrbar</span> <span class="o">=</span> <span class="mh">0x100000000ull</span> <span class="o">-</span> <span class="n">pcicsrbar_sz</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pcicsrbar</span> <span class="o">=</span> <span class="p">(</span><span class="n">paddr_lo</span> <span class="o">-</span> <span class="n">pcicsrbar_sz</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">-</span><span class="n">pcicsrbar_sz</span><span class="p">;</span>
	<span class="n">early_write_config_dword</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">,</span> <span class="n">pcicsrbar</span><span class="p">);</span>

	<span class="n">paddr_lo</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">paddr_lo</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">pcicsrbar</span><span class="p">);</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: PCICSRBAR @ 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">pcicsrbar</span><span class="p">);</span>

	<span class="cm">/* Setup inbound mem window */</span>
	<span class="n">mem</span> <span class="o">=</span> <span class="n">memblock_end_of_DRAM</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * The msi-address-64 property, if it exists, indicates the physical</span>
<span class="cm">	 * address of the MSIIR register.  Normally, this register is located</span>
<span class="cm">	 * inside CCSR, so the ATMU that covers all of CCSR is used. But if</span>
<span class="cm">	 * this property exists, then we normally need to create a new ATMU</span>
<span class="cm">	 * for it.  For now, however, we cheat.  The only entity that creates</span>
<span class="cm">	 * this property is the Freescale hypervisor, and the address is</span>
<span class="cm">	 * specified in the partition configuration.  Typically, the address</span>
<span class="cm">	 * is located in the page immediately after the end of DDR.  If so, we</span>
<span class="cm">	 * can avoid allocating a new ATMU by extending the DDR ATMU by one</span>
<span class="cm">	 * page.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">,</span> <span class="s">&quot;msi-address-64&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">len</span> <span class="o">==</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">address</span> <span class="o">=</span> <span class="n">be64_to_cpup</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">address</span> <span class="o">&gt;=</span> <span class="n">mem</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">address</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">mem</span> <span class="o">+</span> <span class="n">PAGE_SIZE</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: extending DDR ATMU to cover MSIIR&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
			<span class="n">mem</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* TODO: Create a new ATMU for MSIIR */</span>
			<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;%s: msi-address-64 address of %llx is &quot;</span>
				<span class="s">&quot;unsupported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">sz</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">mem</span><span class="p">,</span> <span class="n">paddr_lo</span><span class="p">);</span>
	<span class="n">mem_log</span> <span class="o">=</span> <span class="n">__ilog2_u64</span><span class="p">(</span><span class="n">sz</span><span class="p">);</span>

	<span class="cm">/* PCIe can overmap inbound &amp; outbound since RX &amp; TX are separated */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">early_find_capability</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_CAP_ID_EXP</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Size window to exact size if power-of-two or one size up */</span>
		<span class="k">if</span> <span class="p">((</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">mem_log</span><span class="p">)</span> <span class="o">!=</span> <span class="n">mem</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">mem_log</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">mem</span><span class="p">)</span>
				<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: Setting PCI inbound window &quot;</span>
					<span class="s">&quot;greater than memory size</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
			<span class="n">mem_log</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">piwar</span> <span class="o">|=</span> <span class="p">((</span><span class="n">mem_log</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PIWAR_SZ_MASK</span><span class="p">);</span>

		<span class="cm">/* Setup inbound memory window */</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">pitar</span><span class="p">,</span>  <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwbar</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwar</span><span class="p">,</span>  <span class="n">piwar</span><span class="p">);</span>
		<span class="n">win_idx</span><span class="o">--</span><span class="p">;</span>

		<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dma_window_base_cur</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
		<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dma_window_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">resource_size_t</span><span class="p">)</span><span class="n">sz</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * if we have &gt;4G of memory setup second PCI inbound window to</span>
<span class="cm">		 * let devices that are 64-bit address capable to work w/o</span>
<span class="cm">		 * SWIOTLB and access the full range of memory</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sz</span> <span class="o">!=</span> <span class="n">mem</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mem_log</span> <span class="o">=</span> <span class="n">__ilog2_u64</span><span class="p">(</span><span class="n">mem</span><span class="p">);</span>

			<span class="cm">/* Size window up if we dont fit in exact power-of-2 */</span>
			<span class="k">if</span> <span class="p">((</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">mem_log</span><span class="p">)</span> <span class="o">!=</span> <span class="n">mem</span><span class="p">)</span>
				<span class="n">mem_log</span><span class="o">++</span><span class="p">;</span>

			<span class="n">piwar</span> <span class="o">=</span> <span class="p">(</span><span class="n">piwar</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PIWAR_SZ_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mem_log</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

			<span class="cm">/* Setup inbound memory window */</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">pitar</span><span class="p">,</span>  <span class="mh">0x00000000</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwbear</span><span class="p">,</span>
					<span class="n">pci64_dma_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">44</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwbar</span><span class="p">,</span>
					<span class="n">pci64_dma_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwar</span><span class="p">,</span>  <span class="n">piwar</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * install our own dma_set_mask handler to fixup dma_ops</span>
<span class="cm">			 * and dma_offset</span>
<span class="cm">			 */</span>
			<span class="n">ppc_md</span><span class="p">.</span><span class="n">dma_set_mask</span> <span class="o">=</span> <span class="n">fsl_pci_dma_set_mask</span><span class="p">;</span>

			<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: Setup 64-bit PCI DMA window</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">paddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* Setup inbound memory window */</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">pitar</span><span class="p">,</span>  <span class="n">paddr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwbar</span><span class="p">,</span> <span class="n">paddr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwar</span><span class="p">,</span>  <span class="p">(</span><span class="n">piwar</span> <span class="o">|</span> <span class="p">(</span><span class="n">mem_log</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)));</span>
		<span class="n">win_idx</span><span class="o">--</span><span class="p">;</span>

		<span class="n">paddr</span> <span class="o">+=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">mem_log</span><span class="p">;</span>
		<span class="n">sz</span> <span class="o">-=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">mem_log</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">sz</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mem_log</span> <span class="o">=</span> <span class="n">__ilog2_u64</span><span class="p">(</span><span class="n">sz</span><span class="p">);</span>
			<span class="n">piwar</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mem_log</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">pitar</span><span class="p">,</span>  <span class="n">paddr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwbar</span><span class="p">,</span> <span class="n">paddr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci</span><span class="o">-&gt;</span><span class="n">piw</span><span class="p">[</span><span class="n">win_idx</span><span class="p">].</span><span class="n">piwar</span><span class="p">,</span>  <span class="n">piwar</span><span class="p">);</span>
			<span class="n">win_idx</span><span class="o">--</span><span class="p">;</span>

			<span class="n">paddr</span> <span class="o">+=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">mem_log</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dma_window_base_cur</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
		<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dma_window_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">resource_size_t</span><span class="p">)</span><span class="n">paddr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dma_window_size</span> <span class="o">&lt;</span> <span class="n">mem</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifndef CONFIG_SWIOTLB</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: ERROR: Memory size exceeds PCI ATMU ability to &quot;</span>
			<span class="s">&quot;map - enable CONFIG_SWIOTLB to avoid dma errors.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">name</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="cm">/* adjusting outbound windows could reclaim space in mem map */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">paddr_hi</span> <span class="o">&lt;</span> <span class="mh">0xffffffffull</span><span class="p">)</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;%s: WARNING: Outbound window cfg leaves &quot;</span>
				<span class="s">&quot;gaps in memory map. Adjusting the memory map &quot;</span>
				<span class="s">&quot;could reduce unnecessary bounce buffering.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">name</span><span class="p">);</span>

		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: DMA window size is 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dma_window_size</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">pci</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">setup_pci_cmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cap_x</span><span class="p">;</span>

	<span class="n">early_read_config_word</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmd</span><span class="p">);</span>
	<span class="n">cmd</span> <span class="o">|=</span> <span class="n">PCI_COMMAND_SERR</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MEMORY</span>
		<span class="o">|</span> <span class="n">PCI_COMMAND_IO</span><span class="p">;</span>
	<span class="n">early_write_config_word</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>

	<span class="n">cap_x</span> <span class="o">=</span> <span class="n">early_find_capability</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_CAP_ID_PCIX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cap_x</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">pci_x_cmd</span> <span class="o">=</span> <span class="n">cap_x</span> <span class="o">+</span> <span class="n">PCI_X_CMD</span><span class="p">;</span>
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">PCI_X_CMD_MAX_SPLIT</span> <span class="o">|</span> <span class="n">PCI_X_CMD_MAX_READ</span>
			<span class="o">|</span> <span class="n">PCI_X_CMD_ERO</span> <span class="o">|</span> <span class="n">PCI_X_CMD_DPERR_E</span><span class="p">;</span>
		<span class="n">early_write_config_word</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pci_x_cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">early_write_config_byte</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">fsl_pcibios_fixup_bus</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">is_pcie</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">no_link</span><span class="p">;</span>

	<span class="cm">/* The root complex bridge comes up with bogus resources,</span>
<span class="cm">	 * we copy the PHB ones in.</span>
<span class="cm">	 *</span>
<span class="cm">	 * With the current generic PCI code, the PHB bus no longer</span>
<span class="cm">	 * has bus-&gt;resource[0..4] set, so things are a bit more</span>
<span class="cm">	 * tricky.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fsl_pcie_bus_fixup</span><span class="p">)</span>
		<span class="n">is_pcie</span> <span class="o">=</span> <span class="n">early_find_capability</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_CAP_ID_EXP</span><span class="p">);</span>
	<span class="n">no_link</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">indirect_type</span> <span class="o">&amp;</span> <span class="n">PPC_INDIRECT_TYPE_NO_PCIE_LINK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">==</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">bus</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">is_pcie</span> <span class="o">||</span> <span class="n">no_link</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PCI_BRIDGE_RESOURCE_NUM</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">par</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">par</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
				<span class="n">par</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
			<span class="k">else</span> <span class="n">par</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

			<span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="n">par</span> <span class="o">?</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">res</span><span class="o">-&gt;</span><span class="n">end</span>   <span class="o">=</span> <span class="n">par</span> <span class="o">?</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">end</span>   <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">par</span> <span class="o">?</span> <span class="n">par</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">fsl_add_bridge</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_primary</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">rsrc</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="o">*</span><span class="n">bus_range</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">progif</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">of_device_is_available</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;%s: disabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Adding PCI host bridge %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

	<span class="cm">/* Fetch host bridge registers address */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rsrc</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Can&#39;t get pci register base!&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get bus range if any */</span>
	<span class="n">bus_range</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;bus-range&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus_range</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">len</span> <span class="o">&lt;</span> <span class="mi">2</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">))</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Can&#39;t get bus-range for %s, assume&quot;</span>
			<span class="s">&quot; bus 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

	<span class="n">pci_add_flags</span><span class="p">(</span><span class="n">PCI_REASSIGN_ALL_BUS</span><span class="p">);</span>
	<span class="n">hose</span> <span class="o">=</span> <span class="n">pcibios_alloc_controller</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span> <span class="o">=</span> <span class="n">bus_range</span> <span class="o">?</span> <span class="n">bus_range</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">last_busno</span> <span class="o">=</span> <span class="n">bus_range</span> <span class="o">?</span> <span class="n">bus_range</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">:</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="n">setup_indirect_pci</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">rsrc</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">rsrc</span><span class="p">.</span><span class="n">start</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span>
		<span class="n">PPC_INDIRECT_TYPE_BIG_ENDIAN</span><span class="p">);</span>

	<span class="n">early_read_config_byte</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_CLASS_PROG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">progif</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">progif</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* unmap cfg_data &amp; cfg_addr separately if not on same page */</span>
		<span class="k">if</span> <span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">)</span> <span class="o">!=</span>
		    <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">))</span>
			<span class="n">iounmap</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">);</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">);</span>
		<span class="n">pcibios_free_controller</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">setup_pci_cmd</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>

	<span class="cm">/* check PCI express link status */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">early_find_capability</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_CAP_ID_EXP</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hose</span><span class="o">-&gt;</span><span class="n">indirect_type</span> <span class="o">|=</span> <span class="n">PPC_INDIRECT_TYPE_EXT_REG</span> <span class="o">|</span>
			<span class="n">PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fsl_pcie_check_link</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span>
			<span class="n">hose</span><span class="o">-&gt;</span><span class="n">indirect_type</span> <span class="o">|=</span> <span class="n">PPC_INDIRECT_TYPE_NO_PCIE_LINK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Found FSL PCI host bridge at 0x%016llx. &quot;</span>
		<span class="s">&quot;Firmware bus number: %d-&gt;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rsrc</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span><span class="p">,</span>
		<span class="n">hose</span><span class="o">-&gt;</span><span class="n">last_busno</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot; -&gt;Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">hose</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">);</span>

	<span class="cm">/* Interpret the &quot;ranges&quot; property */</span>
	<span class="cm">/* This also maps the I/O region and sets isa_io/mem_base */</span>
	<span class="n">pci_process_bridge_OF_ranges</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="n">is_primary</span><span class="p">);</span>

	<span class="cm">/* Setup PEX window registers */</span>
	<span class="n">setup_pci_atmu</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rsrc</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_FSL_SOC_BOOKE || CONFIG_PPC_86xx */</span><span class="cp"></span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_FREESCALE</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">quirk_fsl_pcie_header</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_PPC_83xx) || defined(CONFIG_PPC_MPC512x)</span>
<span class="k">struct</span> <span class="n">mpc83xx_pcie_priv</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cfg_type0</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cfg_type1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dev_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pex_inbound_window</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ar</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tar</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">barl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">barh</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * With the convention of u-boot, the PCIE outbound window 0 serves</span>
<span class="cm"> * as configuration transactions outbound.</span>
<span class="cm"> */</span>
<span class="cp">#define PEX_OUTWIN0_BAR		0xCA4</span>
<span class="cp">#define PEX_OUTWIN0_TAL		0xCA8</span>
<span class="cp">#define PEX_OUTWIN0_TAH		0xCAC</span>
<span class="cp">#define PEX_RC_INWIN_BASE	0xE60</span>
<span class="cp">#define PEX_RCIWARn_EN		0x1</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc83xx_pcie_exclude_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">indirect_type</span> <span class="o">&amp;</span> <span class="n">PPC_INDIRECT_TYPE_NO_PCIE_LINK</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Workaround for the HW bug: for Type 0 configure transactions the</span>
<span class="cm">	 * PCI-E controller does not check the device number bits and just</span>
<span class="cm">	 * assumes that the device number bits are 0.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span> <span class="o">||</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">primary</span> <span class="o">==</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">devfn</span> <span class="o">&amp;</span> <span class="mh">0xf8</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ppc_md</span><span class="p">.</span><span class="n">pci_exclude_device</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ppc_md</span><span class="p">.</span><span class="n">pci_exclude_device</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">mpc83xx_pcie_remap_cfg</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mpc83xx_pcie_priv</span> <span class="o">*</span><span class="n">pcie</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dev_base</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="n">devfn</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mpc83xx_pcie_exclude_device</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">offset</span> <span class="o">&amp;=</span> <span class="mh">0xfff</span><span class="p">;</span>

	<span class="cm">/* Type 0 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">dev_base</span> <span class="o">==</span> <span class="n">dev_base</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">mapped</span><span class="p">;</span>

	<span class="n">out_le32</span><span class="p">(</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span> <span class="o">+</span> <span class="n">PEX_OUTWIN0_TAL</span><span class="p">,</span> <span class="n">dev_base</span><span class="p">);</span>

	<span class="n">pcie</span><span class="o">-&gt;</span><span class="n">dev_base</span> <span class="o">=</span> <span class="n">dev_base</span><span class="p">;</span>
<span class="nl">mapped:</span>
	<span class="k">return</span> <span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc83xx_pcie_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				    <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cfg_addr</span><span class="p">;</span>

	<span class="n">cfg_addr</span> <span class="o">=</span> <span class="n">mpc83xx_pcie_remap_cfg</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cfg_addr</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="n">cfg_addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_le16</span><span class="p">(</span><span class="n">cfg_addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_le32</span><span class="p">(</span><span class="n">cfg_addr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc83xx_pcie_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cfg_addr</span><span class="p">;</span>

	<span class="n">cfg_addr</span> <span class="o">=</span> <span class="n">mpc83xx_pcie_remap_cfg</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cfg_addr</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="cm">/* PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">==</span> <span class="n">PCI_PRIMARY_BUS</span> <span class="o">&amp;&amp;</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xffffff00</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">out_8</span><span class="p">(</span><span class="n">cfg_addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">out_le16</span><span class="p">(</span><span class="n">cfg_addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">out_le32</span><span class="p">(</span><span class="n">cfg_addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">mpc83xx_pcie_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">mpc83xx_pcie_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">mpc83xx_pcie_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">mpc83xx_pcie_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc83xx_pcie_priv</span> <span class="o">*</span><span class="n">pcie</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cfg_bar</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pcie</span> <span class="o">=</span> <span class="n">zalloc_maybe_bootmem</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pcie</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pcie</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">reg</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err0</span><span class="p">;</span>

	<span class="n">cfg_bar</span> <span class="o">=</span> <span class="n">in_le32</span><span class="p">(</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span> <span class="o">+</span> <span class="n">PEX_OUTWIN0_BAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cfg_bar</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* PCI-E isn&#39;t configured. */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type1</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">cfg_bar</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type1</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err1</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">);</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">pcie</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc83xx_pcie_ops</span><span class="p">;</span>

	<span class="n">out_le32</span><span class="p">(</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span> <span class="o">+</span> <span class="n">PEX_OUTWIN0_TAH</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span> <span class="o">+</span> <span class="n">PEX_OUTWIN0_TAL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fsl_pcie_check_link</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span>
		<span class="n">hose</span><span class="o">-&gt;</span><span class="n">indirect_type</span> <span class="o">|=</span> <span class="n">PPC_INDIRECT_TYPE_NO_PCIE_LINK</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err1:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span><span class="p">);</span>
<span class="nl">err0:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pcie</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mpc83xx_add_bridge</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">rsrc_reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">rsrc_cfg</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="o">*</span><span class="n">bus_range</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">primary</span><span class="p">;</span>

	<span class="n">is_mpc83xx_pci</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">of_device_is_available</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;%s: disabled by the firmware.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">dev</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Adding PCI host bridge %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

	<span class="cm">/* Fetch host bridge registers address */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rsrc_reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Can&#39;t get pci register base!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rsrc_cfg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">rsrc_cfg</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rsrc_cfg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
			<span class="s">&quot;No pci config register base in dev tree, &quot;</span>
			<span class="s">&quot;using default</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * MPC83xx supports up to two host controllers</span>
<span class="cm">		 * 	one at 0x8500 has config space registers at 0x8300</span>
<span class="cm">		 * 	one at 0x8600 has config space registers at 0x8380</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rsrc_reg</span><span class="p">.</span><span class="n">start</span> <span class="o">&amp;</span> <span class="mh">0xfffff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x8500</span><span class="p">)</span>
			<span class="n">rsrc_cfg</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="n">rsrc_reg</span><span class="p">.</span><span class="n">start</span> <span class="o">&amp;</span> <span class="mh">0xfff00000</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x8300</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rsrc_reg</span><span class="p">.</span><span class="n">start</span> <span class="o">&amp;</span> <span class="mh">0xfffff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x8600</span><span class="p">)</span>
			<span class="n">rsrc_cfg</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="n">rsrc_reg</span><span class="p">.</span><span class="n">start</span> <span class="o">&amp;</span> <span class="mh">0xfff00000</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x8380</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * Controller at offset 0x8500 is primary</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rsrc_reg</span><span class="p">.</span><span class="n">start</span> <span class="o">&amp;</span> <span class="mh">0xfffff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x8500</span><span class="p">)</span>
		<span class="n">primary</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">primary</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get bus range if any */</span>
	<span class="n">bus_range</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;bus-range&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus_range</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">len</span> <span class="o">&lt;</span> <span class="mi">2</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Can&#39;t get bus-range for %s, assume&quot;</span>
		       <span class="s">&quot; bus 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pci_add_flags</span><span class="p">(</span><span class="n">PCI_REASSIGN_ALL_BUS</span><span class="p">);</span>
	<span class="n">hose</span> <span class="o">=</span> <span class="n">pcibios_alloc_controller</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span> <span class="o">=</span> <span class="n">bus_range</span> <span class="o">?</span> <span class="n">bus_range</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">last_busno</span> <span class="o">=</span> <span class="n">bus_range</span> <span class="o">?</span> <span class="n">bus_range</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">:</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fsl,mpc8314-pcie&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mpc83xx_pcie_setup</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rsrc_reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">setup_indirect_pci</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">rsrc_cfg</span><span class="p">.</span><span class="n">start</span><span class="p">,</span>
				   <span class="n">rsrc_cfg</span><span class="p">.</span><span class="n">start</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Found FSL PCI host bridge at 0x%016llx. &quot;</span>
	       <span class="s">&quot;Firmware bus number: %d-&gt;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rsrc_reg</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span><span class="p">,</span>
	       <span class="n">hose</span><span class="o">-&gt;</span><span class="n">last_busno</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot; -&gt;Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">hose</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">);</span>

	<span class="cm">/* Interpret the &quot;ranges&quot; property */</span>
	<span class="cm">/* This also maps the I/O region and sets isa_io/mem_base */</span>
	<span class="n">pci_process_bridge_OF_ranges</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="n">primary</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err0:</span>
	<span class="n">pcibios_free_controller</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PPC_83xx */</span><span class="cp"></span>

<span class="n">u64</span> <span class="nf">fsl_pci_immrbar_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_PPC_83xx</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_mpc83xx_pci</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mpc83xx_pcie_priv</span> <span class="o">*</span><span class="n">pcie</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">pex_inbound_window</span> <span class="o">*</span><span class="n">in</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="cm">/* Walk the Root Complex Inbound windows to match IMMR base */</span>
		<span class="n">in</span> <span class="o">=</span> <span class="n">pcie</span><span class="o">-&gt;</span><span class="n">cfg_type0</span> <span class="o">+</span> <span class="n">PEX_RC_INWIN_BASE</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* not enabled, skip */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">in_le32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">in</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ar</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PEX_RCIWARn_EN</span><span class="p">)</span>
				 <span class="k">continue</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">get_immrbase</span><span class="p">()</span> <span class="o">==</span> <span class="n">in_le32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">in</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">tar</span><span class="p">))</span>
				<span class="k">return</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">in_le32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">in</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">barh</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span> <span class="o">|</span>
					    <span class="n">in_le32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">in</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">barl</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;could not find PCI BAR matching IMMR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_FSL_SOC_BOOKE) || defined(CONFIG_PPC_86xx)</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_mpc83xx_pci</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">base</span><span class="p">;</span>

		<span class="n">pci_bus_read_config_dword</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span>
			<span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">base</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">base</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
