
---------- Begin Simulation Statistics ----------
final_tick                                 1134294800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183844                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   321634                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.93                       # Real time elapsed on the host
host_tick_rate                               95104859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2192651                       # Number of instructions simulated
sim_ops                                       3836049                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001134                       # Number of seconds simulated
sim_ticks                                  1134294800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               458211                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24998                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            488345                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             251440                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          458211                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           206771                       # Number of indirect misses.
system.cpu.branchPred.lookups                  518704                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13315                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12568                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2513172                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2019669                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25095                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     371357                       # Number of branches committed
system.cpu.commit.bw_lim_events                634839                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          899259                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2192651                       # Number of instructions committed
system.cpu.commit.committedOps                3836049                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2426841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.580676                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724513                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1165334     48.02%     48.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       199977      8.24%     56.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183357      7.56%     63.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243334     10.03%     73.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       634839     26.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2426841                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      83135                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11410                       # Number of function calls committed.
system.cpu.commit.int_insts                   3773064                       # Number of committed integer instructions.
system.cpu.commit.loads                        520803                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21472      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3013771     78.56%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2765      0.07%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      0.98%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3273      0.09%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.16%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12789      0.33%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13752      0.36%     81.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10028      0.26%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500509     13.05%     94.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178682      4.66%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20294      0.53%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12367      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3836049                       # Class of committed instruction
system.cpu.commit.refs                         711852                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2192651                       # Number of Instructions Simulated
system.cpu.committedOps                       3836049                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.293292                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.293292                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8147                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32463                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47471                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4409                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1023759                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4958632                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   319256                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1213939                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25173                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89951                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      605639                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2110                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      210799                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                      518704                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    263684                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2291801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4654                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2975511                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           707                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50346                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182917                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             354250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             264755                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.049290                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2672078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.959984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928969                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1248999     46.74%     46.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83215      3.11%     49.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62258      2.33%     52.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80924      3.03%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1196682     44.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2672078                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    136992                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    74704                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    230116400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    230116400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    230116400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    230116400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    230116400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    230116000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8833600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8832800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       611200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       611200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       610800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       610800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5266400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5140800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     83178400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     83132000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     83156000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     83118000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1754134000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29721                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   402750                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.543723                       # Inst execution rate
system.cpu.iew.exec_refs                       818120                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     210736                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690945                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                638727                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                938                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               580                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               221694                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4735247                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                607384                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35605                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4377593                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3264                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8559                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25173                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14636                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42163                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117922                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30644                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21254                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8467                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6063038                       # num instructions consuming a value
system.cpu.iew.wb_count                       4354862                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569900                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3455328                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.535707                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4362174                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6766943                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3743271                       # number of integer regfile writes
system.cpu.ipc                               0.773221                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.773221                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27863      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3451746     78.21%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2787      0.06%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41379      0.94%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4856      0.11%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.03%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6940      0.16%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16428      0.37%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15566      0.35%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10631      0.24%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2288      0.05%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               591827     13.41%     94.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              199628      4.52%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26197      0.59%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13811      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4413201                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  100148                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              201677                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        96663                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             140671                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4285190                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11315814                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4258199                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5493849                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4734121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4413201                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1126                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          899187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19014                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            384                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1332710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2672078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.651599                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1177076     44.05%     44.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              188869      7.07%     51.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              318260     11.91%     63.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              363680     13.61%     76.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              624193     23.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2672078                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.556280                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      263801                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10026                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4178                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               638727                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              221694                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1660208                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2835738                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  837577                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5202861                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47012                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   370376                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16504                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4692                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12735930                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4881328                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6615715                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1244234                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74057                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25173                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175032                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1412831                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            171903                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7723900                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19686                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208299                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            932                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6527310                       # The number of ROB reads
system.cpu.rob.rob_writes                     9716781                       # The number of ROB writes
system.cpu.timesIdled                            1604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38168                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          693                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            693                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              127                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8114                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1393                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12182                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13575                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11382218                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29466382                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17579                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4128                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23849                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                971                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2145                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2145                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17579                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8290                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49600                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57890                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       182208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1440640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10508                       # Total snoops (count)
system.l2bus.snoopTraffic                       85888                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30230                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014787                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120700                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29783     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      447      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30230                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20249599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18938228                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3420000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       260141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           260141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       260141                       # number of overall hits
system.cpu.icache.overall_hits::total          260141                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3542                       # number of overall misses
system.cpu.icache.overall_misses::total          3542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    176353200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176353200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176353200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176353200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       263683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       263683                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       263683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       263683                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013433                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013433                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013433                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013433                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49789.158667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49789.158667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49789.158667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49789.158667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          692                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2850                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143376800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143376800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143376800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143376800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010808                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50307.649123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50307.649123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50307.649123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50307.649123                       # average overall mshr miss latency
system.cpu.icache.replacements                   2593                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       260141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          260141                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176353200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176353200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       263683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       263683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013433                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013433                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49789.158667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49789.158667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143376800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143376800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50307.649123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50307.649123                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.550496                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              238873                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2594                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.086739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.550496                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            530216                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           530216                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       718778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           718778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       718778                       # number of overall hits
system.cpu.dcache.overall_hits::total          718778                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34575                       # number of overall misses
system.cpu.dcache.overall_misses::total         34575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1678142000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1678142000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1678142000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1678142000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       753353                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       753353                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       753353                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       753353                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045895                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045895                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045895                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045895                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48536.283442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48536.283442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48536.283442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48536.283442                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.549660                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1742                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2789                       # number of writebacks
system.cpu.dcache.writebacks::total              2789                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22068                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22068                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22068                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16875                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577258400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577258400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577258400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249683304                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826941704                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016602                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016602                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022400                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46154.825298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46154.825298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46154.825298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57161.928571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49003.952830                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       529847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          529847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570172800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570172800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       562242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       562242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48469.603334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48469.603334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472187200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472187200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45573.516070                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45573.516070                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       188931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         188931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2180                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2180                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107969200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107969200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011407                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011407                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49527.155963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49527.155963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105071200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105071200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48961.416589                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48961.416589                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4368                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4368                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249683304                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249683304                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57161.928571                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57161.928571                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.074422                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639888                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.371483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   739.791560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.282863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.210938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1523580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1523580                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             890                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4882                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          918                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6690                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            890                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4882                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          918                       # number of overall hits
system.l2cache.overall_hits::total               6690                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1957                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7624                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3450                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13031                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1957                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7624                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3450                       # number of overall misses
system.l2cache.overall_misses::total            13031                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132448800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520886800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239555598                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892891198                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132448800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520886800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239555598                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892891198                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2847                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12506                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4368                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19721                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2847                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12506                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4368                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19721                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.687390                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609627                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.789835                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660768                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.687390                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609627                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.789835                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660768                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67679.509453                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68321.983211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69436.405217                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68520.543166                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67679.509453                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68321.983211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69436.405217                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68520.543166                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             29                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            29                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1957                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7612                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3433                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13002                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1957                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7612                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3433                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          573                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13575                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116792800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    459431200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211175214                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787399214                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116792800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    459431200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211175214                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35573840                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822973054                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.687390                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608668                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.785943                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659297                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.687390                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608668                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.785943                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688353                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59679.509453                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60356.174461                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61513.316050                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60559.853407                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59679.509453                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60356.174461                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61513.316050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62083.490401                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60624.166041                       # average overall mshr miss latency
system.l2cache.replacements                      9534                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2789                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2789                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2789                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2789                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          573                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          573                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35573840                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35573840                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62083.490401                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62083.490401                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          748                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              748                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1397                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1397                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     96102400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     96102400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2145                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2145                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.651282                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.651282                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68791.982820                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68791.982820                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     84880400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     84880400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649417                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649417                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60933.524767                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60933.524767                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          890                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4134                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          918                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5942                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1957                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6227                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3450                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11634                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132448800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424784400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239555598                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    796788798                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2847                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10361                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.687390                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601004                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.789835                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661925                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67679.509453                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68216.540870                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69436.405217                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68487.948943                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1957                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6219                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3433                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11609                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116792800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374550800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211175214                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702518814                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.687390                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600232                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.785943                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660503                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59679.509453                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60226.853192                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61513.316050                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60515.015419                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3729.016796                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26215                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9534                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.749633                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.636770                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   312.015358                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2344.349253                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.710452                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.304962                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003085                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076176                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572351                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223074                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035719                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910404                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1134                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           74                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1052                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2214                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276855                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723145                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               318878                       # Number of tag accesses
system.l2cache.tags.data_accesses              318878                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1134294800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1957                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7612                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3433                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          573                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          110419267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          429489759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    193699204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32330220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              765938449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     110419267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         110419267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75550025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75550025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75550025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         110419267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         429489759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    193699204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32330220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             841488474                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1168891600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                6013672                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                 10440134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.38                       # Real time elapsed on the host
host_tick_rate                               90639486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2294952                       # Number of instructions simulated
sim_ops                                       3984820                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    34596800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16662                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1757                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20953                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14578                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           16662                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2084                       # Number of indirect misses.
system.cpu.branchPred.lookups                   21412                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     216                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          320                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     91764                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    66092                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1757                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      16387                       # Number of branches committed
system.cpu.commit.bw_lim_events                 22703                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           26012                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               102301                       # Number of instructions committed
system.cpu.commit.committedOps                 148771                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        77953                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.908470                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25726     33.00%     33.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        13715     17.59%     50.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3183      4.08%     54.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12626     16.20%     70.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22703     29.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        77953                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    148424                       # Number of committed integer instructions.
system.cpu.commit.loads                         16443                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          186      0.13%      0.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123373     82.93%     83.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.03%     83.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.01%     83.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.02%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.02%     83.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.03%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.03%     83.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.02%     83.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.02%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           16321     10.97%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           8426      5.66%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.08%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            148771                       # Class of committed instruction
system.cpu.commit.refs                          24941                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      102301                       # Number of Instructions Simulated
system.cpu.committedOps                        148771                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.845466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.845466                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           16                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  7850                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 188846                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19841                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     53639                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1757                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1970                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       17842                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       10029                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       21412                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     21129                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         61281                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   582                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         131980                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3514                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.247560                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              22019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              14794                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.525921                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              85057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.293603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.821786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26364     31.00%     31.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9708     11.41%     42.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5102      6.00%     48.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      357      0.42%     48.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43526     51.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                85057                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       736                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      454                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9460000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2870400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2872000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2869200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       68402800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1882                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    18130                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.941555                       # Inst execution rate
system.cpu.iew.exec_refs                        27867                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      10029                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7056                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 19395                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10167                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              174783                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 17838                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3329                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                167929                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1757                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4273                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2952                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1670                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1099                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            783                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    148884                       # num instructions consuming a value
system.cpu.iew.wb_count                        167025                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.711185                       # average fanout of values written-back
system.cpu.iew.wb_producers                    105884                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.931103                       # insts written-back per cycle
system.cpu.iew.wb_sent                         167126                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   248119                       # number of integer regfile reads
system.cpu.int_regfile_writes                  138409                       # number of integer regfile writes
system.cpu.ipc                               1.182780                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.182780                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               251      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                141896     82.86%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.03%     83.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  47      0.03%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.02%     83.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   82      0.05%     83.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.04%     83.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  33      0.02%     83.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 46      0.03%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                18418     10.75%     93.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               10013      5.85%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             199      0.12%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 171258                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     631                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1271                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          586                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1158                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 170376                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             426533                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       166439                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            199637                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     174762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    171258                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           26012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               231                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         85057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.013450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.316982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17087     20.09%     20.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                9635     11.33%     31.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               25684     30.20%     61.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20349     23.92%     85.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12302     14.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           85057                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.980044                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       21129                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                19395                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10167                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   64423                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            86492                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    7242                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                181681                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     73                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    21478                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                445069                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 182628                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              222637                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     53267                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1757                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   969                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    40955                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1183                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           272428                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3119                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       230033                       # The number of ROB reads
system.cpu.rob.rob_writes                      356685                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            124                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            62                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                31                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      31    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  31                       # Request fanout histogram
system.membus.reqLayer2.occupancy               29600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              66900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                79                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             62                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                33                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 95                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.031579                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.175804                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       92     96.84%     96.84% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   95                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                60796                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        34596800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        21101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        21101                       # number of overall hits
system.cpu.icache.overall_hits::total           21101                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1083600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1083600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1083600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1083600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        21129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21129                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        21129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21129                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001325                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001325                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001325                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001325                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        38700                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        38700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        38700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        38700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1060000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1060000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1060000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001278                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001278                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001278                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001278                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39259.259259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39259.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39259.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39259.259259                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        21101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1083600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1083600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        21129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        38700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        38700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1060000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1060000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39259.259259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39259.259259                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.703704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             42285                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            42285                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        22004                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            22004                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        22004                       # number of overall hits
system.cpu.dcache.overall_hits::total           22004                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           61                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           61                       # number of overall misses
system.cpu.dcache.overall_misses::total            61                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2583600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2583600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2583600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2583600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        22065                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        22065                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        22065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        22065                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002765                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002765                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002765                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42354.098361                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42354.098361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42354.098361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42354.098361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           29                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           32                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1352400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1352400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1352400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1380396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001586                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42262.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42262.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42262.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39439.885714                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2583600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2583600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        13567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        13567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42354.098361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42354.098361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1352400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1352400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42262.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42262.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         8498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.742857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   810.925461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   213.074539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.208081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          619                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             44165                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            44165                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                31                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::total               31                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       918400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1188000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2106400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       918400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1188000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2106400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              62                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             62                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.518519                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.531250                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.500000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.518519                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.531250                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.500000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65600                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69882.352941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67948.387097                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69882.352941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67948.387097                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       806400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1052000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1858400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       806400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1052000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1858400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.518519                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.518519                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.500000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57600                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61882.352941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59948.387097                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57600                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61882.352941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59948.387097                       # average overall mshr miss latency
system.l2cache.replacements                        33                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       918400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1188000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2106400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.518519                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.531250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69882.352941                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67948.387097                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       806400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1052000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1858400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.518519                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.531250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57600                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61882.352941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59948.387097                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     86                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   33                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.606061                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.018534                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1043.218205                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1889.586459                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   991.176802                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          138                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254692                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461325                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241987                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1131                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2558                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276123                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1025                       # Number of tag accesses
system.l2cache.tags.data_accesses                1025                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     34596800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           25898349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           31447995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               57346344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      25898349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          25898349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5549646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5549646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5549646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          25898349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          31447995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              62895990                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1243722800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2704449                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  4730069                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.91                       # Real time elapsed on the host
host_tick_rate                               82329689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2457793                       # Number of instructions simulated
sim_ops                                       4299170                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000075                       # Number of seconds simulated
sim_ticks                                    74831200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34164                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1532                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             33538                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16079                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34164                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            18085                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39041                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2617                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1246                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    185423                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   108566                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1558                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33306                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50764                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28072                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               162841                       # Number of instructions committed
system.cpu.commit.committedOps                 314350                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       155302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.024121                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.656556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        45044     29.00%     29.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25363     16.33%     45.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16462     10.60%     55.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17669     11.38%     67.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50764     32.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       155302                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      12113                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2394                       # Number of function calls committed.
system.cpu.commit.int_insts                    305183                       # Number of committed integer instructions.
system.cpu.commit.loads                         38931                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1358      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           239367     76.15%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1502      0.48%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.07%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            532      0.17%     77.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.07%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.03%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1743      0.55%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1824      0.58%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3692      1.17%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.04%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37072     11.79%     91.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          23914      7.61%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1859      0.59%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          812      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            314350                       # Class of committed instruction
system.cpu.commit.refs                          63657                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      162841                       # Number of Instructions Simulated
system.cpu.committedOps                        314350                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.148838                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.148838                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           51                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          139                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          243                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            17                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22810                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 354620                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    39314                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     97428                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1580                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2265                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       41624                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       25873                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       39041                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28861                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        122080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   480                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         188181                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           162                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.208688                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              39541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              18696                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.005896                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             163397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.227825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.874957                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    60164     36.82%     36.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11125      6.81%     43.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4646      2.84%     46.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6245      3.82%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    81217     49.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               163397                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     19867                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10701                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16886000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16885600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16885600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16885600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16885600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16885600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       354800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       355200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        86000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        86000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        86000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        86400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       743200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       795200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       793600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6806800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6807600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6836000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      132779200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1924                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    34553                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.771208                       # Inst execution rate
system.cpu.iew.exec_refs                        67411                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      25806                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12190                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 42970                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                60                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26896                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              342396                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 41605                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2429                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                331354                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   342                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1580                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   395                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3395                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4041                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2170                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1665                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            259                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    374513                       # num instructions consuming a value
system.cpu.iew.wb_count                        330294                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621100                       # average fanout of values written-back
system.cpu.iew.wb_producers                    232610                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.765542                       # insts written-back per cycle
system.cpu.iew.wb_sent                         330750                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   496137                       # number of integer regfile reads
system.cpu.int_regfile_writes                  260356                       # number of integer regfile writes
system.cpu.ipc                               0.870444                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.870444                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1835      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                253283     75.88%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1503      0.45%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   272      0.08%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 625      0.19%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.07%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  125      0.04%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1878      0.56%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1899      0.57%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3715      1.11%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                203      0.06%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                39940     11.97%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               25195      7.55%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2144      0.64%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            927      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 333780                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   12968                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               25984                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        12758                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              14907                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 318977                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             805548                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       317536                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            355569                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     342089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    333780                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 307                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           28056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               572                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            178                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        163397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.042755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.564558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               44425     27.19%     27.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20467     12.53%     39.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               25100     15.36%     55.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               30507     18.67%     73.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               42898     26.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          163397                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.784176                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       28889                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            60                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1157                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              342                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                42970                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26896                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  138427                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           187078                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14887                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                362538                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    676                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    40927                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    370                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   175                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                895614                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 350540                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              402515                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     97867                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3795                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1580                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5617                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    40001                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             21448                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           527813                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2519                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4357                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       446960                       # The number of ROB reads
system.cpu.rob.rob_writes                      692990                       # The number of ROB writes
system.cpu.timesIdled                             295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           51                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1791                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               51                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              427                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           422                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        33536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        33536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   33536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 491                       # Request fanout histogram
system.membus.reqLayer2.occupancy              433234                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1053466                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 815                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           153                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1242                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 80                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                80                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            816                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1612                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1074                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2686                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    64960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               500                       # Total snoops (count)
system.l2bus.snoopTraffic                        2112                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1396                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037249                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.189440                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1344     96.28%     96.28% # Request fanout histogram
system.l2bus.snoop_fanout::1                       52      3.72%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1396                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              429600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               825557                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              644799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        74831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        28199                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            28199                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        28199                       # number of overall hits
system.cpu.icache.overall_hits::total           28199                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          662                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            662                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          662                       # number of overall misses
system.cpu.icache.overall_misses::total           662                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26151200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26151200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26151200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26151200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28861                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022938                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39503.323263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39503.323263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39503.323263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39503.323263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          124                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          538                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          538                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          538                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          538                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20860000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20860000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018641                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38773.234201                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38773.234201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38773.234201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38773.234201                       # average overall mshr miss latency
system.cpu.icache.replacements                    537                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        28199                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           28199                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          662                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           662                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26151200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26151200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39503.323263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39503.323263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20860000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20860000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38773.234201                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38773.234201                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               72856                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.873897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             58259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            58259                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62415                       # number of overall hits
system.cpu.dcache.overall_hits::total           62415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          551                       # number of overall misses
system.cpu.dcache.overall_misses::total           551                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26059200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26059200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26059200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26059200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        62966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        62966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        62966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        62966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008751                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008751                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008751                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47294.373866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47294.373866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47294.373866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47294.373866                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          120                       # number of writebacks
system.cpu.dcache.writebacks::total               120                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          358                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14409600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2396357                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16805957                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45456.151420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45456.151420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45456.151420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58447.731707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46944.013966                       # average overall mshr miss latency
system.cpu.dcache.replacements                    358                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        37702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           37702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21187200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21187200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        38173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44983.439490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44983.439490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9601600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9601600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40513.080169                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40513.080169                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        24713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           80                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        24793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24793                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        60900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        60900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           80                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4808000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4808000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        60100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        60100                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           41                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2396357                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2396357                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58447.731707                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58447.731707                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              178101                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.871925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.547061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.452939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.152344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            126290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           126290                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             271                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             126                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 404                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            271                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            126                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                404                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           267                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           191                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               492                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          267                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          191                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           34                       # number of overall misses
system.l2cache.overall_misses::total              492                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17934000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12961200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2315565                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     33210765                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17934000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12961200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2315565                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     33210765                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          538                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          317                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             896                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          538                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          317                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           41                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            896                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.496283                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.602524                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.829268                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.549107                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.496283                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.602524                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.829268                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.549107                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67168.539326                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67859.685864                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68104.852941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67501.554878                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67168.539326                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67859.685864                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68104.852941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67501.554878                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             33                       # number of writebacks
system.l2cache.writebacks::total                   33                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          267                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          191                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          267                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          191                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15806000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11433200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2043565                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     29282765                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15806000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11433200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2043565                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     29282765                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.496283                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602524                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.829268                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.549107                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.496283                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602524                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.829268                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.549107                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59198.501873                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59859.685864                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60104.852941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59517.815041                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59198.501873                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59859.685864                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60104.852941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59517.815041                       # average overall mshr miss latency
system.l2cache.replacements                       500                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          120                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          120                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          120                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           11                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               11                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           69                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             69                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      4617600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      4617600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           80                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           80                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.862500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.862500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66921.739130                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66921.739130                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           69                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           69                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4065600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      4065600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.862500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.862500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58921.739130                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58921.739130                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          271                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          115                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          393                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          423                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17934000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8343600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2315565                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28593165                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          538                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          237                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          816                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.496283                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.514768                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.829268                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.518382                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67168.539326                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68390.163934                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68104.852941                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67596.134752                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          267                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          423                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15806000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7367600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2043565                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25217165                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.496283                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.514768                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.829268                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.518382                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59198.501873                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60390.163934                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60104.852941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59615.047281                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13947                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4596                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.034595                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.665680                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1116.184363                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1865.569895                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   944.149006                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.431055                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272506                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455461                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230505                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032088                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          987                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          940                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2518                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.240967                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.759033                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14820                       # Number of tag accesses
system.l2cache.tags.data_accesses               14820                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     74831200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               31424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2112                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2112                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              266                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              191                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  491                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            33                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  33                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          227498690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          163354323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     29078780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              419931793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     227498690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         227498690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        28223522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28223522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        28223522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         227498690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         163354323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     29078780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             448155315                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
