# 16_bit-alu
A complete 16-bit Arithmetic Logic Unit using Verilog/VHDL,totally 16 operations included to built for learning and real-world simulation.
# ğŸ”§ 16-bit ALU â€“ Verilog Project
### ğŸš€ Designed by [Your Name]  
*A modular and testable 16-bit Arithmetic Logic Unit using Verilog.*

---

## ğŸ“Œ Features
- 16-bit wide datapath
- Arithmetic operations: ADD, SUB
- Logic operations: AND, OR, XOR, NOT
- Flags: Zero, Carry, Overflow (if implemented)
- Modular Verilog code structure
- Testbench included
- Simulated with GTKWave / ModelSim/vivodo

---


---

## ğŸ§ª Simulation Example

**ADD Operation Waveform (from vivodo or ModelSim)**  
![ADD waveform](waveforms/alu_add_waveform.png)

---

## ğŸ› ï¸ Tools Used
- Verilog HDL
- ModelSim / Icarus Verilog
- GTKWave
- VS Code / Vivado

---

## ğŸ‘¨â€ğŸ’» Author
**[M kamaraju]**  
ğŸ“¬ [LinkedIn](https://www.linkedin.com/in/your-link)  
ğŸ“§ mnithen79gmail.com

---

## ğŸ“„ License
This project is licensed under the MIT License. See [LICENSE](LICENSE) for full details.



