This lab consisted of three tasks. The first one was creating and simulating a module using Quartus. 
The second one was designing and then simulating a register file. 
The final task was designing and then simulating an Arithmetic Logic Unit. All the simulations are done using ModelSim.
