
BBG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c780  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fd0  0800c930  0800c930  0001c930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e900  0800e900  000200f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e900  0800e900  0001e900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e908  0800e908  000200f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e908  0800e908  0001e908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e90c  0800e90c  0001e90c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  0800e910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000958  200000f0  0800ea00  000200f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a48  0800ea00  00020a48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003fe12  00000000  00000000  00020120  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000074bf  00000000  00000000  0005ff32  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000027b0  00000000  00000000  000673f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000024a0  00000000  00000000  00069ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000305ef  00000000  00000000  0006c048  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002a6e5  00000000  00000000  0009c637  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f68b8  00000000  00000000  000c6d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001bd5d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a5ac  00000000  00000000  001bd650  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000f0 	.word	0x200000f0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c918 	.word	0x0800c918

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000f4 	.word	0x200000f4
 80001ec:	0800c918 	.word	0x0800c918

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b972 	b.w	80004ec <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9e08      	ldr	r6, [sp, #32]
 8000226:	4604      	mov	r4, r0
 8000228:	4688      	mov	r8, r1
 800022a:	2b00      	cmp	r3, #0
 800022c:	d14b      	bne.n	80002c6 <__udivmoddi4+0xa6>
 800022e:	428a      	cmp	r2, r1
 8000230:	4615      	mov	r5, r2
 8000232:	d967      	bls.n	8000304 <__udivmoddi4+0xe4>
 8000234:	fab2 f282 	clz	r2, r2
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0720 	rsb	r7, r2, #32
 800023e:	fa01 f302 	lsl.w	r3, r1, r2
 8000242:	fa20 f707 	lsr.w	r7, r0, r7
 8000246:	4095      	lsls	r5, r2
 8000248:	ea47 0803 	orr.w	r8, r7, r3
 800024c:	4094      	lsls	r4, r2
 800024e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000252:	0c23      	lsrs	r3, r4, #16
 8000254:	fbb8 f7fe 	udiv	r7, r8, lr
 8000258:	fa1f fc85 	uxth.w	ip, r5
 800025c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000260:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000264:	fb07 f10c 	mul.w	r1, r7, ip
 8000268:	4299      	cmp	r1, r3
 800026a:	d909      	bls.n	8000280 <__udivmoddi4+0x60>
 800026c:	18eb      	adds	r3, r5, r3
 800026e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000272:	f080 811b 	bcs.w	80004ac <__udivmoddi4+0x28c>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 8118 	bls.w	80004ac <__udivmoddi4+0x28c>
 800027c:	3f02      	subs	r7, #2
 800027e:	442b      	add	r3, r5
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0fe 	udiv	r0, r3, lr
 8000288:	fb0e 3310 	mls	r3, lr, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 fc0c 	mul.w	ip, r0, ip
 8000294:	45a4      	cmp	ip, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x8c>
 8000298:	192c      	adds	r4, r5, r4
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 8107 	bcs.w	80004b0 <__udivmoddi4+0x290>
 80002a2:	45a4      	cmp	ip, r4
 80002a4:	f240 8104 	bls.w	80004b0 <__udivmoddi4+0x290>
 80002a8:	3802      	subs	r0, #2
 80002aa:	442c      	add	r4, r5
 80002ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002b0:	eba4 040c 	sub.w	r4, r4, ip
 80002b4:	2700      	movs	r7, #0
 80002b6:	b11e      	cbz	r6, 80002c0 <__udivmoddi4+0xa0>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c6 4300 	strd	r4, r3, [r6]
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xbe>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80eb 	beq.w	80004a6 <__udivmoddi4+0x286>
 80002d0:	2700      	movs	r7, #0
 80002d2:	e9c6 0100 	strd	r0, r1, [r6]
 80002d6:	4638      	mov	r0, r7
 80002d8:	4639      	mov	r1, r7
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f783 	clz	r7, r3
 80002e2:	2f00      	cmp	r7, #0
 80002e4:	d147      	bne.n	8000376 <__udivmoddi4+0x156>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd0>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2c4>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	4698      	mov	r8, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa0>
 80002fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xe8>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 808f 	bne.w	8000430 <__udivmoddi4+0x210>
 8000312:	1b49      	subs	r1, r1, r5
 8000314:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000318:	fa1f f885 	uxth.w	r8, r5
 800031c:	2701      	movs	r7, #1
 800031e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fb0e 111c 	mls	r1, lr, ip, r1
 8000328:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032c:	fb08 f10c 	mul.w	r1, r8, ip
 8000330:	4299      	cmp	r1, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x124>
 8000334:	18eb      	adds	r3, r5, r3
 8000336:	f10c 30ff 	add.w	r0, ip, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x122>
 800033c:	4299      	cmp	r1, r3
 800033e:	f200 80cd 	bhi.w	80004dc <__udivmoddi4+0x2bc>
 8000342:	4684      	mov	ip, r0
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb1 f0fe 	udiv	r0, r1, lr
 800034c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000350:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000354:	fb08 f800 	mul.w	r8, r8, r0
 8000358:	45a0      	cmp	r8, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x14c>
 800035c:	192c      	adds	r4, r5, r4
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x14a>
 8000364:	45a0      	cmp	r8, r4
 8000366:	f200 80b6 	bhi.w	80004d6 <__udivmoddi4+0x2b6>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 0408 	sub.w	r4, r4, r8
 8000370:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000374:	e79f      	b.n	80002b6 <__udivmoddi4+0x96>
 8000376:	f1c7 0c20 	rsb	ip, r7, #32
 800037a:	40bb      	lsls	r3, r7
 800037c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000380:	ea4e 0e03 	orr.w	lr, lr, r3
 8000384:	fa01 f407 	lsl.w	r4, r1, r7
 8000388:	fa20 f50c 	lsr.w	r5, r0, ip
 800038c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000390:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000394:	4325      	orrs	r5, r4
 8000396:	fbb3 f9f8 	udiv	r9, r3, r8
 800039a:	0c2c      	lsrs	r4, r5, #16
 800039c:	fb08 3319 	mls	r3, r8, r9, r3
 80003a0:	fa1f fa8e 	uxth.w	sl, lr
 80003a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a8:	fb09 f40a 	mul.w	r4, r9, sl
 80003ac:	429c      	cmp	r4, r3
 80003ae:	fa02 f207 	lsl.w	r2, r2, r7
 80003b2:	fa00 f107 	lsl.w	r1, r0, r7
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b0>
 80003b8:	eb1e 0303 	adds.w	r3, lr, r3
 80003bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c0:	f080 8087 	bcs.w	80004d2 <__udivmoddi4+0x2b2>
 80003c4:	429c      	cmp	r4, r3
 80003c6:	f240 8084 	bls.w	80004d2 <__udivmoddi4+0x2b2>
 80003ca:	f1a9 0902 	sub.w	r9, r9, #2
 80003ce:	4473      	add	r3, lr
 80003d0:	1b1b      	subs	r3, r3, r4
 80003d2:	b2ad      	uxth	r5, r5
 80003d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d8:	fb08 3310 	mls	r3, r8, r0, r3
 80003dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1da>
 80003e8:	eb1e 0404 	adds.w	r4, lr, r4
 80003ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f0:	d26b      	bcs.n	80004ca <__udivmoddi4+0x2aa>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d969      	bls.n	80004ca <__udivmoddi4+0x2aa>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4474      	add	r4, lr
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c2      	mov	sl, r8
 800040a:	464b      	mov	r3, r9
 800040c:	d354      	bcc.n	80004b8 <__udivmoddi4+0x298>
 800040e:	d051      	beq.n	80004b4 <__udivmoddi4+0x294>
 8000410:	2e00      	cmp	r6, #0
 8000412:	d069      	beq.n	80004e8 <__udivmoddi4+0x2c8>
 8000414:	ebb1 050a 	subs.w	r5, r1, sl
 8000418:	eb64 0403 	sbc.w	r4, r4, r3
 800041c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000420:	40fd      	lsrs	r5, r7
 8000422:	40fc      	lsrs	r4, r7
 8000424:	ea4c 0505 	orr.w	r5, ip, r5
 8000428:	e9c6 5400 	strd	r5, r4, [r6]
 800042c:	2700      	movs	r7, #0
 800042e:	e747      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f703 	lsr.w	r7, r0, r3
 8000438:	4095      	lsls	r5, r2
 800043a:	fa01 f002 	lsl.w	r0, r1, r2
 800043e:	fa21 f303 	lsr.w	r3, r1, r3
 8000442:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000446:	4338      	orrs	r0, r7
 8000448:	0c01      	lsrs	r1, r0, #16
 800044a:	fbb3 f7fe 	udiv	r7, r3, lr
 800044e:	fa1f f885 	uxth.w	r8, r5
 8000452:	fb0e 3317 	mls	r3, lr, r7, r3
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb07 f308 	mul.w	r3, r7, r8
 800045e:	428b      	cmp	r3, r1
 8000460:	fa04 f402 	lsl.w	r4, r4, r2
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x256>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f107 3cff 	add.w	ip, r7, #4294967295
 800046c:	d22f      	bcs.n	80004ce <__udivmoddi4+0x2ae>
 800046e:	428b      	cmp	r3, r1
 8000470:	d92d      	bls.n	80004ce <__udivmoddi4+0x2ae>
 8000472:	3f02      	subs	r7, #2
 8000474:	4429      	add	r1, r5
 8000476:	1acb      	subs	r3, r1, r3
 8000478:	b281      	uxth	r1, r0
 800047a:	fbb3 f0fe 	udiv	r0, r3, lr
 800047e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb00 f308 	mul.w	r3, r0, r8
 800048a:	428b      	cmp	r3, r1
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x27e>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f100 3cff 	add.w	ip, r0, #4294967295
 8000494:	d217      	bcs.n	80004c6 <__udivmoddi4+0x2a6>
 8000496:	428b      	cmp	r3, r1
 8000498:	d915      	bls.n	80004c6 <__udivmoddi4+0x2a6>
 800049a:	3802      	subs	r0, #2
 800049c:	4429      	add	r1, r5
 800049e:	1ac9      	subs	r1, r1, r3
 80004a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a4:	e73b      	b.n	800031e <__udivmoddi4+0xfe>
 80004a6:	4637      	mov	r7, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e709      	b.n	80002c0 <__udivmoddi4+0xa0>
 80004ac:	4607      	mov	r7, r0
 80004ae:	e6e7      	b.n	8000280 <__udivmoddi4+0x60>
 80004b0:	4618      	mov	r0, r3
 80004b2:	e6fb      	b.n	80002ac <__udivmoddi4+0x8c>
 80004b4:	4541      	cmp	r1, r8
 80004b6:	d2ab      	bcs.n	8000410 <__udivmoddi4+0x1f0>
 80004b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004bc:	eb69 020e 	sbc.w	r2, r9, lr
 80004c0:	3801      	subs	r0, #1
 80004c2:	4613      	mov	r3, r2
 80004c4:	e7a4      	b.n	8000410 <__udivmoddi4+0x1f0>
 80004c6:	4660      	mov	r0, ip
 80004c8:	e7e9      	b.n	800049e <__udivmoddi4+0x27e>
 80004ca:	4618      	mov	r0, r3
 80004cc:	e795      	b.n	80003fa <__udivmoddi4+0x1da>
 80004ce:	4667      	mov	r7, ip
 80004d0:	e7d1      	b.n	8000476 <__udivmoddi4+0x256>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e77c      	b.n	80003d0 <__udivmoddi4+0x1b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	442c      	add	r4, r5
 80004da:	e747      	b.n	800036c <__udivmoddi4+0x14c>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	442b      	add	r3, r5
 80004e2:	e72f      	b.n	8000344 <__udivmoddi4+0x124>
 80004e4:	4638      	mov	r0, r7
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xda>
 80004e8:	4637      	mov	r7, r6
 80004ea:	e6e9      	b.n	80002c0 <__udivmoddi4+0xa0>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <BBG_init>:
////
////	bbg->kulka = kulka;
////	rysuj_kulke(bbg->kulka);
//}

void BBG_init(BBG* bbg, Platforma *platforma, Klocek **klocki, Kulka *kulka, int lkl) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
 80004fc:	603b      	str	r3, [r7, #0]
    bbg->liczba_klockow = lkl;
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	6a3a      	ldr	r2, [r7, #32]
 8000502:	60da      	str	r2, [r3, #12]

    bbg->platforma = platforma;
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	68ba      	ldr	r2, [r7, #8]
 8000508:	601a      	str	r2, [r3, #0]
    rysuj_platforme(bbg->platforma);
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4618      	mov	r0, r3
 8000510:	f001 fa00 	bl	8001914 <rysuj_platforme>

    bbg->klocki = klocki;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	687a      	ldr	r2, [r7, #4]
 8000518:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < bbg->liczba_klockow; i++) {
 800051a:	2300      	movs	r3, #0
 800051c:	617b      	str	r3, [r7, #20]
 800051e:	e00b      	b.n	8000538 <BBG_init+0x48>
        rysuj_klocek(bbg->klocki[i]);
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	685a      	ldr	r2, [r3, #4]
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	4413      	add	r3, r2
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4618      	mov	r0, r3
 800052e:	f000 fd4f 	bl	8000fd0 <rysuj_klocek>
    for (int i = 0; i < bbg->liczba_klockow; i++) {
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	3301      	adds	r3, #1
 8000536:	617b      	str	r3, [r7, #20]
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	68db      	ldr	r3, [r3, #12]
 800053c:	697a      	ldr	r2, [r7, #20]
 800053e:	429a      	cmp	r2, r3
 8000540:	dbee      	blt.n	8000520 <BBG_init+0x30>
    }

    bbg->kulka = kulka;
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	683a      	ldr	r2, [r7, #0]
 8000546:	609a      	str	r2, [r3, #8]
    rysuj_kulke(bbg->kulka);
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	689b      	ldr	r3, [r3, #8]
 800054c:	4618      	mov	r0, r3
 800054e:	f000 fd79 	bl	8001044 <rysuj_kulke>
}
 8000552:	bf00      	nop
 8000554:	3718      	adds	r7, #24
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
	...

0800055c <BBG_obsluga_zbicia_klocka>:




void BBG_obsluga_zbicia_klocka(BBG* bbg) {
 800055c:	b590      	push	{r4, r7, lr}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < bbg->liczba_klockow; i++) {
 8000564:	2300      	movs	r3, #0
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	e0fd      	b.n	8000766 <BBG_obsluga_zbicia_klocka+0x20a>
        // Sprawdź, czy kulka zderzyła się z klockiem
        if (bbg->kulka->polozenie_y + bbg->kulka->promien >= bbg->klocki[i]->pozycja_y &&
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	689b      	ldr	r3, [r3, #8]
 800056e:	685a      	ldr	r2, [r3, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	689b      	ldr	r3, [r3, #8]
 8000574:	689b      	ldr	r3, [r3, #8]
 8000576:	441a      	add	r2, r3
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	6859      	ldr	r1, [r3, #4]
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	440b      	add	r3, r1
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	429a      	cmp	r2, r3
 8000588:	f2c0 80ea 	blt.w	8000760 <BBG_obsluga_zbicia_klocka+0x204>
            bbg->kulka->polozenie_y - bbg->kulka->promien <= bbg->klocki[i]->pozycja_y + bbg->klocki[i]->wysokosc &&
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	685a      	ldr	r2, [r3, #4]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	689b      	ldr	r3, [r3, #8]
 8000596:	689b      	ldr	r3, [r3, #8]
 8000598:	1ad2      	subs	r2, r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6859      	ldr	r1, [r3, #4]
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	440b      	add	r3, r1
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	6859      	ldr	r1, [r3, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6858      	ldr	r0, [r3, #4]
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	009b      	lsls	r3, r3, #2
 80005b0:	4403      	add	r3, r0
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	68db      	ldr	r3, [r3, #12]
 80005b6:	440b      	add	r3, r1
        if (bbg->kulka->polozenie_y + bbg->kulka->promien >= bbg->klocki[i]->pozycja_y &&
 80005b8:	429a      	cmp	r2, r3
 80005ba:	f300 80d1 	bgt.w	8000760 <BBG_obsluga_zbicia_klocka+0x204>
            bbg->kulka->polozenie_x + bbg->kulka->promien >= bbg->klocki[i]->pozycja_x &&
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	689b      	ldr	r3, [r3, #8]
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	441a      	add	r2, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	6859      	ldr	r1, [r3, #4]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	440b      	add	r3, r1
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	681b      	ldr	r3, [r3, #0]
            bbg->kulka->polozenie_y - bbg->kulka->promien <= bbg->klocki[i]->pozycja_y + bbg->klocki[i]->wysokosc &&
 80005da:	429a      	cmp	r2, r3
 80005dc:	f2c0 80c0 	blt.w	8000760 <BBG_obsluga_zbicia_klocka+0x204>
            bbg->kulka->polozenie_x - bbg->kulka->promien <= bbg->klocki[i]->pozycja_x + bbg->klocki[i]->szerokosc) {
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	689b      	ldr	r3, [r3, #8]
 80005ec:	1ad2      	subs	r2, r2, r3
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6859      	ldr	r1, [r3, #4]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	009b      	lsls	r3, r3, #2
 80005f6:	440b      	add	r3, r1
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	6819      	ldr	r1, [r3, #0]
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	6858      	ldr	r0, [r3, #4]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	4403      	add	r3, r0
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	689b      	ldr	r3, [r3, #8]
 800060a:	440b      	add	r3, r1
            bbg->kulka->polozenie_x + bbg->kulka->promien >= bbg->klocki[i]->pozycja_x &&
 800060c:	429a      	cmp	r2, r3
 800060e:	f300 80a7 	bgt.w	8000760 <BBG_obsluga_zbicia_klocka+0x204>
            bbg->kulka->predkosc_x *= -1;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	68da      	ldr	r2, [r3, #12]
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	4252      	negs	r2, r2
 800061e:	60da      	str	r2, [r3, #12]
            bbg->kulka->predkosc_y *= -1;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	689b      	ldr	r3, [r3, #8]
 8000624:	691a      	ldr	r2, [r3, #16]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	4252      	negs	r2, r2
 800062c:	611a      	str	r2, [r3, #16]

            // Odwróć kierunek prędkości kulki
        	if(bbg->kulka->polozenie_x >= bbg->klocki[i]->pozycja_x &&
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	689b      	ldr	r3, [r3, #8]
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	6859      	ldr	r1, [r3, #4]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	009b      	lsls	r3, r3, #2
 800063c:	440b      	add	r3, r1
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	429a      	cmp	r2, r3
 8000644:	db1a      	blt.n	800067c <BBG_obsluga_zbicia_klocka+0x120>
               bbg->kulka->polozenie_x <= bbg->klocki[i]->pozycja_x + bbg->klocki[i]->szerokosc) {
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	689b      	ldr	r3, [r3, #8]
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	6859      	ldr	r1, [r3, #4]
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	440b      	add	r3, r1
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	6819      	ldr	r1, [r3, #0]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6858      	ldr	r0, [r3, #4]
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	4403      	add	r3, r0
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	689b      	ldr	r3, [r3, #8]
 8000668:	440b      	add	r3, r1
        	if(bbg->kulka->polozenie_x >= bbg->klocki[i]->pozycja_x &&
 800066a:	429a      	cmp	r2, r3
 800066c:	dc06      	bgt.n	800067c <BBG_obsluga_zbicia_klocka+0x120>
                bbg->kulka->predkosc_x *= -1;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	68da      	ldr	r2, [r3, #12]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	4252      	negs	r2, r2
 800067a:	60da      	str	r2, [r3, #12]

        	}
        	if(bbg->kulka->polozenie_y >= bbg->klocki[i]->pozycja_y &&
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	689b      	ldr	r3, [r3, #8]
 8000680:	685a      	ldr	r2, [r3, #4]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6859      	ldr	r1, [r3, #4]
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	440b      	add	r3, r1
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	429a      	cmp	r2, r3
 8000692:	db1a      	blt.n	80006ca <BBG_obsluga_zbicia_klocka+0x16e>
                    bbg->kulka->polozenie_y <= bbg->klocki[i]->pozycja_y + bbg->klocki[i]->wysokosc){
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	685a      	ldr	r2, [r3, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6859      	ldr	r1, [r3, #4]
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	440b      	add	r3, r1
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	6859      	ldr	r1, [r3, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	6858      	ldr	r0, [r3, #4]
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	4403      	add	r3, r0
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	68db      	ldr	r3, [r3, #12]
 80006b6:	440b      	add	r3, r1
        	if(bbg->kulka->polozenie_y >= bbg->klocki[i]->pozycja_y &&
 80006b8:	429a      	cmp	r2, r3
 80006ba:	dc06      	bgt.n	80006ca <BBG_obsluga_zbicia_klocka+0x16e>
                bbg->kulka->predkosc_y *= -1;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	691a      	ldr	r2, [r3, #16]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	689b      	ldr	r3, [r3, #8]
 80006c6:	4252      	negs	r2, r2
 80006c8:	611a      	str	r2, [r3, #16]
        	}

            // zamaluj miejsce zbitego klocka
            BSP_LCD_SetBackColor(LCD_COLOR_RED);
 80006ca:	482d      	ldr	r0, [pc, #180]	; (8000780 <BBG_obsluga_zbicia_klocka+0x224>)
 80006cc:	f002 ff12 	bl	80034f4 <BSP_LCD_SetBackColor>
			BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80006d0:	482b      	ldr	r0, [pc, #172]	; (8000780 <BBG_obsluga_zbicia_klocka+0x224>)
 80006d2:	f002 fef7 	bl	80034c4 <BSP_LCD_SetTextColor>
			BSP_LCD_FillRect(bbg->klocki[i]->pozycja_x, bbg->klocki[i]->pozycja_y, bbg->klocki[i]->szerokosc, bbg->klocki[i]->wysokosc);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	685a      	ldr	r2, [r3, #4]
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	4413      	add	r3, r2
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	b298      	uxth	r0, r3
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	685a      	ldr	r2, [r3, #4]
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	4413      	add	r3, r2
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	b299      	uxth	r1, r3
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	685a      	ldr	r2, [r3, #4]
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	4413      	add	r3, r2
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	b29c      	uxth	r4, r3
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	685a      	ldr	r2, [r3, #4]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	4413      	add	r3, r2
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	b29b      	uxth	r3, r3
 8000716:	4622      	mov	r2, r4
 8000718:	f003 f974 	bl	8003a04 <BSP_LCD_FillRect>

            // Usuń trafiony klocek z tablicy klocków
            //free(bbg->klocki[i]);

            // Przesuń pozostałe klocki w tablicy, aby zapełnić lukę po usuniętym klocku
            for (int j = i; j < bbg->liczba_klockow - 1; j++) {
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	e00f      	b.n	8000742 <BBG_obsluga_zbicia_klocka+0x1e6>
                bbg->klocki[j] = bbg->klocki[j + 1];
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	685a      	ldr	r2, [r3, #4]
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	3301      	adds	r3, #1
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	441a      	add	r2, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	6859      	ldr	r1, [r3, #4]
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	440b      	add	r3, r1
 8000738:	6812      	ldr	r2, [r2, #0]
 800073a:	601a      	str	r2, [r3, #0]
            for (int j = i; j < bbg->liczba_klockow - 1; j++) {
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	3301      	adds	r3, #1
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	68db      	ldr	r3, [r3, #12]
 8000746:	3b01      	subs	r3, #1
 8000748:	68ba      	ldr	r2, [r7, #8]
 800074a:	429a      	cmp	r2, r3
 800074c:	dbe9      	blt.n	8000722 <BBG_obsluga_zbicia_klocka+0x1c6>
            }

            // Zmniejsz liczbę klocków o 1
            bbg->liczba_klockow--;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	68db      	ldr	r3, [r3, #12]
 8000752:	1e5a      	subs	r2, r3, #1
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	60da      	str	r2, [r3, #12]

            // Przerwij pętlę, gdy trafiony zostanie tylko jeden klocek
            if (bbg->liczba_klockow == 0) {
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d009      	beq.n	8000774 <BBG_obsluga_zbicia_klocka+0x218>
    for (int i = 0; i < bbg->liczba_klockow; i++) {
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3301      	adds	r3, #1
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	68db      	ldr	r3, [r3, #12]
 800076a:	68fa      	ldr	r2, [r7, #12]
 800076c:	429a      	cmp	r2, r3
 800076e:	f6ff aefc 	blt.w	800056a <BBG_obsluga_zbicia_klocka+0xe>
                break;
            }
        }
    }
}
 8000772:	e000      	b.n	8000776 <BBG_obsluga_zbicia_klocka+0x21a>
                break;
 8000774:	bf00      	nop
}
 8000776:	bf00      	nop
 8000778:	3714      	adds	r7, #20
 800077a:	46bd      	mov	sp, r7
 800077c:	bd90      	pop	{r4, r7, pc}
 800077e:	bf00      	nop
 8000780:	ffff0000 	.word	0xffff0000

08000784 <BBG_obsluzDotykEkranu>:


// Obsługa dotyku ekranu (przykładowa implementacja)
void BBG_obsluzDotykEkranu(BBG* bbg,  TS_StateTypeDef  TS_State) {
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b08b      	sub	sp, #44	; 0x2c
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	1d3b      	adds	r3, r7, #4
 800078e:	e883 0006 	stmia.w	r3, {r1, r2}
	if (TS_State.TouchDetected) {
 8000792:	88bb      	ldrh	r3, [r7, #4]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d067      	beq.n	8000868 <BBG_obsluzDotykEkranu+0xe4>
		int platforma_x = Platforma_getPolozenieX(bbg->platforma);
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4618      	mov	r0, r3
 800079e:	f001 f8e2 	bl	8001966 <Platforma_getPolozenieX>
 80007a2:	6278      	str	r0, [r7, #36]	; 0x24
		int platforma_szerokosc = Platforma_getSzerokosc(bbg->platforma);
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4618      	mov	r0, r3
 80007aa:	f001 f8e8 	bl	800197e <Platforma_getSzerokosc>
 80007ae:	6238      	str	r0, [r7, #32]
		int platforma_krok = Platforma_getKrok(bbg->platforma);
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f001 f8ee 	bl	8001996 <Platforma_getKrok>
 80007ba:	61f8      	str	r0, [r7, #28]

	          uint32_t x = Calibration_GetX(TS_State.X);
 80007bc:	88fb      	ldrh	r3, [r7, #6]
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 fccc 	bl	800215c <Calibration_GetX>
 80007c4:	4603      	mov	r3, r0
 80007c6:	61bb      	str	r3, [r7, #24]
	          uint32_t y = Calibration_GetY(TS_State.Y);
 80007c8:	893b      	ldrh	r3, [r7, #8]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 fcea 	bl	80021a4 <Calibration_GetY>
 80007d0:	4603      	mov	r3, r0
 80007d2:	617b      	str	r3, [r7, #20]
	          if ((x < BSP_LCD_GetXSize() / 2 ) &( x > 0)) {
 80007d4:	f002 fdac 	bl	8003330 <BSP_LCD_GetXSize>
 80007d8:	4603      	mov	r3, r0
 80007da:	085b      	lsrs	r3, r3, #1
 80007dc:	69ba      	ldr	r2, [r7, #24]
 80007de:	429a      	cmp	r2, r3
 80007e0:	bf34      	ite	cc
 80007e2:	2301      	movcc	r3, #1
 80007e4:	2300      	movcs	r3, #0
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	69bb      	ldr	r3, [r7, #24]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	bf14      	ite	ne
 80007ee:	2301      	movne	r3, #1
 80007f0:	2300      	moveq	r3, #0
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	4013      	ands	r3, r2
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d006      	beq.n	800080a <BBG_obsluzDotykEkranu+0x86>
	        	  platforma_x = max(0, platforma_x - platforma_krok);  // Move left
 80007fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000806:	627b      	str	r3, [r7, #36]	; 0x24
 8000808:	e02a      	b.n	8000860 <BBG_obsluzDotykEkranu+0xdc>
	          } else if ((x > BSP_LCD_GetXSize() / 2) & (x <  BSP_LCD_GetXSize())) {
 800080a:	f002 fd91 	bl	8003330 <BSP_LCD_GetXSize>
 800080e:	4603      	mov	r3, r0
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	69ba      	ldr	r2, [r7, #24]
 8000814:	429a      	cmp	r2, r3
 8000816:	bf8c      	ite	hi
 8000818:	2301      	movhi	r3, #1
 800081a:	2300      	movls	r3, #0
 800081c:	b2dc      	uxtb	r4, r3
 800081e:	f002 fd87 	bl	8003330 <BSP_LCD_GetXSize>
 8000822:	4602      	mov	r2, r0
 8000824:	69bb      	ldr	r3, [r7, #24]
 8000826:	4293      	cmp	r3, r2
 8000828:	bf34      	ite	cc
 800082a:	2301      	movcc	r3, #1
 800082c:	2300      	movcs	r3, #0
 800082e:	b2db      	uxtb	r3, r3
 8000830:	4023      	ands	r3, r4
 8000832:	b2db      	uxtb	r3, r3
 8000834:	2b00      	cmp	r3, #0
 8000836:	d013      	beq.n	8000860 <BBG_obsluzDotykEkranu+0xdc>
	        	  platforma_x = min(BSP_LCD_GetXSize() - platforma_szerokosc, platforma_x + platforma_krok);  // Move right
 8000838:	f002 fd7a 	bl	8003330 <BSP_LCD_GetXSize>
 800083c:	4602      	mov	r2, r0
 800083e:	6a3b      	ldr	r3, [r7, #32]
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000844:	69fa      	ldr	r2, [r7, #28]
 8000846:	440a      	add	r2, r1
 8000848:	4293      	cmp	r3, r2
 800084a:	d205      	bcs.n	8000858 <BBG_obsluzDotykEkranu+0xd4>
 800084c:	f002 fd70 	bl	8003330 <BSP_LCD_GetXSize>
 8000850:	4602      	mov	r2, r0
 8000852:	6a3b      	ldr	r3, [r7, #32]
 8000854:	1ad3      	subs	r3, r2, r3
 8000856:	e002      	b.n	800085e <BBG_obsluzDotykEkranu+0xda>
 8000858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	4413      	add	r3, r2
 800085e:	627b      	str	r3, [r7, #36]	; 0x24
	          }
	          BBG_ruchPlatformy(bbg, platforma_x);
 8000860:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000862:	68f8      	ldr	r0, [r7, #12]
 8000864:	f000 f816 	bl	8000894 <BBG_ruchPlatformy>
	      }
}
 8000868:	bf00      	nop
 800086a:	372c      	adds	r7, #44	; 0x2c
 800086c:	46bd      	mov	sp, r7
 800086e:	bd90      	pop	{r4, r7, pc}

08000870 <BBG_ruchKulki>:

// Ruch kulki (przykładowa implementacja)
void BBG_ruchKulki(BBG* bbg) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
    // Przykładowy ruch kulki
    Kulka_ruch(bbg->kulka);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	4618      	mov	r0, r3
 800087e:	f000 fbfb 	bl	8001078 <Kulka_ruch>
    rysuj_kulke(bbg->kulka);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	4618      	mov	r0, r3
 8000888:	f000 fbdc 	bl	8001044 <rysuj_kulke>
}
 800088c:	bf00      	nop
 800088e:	3708      	adds	r7, #8
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <BBG_ruchPlatformy>:

// Ruch platformy (przykładowa implementacja)
void BBG_ruchPlatformy(BBG* bbg, int x) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	6039      	str	r1, [r7, #0]
	zmaz_platforme(bbg->platforma);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 f81a 	bl	80018dc <zmaz_platforme>
	Platforma_przesunDo(bbg->platforma,x);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	6839      	ldr	r1, [r7, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f001 f84b 	bl	800194a <Platforma_przesunDo>
	rysuj_platforme(bbg->platforma);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f001 f82b 	bl	8001914 <rysuj_platforme>
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <MX_CRC_Init+0x20>)
 80008ce:	4a07      	ldr	r2, [pc, #28]	; (80008ec <MX_CRC_Init+0x24>)
 80008d0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80008d2:	4805      	ldr	r0, [pc, #20]	; (80008e8 <MX_CRC_Init+0x20>)
 80008d4:	f003 ff8a 	bl	80047ec <HAL_CRC_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80008de:	f000 ffd7 	bl	8001890 <Error_Handler>
  }

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200003e8 	.word	0x200003e8
 80008ec:	40023000 	.word	0x40023000

080008f0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a0b      	ldr	r2, [pc, #44]	; (800092c <HAL_CRC_MspInit+0x3c>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d10d      	bne.n	800091e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <HAL_CRC_MspInit+0x40>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a09      	ldr	r2, [pc, #36]	; (8000930 <HAL_CRC_MspInit+0x40>)
 800090c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b07      	ldr	r3, [pc, #28]	; (8000930 <HAL_CRC_MspInit+0x40>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800091e:	bf00      	nop
 8000920:	3714      	adds	r7, #20
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40023000 	.word	0x40023000
 8000930:	40023800 	.word	0x40023800

08000934 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 8000938:	4b15      	ldr	r3, [pc, #84]	; (8000990 <MX_DMA2D_Init+0x5c>)
 800093a:	4a16      	ldr	r2, [pc, #88]	; (8000994 <MX_DMA2D_Init+0x60>)
 800093c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800093e:	4b14      	ldr	r3, [pc, #80]	; (8000990 <MX_DMA2D_Init+0x5c>)
 8000940:	2200      	movs	r2, #0
 8000942:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <MX_DMA2D_Init+0x5c>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_DMA2D_Init+0x5c>)
 800094c:	2200      	movs	r2, #0
 800094e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <MX_DMA2D_Init+0x5c>)
 8000952:	2200      	movs	r2, #0
 8000954:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_DMA2D_Init+0x5c>)
 8000958:	2200      	movs	r2, #0
 800095a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_DMA2D_Init+0x5c>)
 800095e:	2200      	movs	r2, #0
 8000960:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <MX_DMA2D_Init+0x5c>)
 8000964:	2200      	movs	r2, #0
 8000966:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000968:	4809      	ldr	r0, [pc, #36]	; (8000990 <MX_DMA2D_Init+0x5c>)
 800096a:	f004 f917 	bl	8004b9c <HAL_DMA2D_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000974:	f000 ff8c 	bl	8001890 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000978:	2101      	movs	r1, #1
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <MX_DMA2D_Init+0x5c>)
 800097c:	f004 fb7c 	bl	8005078 <HAL_DMA2D_ConfigLayer>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000986:	f000 ff83 	bl	8001890 <Error_Handler>
  }

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	200003f0 	.word	0x200003f0
 8000994:	4002b000 	.word	0x4002b000

08000998 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <HAL_DMA2D_MspInit+0x48>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d115      	bne.n	80009d6 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	4b0d      	ldr	r3, [pc, #52]	; (80009e4 <HAL_DMA2D_MspInit+0x4c>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a0c      	ldr	r2, [pc, #48]	; (80009e4 <HAL_DMA2D_MspInit+0x4c>)
 80009b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <HAL_DMA2D_MspInit+0x4c>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2105      	movs	r1, #5
 80009ca:	205a      	movs	r0, #90	; 0x5a
 80009cc:	f003 fee4 	bl	8004798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80009d0:	205a      	movs	r0, #90	; 0x5a
 80009d2:	f003 fefd 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80009d6:	bf00      	nop
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	4002b000 	.word	0x4002b000
 80009e4:	40023800 	.word	0x40023800

080009e8 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b088      	sub	sp, #32
 80009ec:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80009ee:	1d3b      	adds	r3, r7, #4
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
 80009fc:	615a      	str	r2, [r3, #20]
 80009fe:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000a00:	4b1f      	ldr	r3, [pc, #124]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a02:	4a20      	ldr	r2, [pc, #128]	; (8000a84 <MX_FMC_Init+0x9c>)
 8000a04:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000a06:	4b1e      	ldr	r3, [pc, #120]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000a0c:	4b1c      	ldr	r3, [pc, #112]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000a12:	4b1b      	ldr	r3, [pc, #108]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a14:	2204      	movs	r2, #4
 8000a16:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000a18:	4b19      	ldr	r3, [pc, #100]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a1a:	2210      	movs	r2, #16
 8000a1c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000a1e:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a20:	2240      	movs	r2, #64	; 0x40
 8000a22:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000a24:	4b16      	ldr	r3, [pc, #88]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a26:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000a2a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000a2c:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000a32:	4b13      	ldr	r3, [pc, #76]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a38:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000a3a:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a46:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000a4c:	2307      	movs	r3, #7
 8000a4e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000a50:	2304      	movs	r3, #4
 8000a52:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000a54:	2307      	movs	r3, #7
 8000a56:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000a58:	2303      	movs	r3, #3
 8000a5a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000a60:	2302      	movs	r3, #2
 8000a62:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	4619      	mov	r1, r3
 8000a68:	4805      	ldr	r0, [pc, #20]	; (8000a80 <MX_FMC_Init+0x98>)
 8000a6a:	f008 fb3b 	bl	80090e4 <HAL_SDRAM_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000a74:	f000 ff0c 	bl	8001890 <Error_Handler>
  }

}
 8000a78:	bf00      	nop
 8000a7a:	3720      	adds	r7, #32
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20000430 	.word	0x20000430
 8000a84:	a0000140 	.word	0xa0000140

08000a88 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000a9c:	4b3b      	ldr	r3, [pc, #236]	; (8000b8c <HAL_FMC_MspInit+0x104>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d16f      	bne.n	8000b84 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8000aa4:	4b39      	ldr	r3, [pc, #228]	; (8000b8c <HAL_FMC_MspInit+0x104>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	603b      	str	r3, [r7, #0]
 8000aae:	4b38      	ldr	r3, [pc, #224]	; (8000b90 <HAL_FMC_MspInit+0x108>)
 8000ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ab2:	4a37      	ldr	r2, [pc, #220]	; (8000b90 <HAL_FMC_MspInit+0x108>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6393      	str	r3, [r2, #56]	; 0x38
 8000aba:	4b35      	ldr	r3, [pc, #212]	; (8000b90 <HAL_FMC_MspInit+0x108>)
 8000abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	603b      	str	r3, [r7, #0]
 8000ac4:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000ac6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000aca:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000acc:	2302      	movs	r3, #2
 8000ace:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ad8:	230c      	movs	r3, #12
 8000ada:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	4619      	mov	r1, r3
 8000ae0:	482c      	ldr	r0, [pc, #176]	; (8000b94 <HAL_FMC_MspInit+0x10c>)
 8000ae2:	f004 fbf7 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aea:	2302      	movs	r3, #2
 8000aec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af2:	2303      	movs	r3, #3
 8000af4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000af6:	230c      	movs	r3, #12
 8000af8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	4619      	mov	r1, r3
 8000afe:	4826      	ldr	r0, [pc, #152]	; (8000b98 <HAL_FMC_MspInit+0x110>)
 8000b00:	f004 fbe8 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000b04:	f248 1333 	movw	r3, #33075	; 0x8133
 8000b08:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b12:	2303      	movs	r3, #3
 8000b14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b16:	230c      	movs	r3, #12
 8000b18:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	481f      	ldr	r0, [pc, #124]	; (8000b9c <HAL_FMC_MspInit+0x114>)
 8000b20:	f004 fbd8 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000b24:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000b28:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b32:	2303      	movs	r3, #3
 8000b34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b36:	230c      	movs	r3, #12
 8000b38:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4818      	ldr	r0, [pc, #96]	; (8000ba0 <HAL_FMC_MspInit+0x118>)
 8000b40:	f004 fbc8 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000b44:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000b48:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b52:	2303      	movs	r3, #3
 8000b54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b56:	230c      	movs	r3, #12
 8000b58:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4811      	ldr	r0, [pc, #68]	; (8000ba4 <HAL_FMC_MspInit+0x11c>)
 8000b60:	f004 fbb8 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000b64:	2360      	movs	r3, #96	; 0x60
 8000b66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b70:	2303      	movs	r3, #3
 8000b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b74:	230c      	movs	r3, #12
 8000b76:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	480a      	ldr	r0, [pc, #40]	; (8000ba8 <HAL_FMC_MspInit+0x120>)
 8000b7e:	f004 fba9 	bl	80052d4 <HAL_GPIO_Init>
 8000b82:	e000      	b.n	8000b86 <HAL_FMC_MspInit+0xfe>
    return;
 8000b84:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000b86:	3718      	adds	r7, #24
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	2000010c 	.word	0x2000010c
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40021400 	.word	0x40021400
 8000b98:	40020800 	.word	0x40020800
 8000b9c:	40021800 	.word	0x40021800
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40020c00 	.word	0x40020c00
 8000ba8:	40020400 	.word	0x40020400

08000bac <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000bb4:	f7ff ff68 	bl	8000a88 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
	...

08000bd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08e      	sub	sp, #56	; 0x38
 8000bdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	605a      	str	r2, [r3, #4]
 8000be8:	609a      	str	r2, [r3, #8]
 8000bea:	60da      	str	r2, [r3, #12]
 8000bec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	623b      	str	r3, [r7, #32]
 8000bf2:	4b7a      	ldr	r3, [pc, #488]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	4a79      	ldr	r2, [pc, #484]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000bf8:	f043 0304 	orr.w	r3, r3, #4
 8000bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfe:	4b77      	ldr	r3, [pc, #476]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	f003 0304 	and.w	r3, r3, #4
 8000c06:	623b      	str	r3, [r7, #32]
 8000c08:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
 8000c0e:	4b73      	ldr	r3, [pc, #460]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	4a72      	ldr	r2, [pc, #456]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c14:	f043 0320 	orr.w	r3, r3, #32
 8000c18:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1a:	4b70      	ldr	r3, [pc, #448]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f003 0320 	and.w	r3, r3, #32
 8000c22:	61fb      	str	r3, [r7, #28]
 8000c24:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	61bb      	str	r3, [r7, #24]
 8000c2a:	4b6c      	ldr	r3, [pc, #432]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	4a6b      	ldr	r2, [pc, #428]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c34:	6313      	str	r3, [r2, #48]	; 0x30
 8000c36:	4b69      	ldr	r3, [pc, #420]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c3e:	61bb      	str	r3, [r7, #24]
 8000c40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	4b65      	ldr	r3, [pc, #404]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a64      	ldr	r2, [pc, #400]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b62      	ldr	r3, [pc, #392]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	4b5e      	ldr	r3, [pc, #376]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	4a5d      	ldr	r2, [pc, #372]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c68:	f043 0302 	orr.w	r3, r3, #2
 8000c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6e:	4b5b      	ldr	r3, [pc, #364]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	f003 0302 	and.w	r3, r3, #2
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	4b57      	ldr	r3, [pc, #348]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	4a56      	ldr	r2, [pc, #344]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c88:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8a:	4b54      	ldr	r3, [pc, #336]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	4b50      	ldr	r3, [pc, #320]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4a4f      	ldr	r2, [pc, #316]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000ca0:	f043 0310 	orr.w	r3, r3, #16
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4b4d      	ldr	r3, [pc, #308]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0310 	and.w	r3, r3, #16
 8000cae:	60bb      	str	r3, [r7, #8]
 8000cb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	607b      	str	r3, [r7, #4]
 8000cb6:	4b49      	ldr	r3, [pc, #292]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	4a48      	ldr	r2, [pc, #288]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000cbc:	f043 0308 	orr.w	r3, r3, #8
 8000cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc2:	4b46      	ldr	r3, [pc, #280]	; (8000ddc <MX_GPIO_Init+0x204>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	f003 0308 	and.w	r3, r3, #8
 8000cca:	607b      	str	r3, [r7, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2116      	movs	r1, #22
 8000cd2:	4843      	ldr	r0, [pc, #268]	; (8000de0 <MX_GPIO_Init+0x208>)
 8000cd4:	f004 fdb2 	bl	800583c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2180      	movs	r1, #128	; 0x80
 8000cdc:	4841      	ldr	r0, [pc, #260]	; (8000de4 <MX_GPIO_Init+0x20c>)
 8000cde:	f004 fdad 	bl	800583c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000ce8:	483f      	ldr	r0, [pc, #252]	; (8000de8 <MX_GPIO_Init+0x210>)
 8000cea:	f004 fda7 	bl	800583c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000cf4:	483d      	ldr	r0, [pc, #244]	; (8000dec <MX_GPIO_Init+0x214>)
 8000cf6:	f004 fda1 	bl	800583c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000cfa:	2316      	movs	r3, #22
 8000cfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	2300      	movs	r3, #0
 8000d08:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4833      	ldr	r0, [pc, #204]	; (8000de0 <MX_GPIO_Init+0x208>)
 8000d12:	f004 fadf 	bl	80052d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000d16:	f248 0307 	movw	r3, #32775	; 0x8007
 8000d1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d1c:	4b34      	ldr	r3, [pc, #208]	; (8000df0 <MX_GPIO_Init+0x218>)
 8000d1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d28:	4619      	mov	r1, r3
 8000d2a:	482e      	ldr	r0, [pc, #184]	; (8000de4 <MX_GPIO_Init+0x20c>)
 8000d2c:	f004 fad2 	bl	80052d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d34:	2301      	movs	r3, #1
 8000d36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d44:	4619      	mov	r1, r3
 8000d46:	4827      	ldr	r0, [pc, #156]	; (8000de4 <MX_GPIO_Init+0x20c>)
 8000d48:	f004 fac4 	bl	80052d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000d4c:	2320      	movs	r3, #32
 8000d4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d50:	4b27      	ldr	r3, [pc, #156]	; (8000df0 <MX_GPIO_Init+0x218>)
 8000d52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4820      	ldr	r0, [pc, #128]	; (8000de0 <MX_GPIO_Init+0x208>)
 8000d60:	f004 fab8 	bl	80052d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d64:	2304      	movs	r3, #4
 8000d66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d74:	4619      	mov	r1, r3
 8000d76:	481f      	ldr	r0, [pc, #124]	; (8000df4 <MX_GPIO_Init+0x21c>)
 8000d78:	f004 faac 	bl	80052d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000d7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d82:	2300      	movs	r3, #0
 8000d84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000d8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4815      	ldr	r0, [pc, #84]	; (8000de8 <MX_GPIO_Init+0x210>)
 8000d92:	f004 fa9f 	bl	80052d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000d96:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da4:	2300      	movs	r3, #0
 8000da6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dac:	4619      	mov	r1, r3
 8000dae:	480e      	ldr	r0, [pc, #56]	; (8000de8 <MX_GPIO_Init+0x210>)
 8000db0:	f004 fa90 	bl	80052d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000db4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000db8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4807      	ldr	r0, [pc, #28]	; (8000dec <MX_GPIO_Init+0x214>)
 8000dce:	f004 fa81 	bl	80052d4 <HAL_GPIO_Init>

}
 8000dd2:	bf00      	nop
 8000dd4:	3738      	adds	r7, #56	; 0x38
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40023800 	.word	0x40023800
 8000de0:	40020800 	.word	0x40020800
 8000de4:	40020000 	.word	0x40020000
 8000de8:	40020c00 	.word	0x40020c00
 8000dec:	40021800 	.word	0x40021800
 8000df0:	10120000 	.word	0x10120000
 8000df4:	40020400 	.word	0x40020400

08000df8 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000dfe:	4a1c      	ldr	r2, [pc, #112]	; (8000e70 <MX_I2C3_Init+0x78>)
 8000e00:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000e02:	4b1a      	ldr	r3, [pc, #104]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e04:	4a1b      	ldr	r2, [pc, #108]	; (8000e74 <MX_I2C3_Init+0x7c>)
 8000e06:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e08:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000e0e:	4b17      	ldr	r3, [pc, #92]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e14:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e1a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e1c:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000e22:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e28:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e2e:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000e34:	480d      	ldr	r0, [pc, #52]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e36:	f005 ff05 	bl	8006c44 <HAL_I2C_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000e40:	f000 fd26 	bl	8001890 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e44:	2100      	movs	r1, #0
 8000e46:	4809      	ldr	r0, [pc, #36]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e48:	f006 feed 	bl	8007c26 <HAL_I2CEx_ConfigAnalogFilter>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000e52:	f000 fd1d 	bl	8001890 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000e56:	2100      	movs	r1, #0
 8000e58:	4804      	ldr	r0, [pc, #16]	; (8000e6c <MX_I2C3_Init+0x74>)
 8000e5a:	f006 ff20 	bl	8007c9e <HAL_I2CEx_ConfigDigitalFilter>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000e64:	f000 fd14 	bl	8001890 <Error_Handler>
  }

}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000464 	.word	0x20000464
 8000e70:	40005c00 	.word	0x40005c00
 8000e74:	000186a0 	.word	0x000186a0

08000e78 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08a      	sub	sp, #40	; 0x28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
 8000e8e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a29      	ldr	r2, [pc, #164]	; (8000f3c <HAL_I2C_MspInit+0xc4>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d14b      	bne.n	8000f32 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	613b      	str	r3, [r7, #16]
 8000e9e:	4b28      	ldr	r3, [pc, #160]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea2:	4a27      	ldr	r2, [pc, #156]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000ea4:	f043 0304 	orr.w	r3, r3, #4
 8000ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eaa:	4b25      	ldr	r3, [pc, #148]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eae:	f003 0304 	and.w	r3, r3, #4
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
 8000eba:	4b21      	ldr	r3, [pc, #132]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	4a20      	ldr	r2, [pc, #128]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000ed2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ed8:	2312      	movs	r3, #18
 8000eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000edc:	2301      	movs	r3, #1
 8000ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ee4:	2304      	movs	r3, #4
 8000ee6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	4619      	mov	r1, r3
 8000eee:	4815      	ldr	r0, [pc, #84]	; (8000f44 <HAL_I2C_MspInit+0xcc>)
 8000ef0:	f004 f9f0 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000efa:	2312      	movs	r3, #18
 8000efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000f06:	2304      	movs	r3, #4
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	480d      	ldr	r0, [pc, #52]	; (8000f48 <HAL_I2C_MspInit+0xd0>)
 8000f12:	f004 f9df 	bl	80052d4 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1e:	4a08      	ldr	r2, [pc, #32]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000f20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f24:	6413      	str	r3, [r2, #64]	; 0x40
 8000f26:	4b06      	ldr	r3, [pc, #24]	; (8000f40 <HAL_I2C_MspInit+0xc8>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000f32:	bf00      	nop
 8000f34:	3728      	adds	r7, #40	; 0x28
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40005c00 	.word	0x40005c00
 8000f40:	40023800 	.word	0x40023800
 8000f44:	40020800 	.word	0x40020800
 8000f48:	40020000 	.word	0x40020000

08000f4c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0b      	ldr	r2, [pc, #44]	; (8000f88 <HAL_I2C_MspDeInit+0x3c>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d10f      	bne.n	8000f7e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <HAL_I2C_MspDeInit+0x40>)
 8000f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f62:	4a0a      	ldr	r2, [pc, #40]	; (8000f8c <HAL_I2C_MspDeInit+0x40>)
 8000f64:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000f68:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 8000f6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6e:	4808      	ldr	r0, [pc, #32]	; (8000f90 <HAL_I2C_MspDeInit+0x44>)
 8000f70:	f004 fb5a 	bl	8005628 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 8000f74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f78:	4806      	ldr	r0, [pc, #24]	; (8000f94 <HAL_I2C_MspDeInit+0x48>)
 8000f7a:	f004 fb55 	bl	8005628 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40005c00 	.word	0x40005c00
 8000f8c:	40023800 	.word	0x40023800
 8000f90:	40020800 	.word	0x40020800
 8000f94:	40020000 	.word	0x40020000

08000f98 <Klocek_init>:
#include "klocek.h"
#include "main.h"


// Inicjalizacja struktury Klocek
void Klocek_init(Klocek* k, int x, int y, int w, int h, uint32_t kol) {
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
 8000fa4:	603b      	str	r3, [r7, #0]
    k->pozycja_x = x;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	68ba      	ldr	r2, [r7, #8]
 8000faa:	601a      	str	r2, [r3, #0]
    k->pozycja_y = y;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	605a      	str	r2, [r3, #4]
    k->szerokosc = w;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	609a      	str	r2, [r3, #8]
    k->wysokosc = h;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	60da      	str	r2, [r3, #12]
    k->kolor = kol;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	69fa      	ldr	r2, [r7, #28]
 8000fc2:	611a      	str	r2, [r3, #16]
}
 8000fc4:	bf00      	nop
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <rysuj_klocek>:

void rysuj_klocek(Klocek* k){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	BSP_LCD_SetTextColor(k->kolor);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f002 fa71 	bl	80034c4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(k->pozycja_x, k->pozycja_y, k->szerokosc, k->wysokosc);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	b298      	uxth	r0, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	b299      	uxth	r1, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	f002 fd03 	bl	8003a04 <BSP_LCD_FillRect>
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <Kulka_init>:
 */
#include "Kulka.h"
#include "main.h"

// Inicjalizacja struktury Kulka
void Kulka_init(Kulka* kulka, int x, int y, int r, int vx, int vy, uint32_t kol) {
 8001006:	b480      	push	{r7}
 8001008:	b085      	sub	sp, #20
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	607a      	str	r2, [r7, #4]
 8001012:	603b      	str	r3, [r7, #0]
    kulka->polozenie_x = x;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	601a      	str	r2, [r3, #0]
    kulka->polozenie_y = y;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	605a      	str	r2, [r3, #4]
    kulka->promien = r;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	683a      	ldr	r2, [r7, #0]
 8001024:	609a      	str	r2, [r3, #8]
    kulka->predkosc_x = vx;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	60da      	str	r2, [r3, #12]
    kulka->predkosc_y = vy;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	69fa      	ldr	r2, [r7, #28]
 8001030:	611a      	str	r2, [r3, #16]
    kulka->kolor = kol;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	6a3a      	ldr	r2, [r7, #32]
 8001036:	615a      	str	r2, [r3, #20]
}
 8001038:	bf00      	nop
 800103a:	3714      	adds	r7, #20
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <rysuj_kulke>:

void rysuj_kulke(Kulka* kulka){
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	BSP_LCD_SetTextColor(kulka->kolor);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	695b      	ldr	r3, [r3, #20]
 8001050:	4618      	mov	r0, r3
 8001052:	f002 fa37 	bl	80034c4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillCircle(kulka->polozenie_x, kulka->polozenie_y, kulka->promien);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	b298      	uxth	r0, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	b299      	uxth	r1, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	b29b      	uxth	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	f002 fd25 	bl	8003ab8 <BSP_LCD_FillCircle>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <Kulka_ruch>:
int Kulka_ruch(Kulka* kulka) {
 8001078:	b590      	push	{r4, r7, lr}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	// Zamaluj stary stan kulki
	BSP_LCD_SetTextColor(0xFFFF0000); // Czerwony kolor
 8001080:	4844      	ldr	r0, [pc, #272]	; (8001194 <Kulka_ruch+0x11c>)
 8001082:	f002 fa1f 	bl	80034c4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillCircle(kulka->polozenie_x, kulka->polozenie_y, kulka->promien);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	b298      	uxth	r0, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	b299      	uxth	r1, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	b29b      	uxth	r3, r3
 8001098:	461a      	mov	r2, r3
 800109a:	f002 fd0d 	bl	8003ab8 <BSP_LCD_FillCircle>

	// Oblicz nowe położenie kulki
	int nowe_polozenie_x = kulka->polozenie_x + kulka->predkosc_x;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	4413      	add	r3, r2
 80010a8:	60fb      	str	r3, [r7, #12]
	int nowe_polozenie_y = kulka->polozenie_y + kulka->predkosc_y;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	685a      	ldr	r2, [r3, #4]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	4413      	add	r3, r2
 80010b4:	60bb      	str	r3, [r7, #8]

	// Sprawdź zderzenie z lewą i prawą krawędzią ekranu
	if (nowe_polozenie_x - kulka->promien < 0 || nowe_polozenie_x + kulka->promien > BSP_LCD_GetXSize()) {
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	db09      	blt.n	80010d6 <Kulka_ruch+0x5e>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	689a      	ldr	r2, [r3, #8]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4413      	add	r3, r2
 80010ca:	461c      	mov	r4, r3
 80010cc:	f002 f930 	bl	8003330 <BSP_LCD_GetXSize>
 80010d0:	4603      	mov	r3, r0
 80010d2:	429c      	cmp	r4, r3
 80010d4:	d910      	bls.n	80010f8 <Kulka_ruch+0x80>
		// Zderzenie z lewą lub prawą krawędzią, zmień kierunek prędkości poziomej
		kulka->predkosc_x = -kulka->predkosc_x;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	425a      	negs	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	60da      	str	r2, [r3, #12]
		nowe_polozenie_x = kulka->polozenie_x + kulka->predkosc_x;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	4413      	add	r3, r2
 80010ea:	60fb      	str	r3, [r7, #12]
		nowe_polozenie_y = kulka->polozenie_y + kulka->predkosc_y;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685a      	ldr	r2, [r3, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	4413      	add	r3, r2
 80010f6:	60bb      	str	r3, [r7, #8]

	}

	// Sprawdź zderzenie z górną i dolną krawędzią ekranu
	if (nowe_polozenie_y - kulka->promien < 0) {
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	68ba      	ldr	r2, [r7, #8]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b00      	cmp	r3, #0
 8001102:	da10      	bge.n	8001126 <Kulka_ruch+0xae>
		// Zderzenie z górną lub dolną krawędzią, zmień kierunek prędkości pionowej
		kulka->predkosc_y = -kulka->predkosc_y;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	425a      	negs	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	611a      	str	r2, [r3, #16]
		nowe_polozenie_x = kulka->polozenie_x + kulka->predkosc_x;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	4413      	add	r3, r2
 8001118:	60fb      	str	r3, [r7, #12]
		nowe_polozenie_y = kulka->polozenie_y + kulka->predkosc_y;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	4413      	add	r3, r2
 8001124:	60bb      	str	r3, [r7, #8]

	}
	if (nowe_polozenie_y + kulka->promien > BSP_LCD_GetYSize()){
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689a      	ldr	r2, [r3, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	4413      	add	r3, r2
 800112e:	461c      	mov	r4, r3
 8001130:	f002 f90a 	bl	8003348 <BSP_LCD_GetYSize>
 8001134:	4603      	mov	r3, r0
 8001136:	429c      	cmp	r4, r3
 8001138:	d910      	bls.n	800115c <Kulka_ruch+0xe4>
		kulka->predkosc_y = -kulka->predkosc_y;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	425a      	negs	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	611a      	str	r2, [r3, #16]
		nowe_polozenie_x = kulka->polozenie_x + kulka->predkosc_x;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	4413      	add	r3, r2
 800114e:	60fb      	str	r3, [r7, #12]
		nowe_polozenie_y = kulka->polozenie_y + kulka->predkosc_y;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	4413      	add	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
		//return 1;
	}

	// Aktualizuj położenie kulki na nowe pozycje
	kulka->polozenie_x = nowe_polozenie_x;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	601a      	str	r2, [r3, #0]
	kulka->polozenie_y = nowe_polozenie_y;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	605a      	str	r2, [r3, #4]

	// Narysuj kulke na nowej pozycji
	BSP_LCD_SetTextColor(kulka->kolor);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	695b      	ldr	r3, [r3, #20]
 800116c:	4618      	mov	r0, r3
 800116e:	f002 f9a9 	bl	80034c4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillCircle(kulka->polozenie_x, kulka->polozenie_y, kulka->promien);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	b298      	uxth	r0, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	b299      	uxth	r1, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	b29b      	uxth	r3, r3
 8001184:	461a      	mov	r2, r3
 8001186:	f002 fc97 	bl	8003ab8 <BSP_LCD_FillCircle>
	return 0;
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3714      	adds	r7, #20
 8001190:	46bd      	mov	sp, r7
 8001192:	bd90      	pop	{r4, r7, pc}
 8001194:	ffff0000 	.word	0xffff0000

08001198 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b09a      	sub	sp, #104	; 0x68
 800119c:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800119e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011a2:	2234      	movs	r2, #52	; 0x34
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f00b fb41 	bl	800c82e <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80011ac:	463b      	mov	r3, r7
 80011ae:	2234      	movs	r2, #52	; 0x34
 80011b0:	2100      	movs	r1, #0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f00b fb3b 	bl	800c82e <memset>

  hltdc.Instance = LTDC;
 80011b8:	4b4f      	ldr	r3, [pc, #316]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011ba:	4a50      	ldr	r2, [pc, #320]	; (80012fc <MX_LTDC_Init+0x164>)
 80011bc:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80011be:	4b4e      	ldr	r3, [pc, #312]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80011c4:	4b4c      	ldr	r3, [pc, #304]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80011ca:	4b4b      	ldr	r3, [pc, #300]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80011d0:	4b49      	ldr	r3, [pc, #292]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80011d6:	4b48      	ldr	r3, [pc, #288]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011d8:	2209      	movs	r2, #9
 80011da:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80011dc:	4b46      	ldr	r3, [pc, #280]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011de:	2201      	movs	r2, #1
 80011e0:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80011e2:	4b45      	ldr	r3, [pc, #276]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011e4:	221d      	movs	r2, #29
 80011e6:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80011e8:	4b43      	ldr	r3, [pc, #268]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011ea:	2203      	movs	r2, #3
 80011ec:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80011ee:	4b42      	ldr	r3, [pc, #264]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011f0:	f240 120d 	movw	r2, #269	; 0x10d
 80011f4:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80011f6:	4b40      	ldr	r3, [pc, #256]	; (80012f8 <MX_LTDC_Init+0x160>)
 80011f8:	f240 1243 	movw	r2, #323	; 0x143
 80011fc:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 80011fe:	4b3e      	ldr	r3, [pc, #248]	; (80012f8 <MX_LTDC_Init+0x160>)
 8001200:	f240 1217 	movw	r2, #279	; 0x117
 8001204:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8001206:	4b3c      	ldr	r3, [pc, #240]	; (80012f8 <MX_LTDC_Init+0x160>)
 8001208:	f240 1247 	movw	r2, #327	; 0x147
 800120c:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800120e:	4b3a      	ldr	r3, [pc, #232]	; (80012f8 <MX_LTDC_Init+0x160>)
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001216:	4b38      	ldr	r3, [pc, #224]	; (80012f8 <MX_LTDC_Init+0x160>)
 8001218:	2200      	movs	r2, #0
 800121a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800121e:	4b36      	ldr	r3, [pc, #216]	; (80012f8 <MX_LTDC_Init+0x160>)
 8001220:	2200      	movs	r2, #0
 8001222:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001226:	4834      	ldr	r0, [pc, #208]	; (80012f8 <MX_LTDC_Init+0x160>)
 8001228:	f006 fd78 	bl	8007d1c <HAL_LTDC_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001232:	f000 fb2d 	bl	8001890 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 240;
 800123a:	23f0      	movs	r3, #240	; 0xf0
 800123c:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 320;
 8001242:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001246:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001248:	2302      	movs	r3, #2
 800124a:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 255;
 800124c:	23ff      	movs	r3, #255	; 0xff
 800124e:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001254:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001258:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800125a:	2307      	movs	r3, #7
 800125c:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0xD0000000;
 800125e:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8001262:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 240;
 8001264:	23f0      	movs	r3, #240	; 0xf0
 8001266:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 320;
 8001268:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800126c:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001280:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001284:	2200      	movs	r2, #0
 8001286:	4619      	mov	r1, r3
 8001288:	481b      	ldr	r0, [pc, #108]	; (80012f8 <MX_LTDC_Init+0x160>)
 800128a:	f006 fed9 	bl	8008040 <HAL_LTDC_ConfigLayer>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_LTDC_Init+0x100>
  {
    Error_Handler();
 8001294:	f000 fafc 	bl	8001890 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.Alpha = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80012b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012b4:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80012b6:	2305      	movs	r3, #5
 80012b8:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80012d8:	463b      	mov	r3, r7
 80012da:	2201      	movs	r2, #1
 80012dc:	4619      	mov	r1, r3
 80012de:	4806      	ldr	r0, [pc, #24]	; (80012f8 <MX_LTDC_Init+0x160>)
 80012e0:	f006 feae 	bl	8008040 <HAL_LTDC_ConfigLayer>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_LTDC_Init+0x156>
  {
    Error_Handler();
 80012ea:	f000 fad1 	bl	8001890 <Error_Handler>
  }

}
 80012ee:	bf00      	nop
 80012f0:	3768      	adds	r7, #104	; 0x68
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200004b8 	.word	0x200004b8
 80012fc:	40016800 	.word	0x40016800

08001300 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08e      	sub	sp, #56	; 0x38
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a7b      	ldr	r2, [pc, #492]	; (800150c <HAL_LTDC_MspInit+0x20c>)
 800131e:	4293      	cmp	r3, r2
 8001320:	f040 80f0 	bne.w	8001504 <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001324:	2300      	movs	r3, #0
 8001326:	623b      	str	r3, [r7, #32]
 8001328:	4b79      	ldr	r3, [pc, #484]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800132a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132c:	4a78      	ldr	r2, [pc, #480]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800132e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001332:	6453      	str	r3, [r2, #68]	; 0x44
 8001334:	4b76      	ldr	r3, [pc, #472]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 8001336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001338:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800133c:	623b      	str	r3, [r7, #32]
 800133e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001340:	2300      	movs	r3, #0
 8001342:	61fb      	str	r3, [r7, #28]
 8001344:	4b72      	ldr	r3, [pc, #456]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 8001346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001348:	4a71      	ldr	r2, [pc, #452]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800134a:	f043 0320 	orr.w	r3, r3, #32
 800134e:	6313      	str	r3, [r2, #48]	; 0x30
 8001350:	4b6f      	ldr	r3, [pc, #444]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 8001352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001354:	f003 0320 	and.w	r3, r3, #32
 8001358:	61fb      	str	r3, [r7, #28]
 800135a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800135c:	2300      	movs	r3, #0
 800135e:	61bb      	str	r3, [r7, #24]
 8001360:	4b6b      	ldr	r3, [pc, #428]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 8001362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001364:	4a6a      	ldr	r2, [pc, #424]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	6313      	str	r3, [r2, #48]	; 0x30
 800136c:	4b68      	ldr	r3, [pc, #416]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800136e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001370:	f003 0301 	and.w	r3, r3, #1
 8001374:	61bb      	str	r3, [r7, #24]
 8001376:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	4b64      	ldr	r3, [pc, #400]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001380:	4a63      	ldr	r2, [pc, #396]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 8001382:	f043 0302 	orr.w	r3, r3, #2
 8001386:	6313      	str	r3, [r2, #48]	; 0x30
 8001388:	4b61      	ldr	r3, [pc, #388]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001394:	2300      	movs	r3, #0
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	4b5d      	ldr	r3, [pc, #372]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800139a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139c:	4a5c      	ldr	r2, [pc, #368]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 800139e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013a2:	6313      	str	r3, [r2, #48]	; 0x30
 80013a4:	4b5a      	ldr	r3, [pc, #360]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	4b56      	ldr	r3, [pc, #344]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 80013b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b8:	4a55      	ldr	r2, [pc, #340]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 80013ba:	f043 0304 	orr.w	r3, r3, #4
 80013be:	6313      	str	r3, [r2, #48]	; 0x30
 80013c0:	4b53      	ldr	r3, [pc, #332]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 80013c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013cc:	2300      	movs	r3, #0
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	4b4f      	ldr	r3, [pc, #316]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 80013d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d4:	4a4e      	ldr	r2, [pc, #312]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 80013d6:	f043 0308 	orr.w	r3, r3, #8
 80013da:	6313      	str	r3, [r2, #48]	; 0x30
 80013dc:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <HAL_LTDC_MspInit+0x210>)
 80013de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e0:	f003 0308 	and.w	r3, r3, #8
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80013e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f6:	2300      	movs	r3, #0
 80013f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013fa:	230e      	movs	r3, #14
 80013fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80013fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001402:	4619      	mov	r1, r3
 8001404:	4843      	ldr	r0, [pc, #268]	; (8001514 <HAL_LTDC_MspInit+0x214>)
 8001406:	f003 ff65 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800140a:	f641 0358 	movw	r3, #6232	; 0x1858
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001410:	2302      	movs	r3, #2
 8001412:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001418:	2300      	movs	r3, #0
 800141a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800141c:	230e      	movs	r3, #14
 800141e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001424:	4619      	mov	r1, r3
 8001426:	483c      	ldr	r0, [pc, #240]	; (8001518 <HAL_LTDC_MspInit+0x218>)
 8001428:	f003 ff54 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800142c:	2303      	movs	r3, #3
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001430:	2302      	movs	r3, #2
 8001432:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800143c:	2309      	movs	r3, #9
 800143e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001444:	4619      	mov	r1, r3
 8001446:	4835      	ldr	r0, [pc, #212]	; (800151c <HAL_LTDC_MspInit+0x21c>)
 8001448:	f003 ff44 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800144c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	2302      	movs	r3, #2
 8001454:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800145e:	230e      	movs	r3, #14
 8001460:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001462:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001466:	4619      	mov	r1, r3
 8001468:	482c      	ldr	r0, [pc, #176]	; (800151c <HAL_LTDC_MspInit+0x21c>)
 800146a:	f003 ff33 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800146e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001474:	2302      	movs	r3, #2
 8001476:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147c:	2300      	movs	r3, #0
 800147e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001480:	230e      	movs	r3, #14
 8001482:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001484:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001488:	4619      	mov	r1, r3
 800148a:	4825      	ldr	r0, [pc, #148]	; (8001520 <HAL_LTDC_MspInit+0x220>)
 800148c:	f003 ff22 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001490:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014a2:	230e      	movs	r3, #14
 80014a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014aa:	4619      	mov	r1, r3
 80014ac:	481d      	ldr	r0, [pc, #116]	; (8001524 <HAL_LTDC_MspInit+0x224>)
 80014ae:	f003 ff11 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80014b2:	2348      	movs	r3, #72	; 0x48
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014c2:	230e      	movs	r3, #14
 80014c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ca:	4619      	mov	r1, r3
 80014cc:	4816      	ldr	r0, [pc, #88]	; (8001528 <HAL_LTDC_MspInit+0x228>)
 80014ce:	f003 ff01 	bl	80052d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80014d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e0:	2300      	movs	r3, #0
 80014e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80014e4:	2309      	movs	r3, #9
 80014e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ec:	4619      	mov	r1, r3
 80014ee:	480c      	ldr	r0, [pc, #48]	; (8001520 <HAL_LTDC_MspInit+0x220>)
 80014f0:	f003 fef0 	bl	80052d4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80014f4:	2200      	movs	r2, #0
 80014f6:	2105      	movs	r1, #5
 80014f8:	2058      	movs	r0, #88	; 0x58
 80014fa:	f003 f94d 	bl	8004798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80014fe:	2058      	movs	r0, #88	; 0x58
 8001500:	f003 f966 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001504:	bf00      	nop
 8001506:	3738      	adds	r7, #56	; 0x38
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40016800 	.word	0x40016800
 8001510:	40023800 	.word	0x40023800
 8001514:	40021400 	.word	0x40021400
 8001518:	40020000 	.word	0x40020000
 800151c:	40020400 	.word	0x40020400
 8001520:	40021800 	.word	0x40021800
 8001524:	40020800 	.word	0x40020800
 8001528:	40020c00 	.word	0x40020c00

0800152c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b0a3      	sub	sp, #140	; 0x8c
 8001530:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001532:	f003 f815 	bl	8004560 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001536:	f000 f915 	bl	8001764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800153a:	f7ff fb4d 	bl	8000bd8 <MX_GPIO_Init>
  MX_CRC_Init();
 800153e:	f7ff f9c3 	bl	80008c8 <MX_CRC_Init>
  MX_DMA2D_Init();
 8001542:	f7ff f9f7 	bl	8000934 <MX_DMA2D_Init>
  MX_FMC_Init();
 8001546:	f7ff fa4f 	bl	80009e8 <MX_FMC_Init>
  MX_I2C3_Init();
 800154a:	f7ff fc55 	bl	8000df8 <MX_I2C3_Init>
  MX_LTDC_Init();
 800154e:	f7ff fe23 	bl	8001198 <MX_LTDC_Init>
  MX_SPI5_Init();
 8001552:	f000 fa2d 	bl	80019b0 <MX_SPI5_Init>
  MX_TIM1_Init();
 8001556:	f000 fbe3 	bl	8001d20 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800155a:	f000 fe47 	bl	80021ec <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


  int odswiezanie = 16;
 800155e:	2310      	movs	r3, #16
 8001560:	66bb      	str	r3, [r7, #104]	; 0x68
      BSP_LCD_Init();
 8001562:	f001 fe7b 	bl	800325c <BSP_LCD_Init>

          BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER_LAYER1);
 8001566:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 800156a:	2001      	movs	r0, #1
 800156c:	f001 fef8 	bl	8003360 <BSP_LCD_LayerDefaultInit>
          BSP_LCD_SelectLayer(1);
 8001570:	2001      	movs	r0, #1
 8001572:	f001 ff59 	bl	8003428 <BSP_LCD_SelectLayer>
          BSP_LCD_Clear(LCD_COLOR_RED);
 8001576:	4877      	ldr	r0, [pc, #476]	; (8001754 <main+0x228>)
 8001578:	f001 fff0 	bl	800355c <BSP_LCD_Clear>
          BSP_LCD_SetLayerVisible(1, DISABLE);
 800157c:	2100      	movs	r1, #0
 800157e:	2001      	movs	r0, #1
 8001580:	f001 ff62 	bl	8003448 <BSP_LCD_SetLayerVisible>

          BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER_LAYER0);
 8001584:	4974      	ldr	r1, [pc, #464]	; (8001758 <main+0x22c>)
 8001586:	2000      	movs	r0, #0
 8001588:	f001 feea 	bl	8003360 <BSP_LCD_LayerDefaultInit>
          BSP_LCD_SelectLayer(0);
 800158c:	2000      	movs	r0, #0
 800158e:	f001 ff4b 	bl	8003428 <BSP_LCD_SelectLayer>
          layer_flag=0;
 8001592:	4b72      	ldr	r3, [pc, #456]	; (800175c <main+0x230>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
          BSP_LCD_Clear(LCD_COLOR_RED);
 8001598:	486e      	ldr	r0, [pc, #440]	; (8001754 <main+0x228>)
 800159a:	f001 ffdf 	bl	800355c <BSP_LCD_Clear>


          BSP_LCD_DisplayOn();
 800159e:	f002 fb2b 	bl	8003bf8 <BSP_LCD_DisplayOn>

          Touchscreen_Calibration();
 80015a2:	f000 fc2f 	bl	8001e04 <Touchscreen_Calibration>
          BSP_LCD_Clear(LCD_COLOR_RED);
 80015a6:	486b      	ldr	r0, [pc, #428]	; (8001754 <main+0x228>)
 80015a8:	f001 ffd8 	bl	800355c <BSP_LCD_Clear>


          int liczba_klockow = 32; // Liczba klocków
 80015ac:	2320      	movs	r3, #32
 80015ae:	667b      	str	r3, [r7, #100]	; 0x64
          int klocek_szerokosc = BSP_LCD_GetXSize() / 8; // Klocki są szersze niż wyższe
 80015b0:	f001 febe 	bl	8003330 <BSP_LCD_GetXSize>
 80015b4:	4603      	mov	r3, r0
 80015b6:	08db      	lsrs	r3, r3, #3
 80015b8:	663b      	str	r3, [r7, #96]	; 0x60
          int klocek_wysokosc = BSP_LCD_GetYSize() / 16;   // Zakładamy 4 rzędy klocków
 80015ba:	f001 fec5 	bl	8003348 <BSP_LCD_GetYSize>
 80015be:	4603      	mov	r3, r0
 80015c0:	091b      	lsrs	r3, r3, #4
 80015c2:	65fb      	str	r3, [r7, #92]	; 0x5c

          Platforma* platforma = (Platforma*)malloc(sizeof(Platforma));
 80015c4:	2018      	movs	r0, #24
 80015c6:	f00b f91f 	bl	800c808 <malloc>
 80015ca:	4603      	mov	r3, r0
 80015cc:	65bb      	str	r3, [r7, #88]	; 0x58
          Kulka* kulka = (Kulka*)malloc(sizeof(Kulka));
 80015ce:	2018      	movs	r0, #24
 80015d0:	f00b f91a 	bl	800c808 <malloc>
 80015d4:	4603      	mov	r3, r0
 80015d6:	657b      	str	r3, [r7, #84]	; 0x54
          Klocek** klocki = (Klocek**)malloc(liczba_klockow * sizeof(Klocek*));
 80015d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4618      	mov	r0, r3
 80015de:	f00b f913 	bl	800c808 <malloc>
 80015e2:	4603      	mov	r3, r0
 80015e4:	653b      	str	r3, [r7, #80]	; 0x50
          int licznik = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	677b      	str	r3, [r7, #116]	; 0x74

          for (int kk = 0; kk < liczba_klockow / 8; kk++) { // Zakładając 4 rzędy klocków
 80015ea:	2300      	movs	r3, #0
 80015ec:	673b      	str	r3, [r7, #112]	; 0x70
 80015ee:	e04a      	b.n	8001686 <main+0x15a>
              for (int k = 0; k < 8; k++, licznik++) { // 8 kolumn klocków
 80015f0:	2300      	movs	r3, #0
 80015f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80015f4:	e041      	b.n	800167a <main+0x14e>
                  klocki[licznik] = (Klocek*)malloc(sizeof(Klocek));
 80015f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80015fc:	18d4      	adds	r4, r2, r3
 80015fe:	2014      	movs	r0, #20
 8001600:	f00b f902 	bl	800c808 <malloc>
 8001604:	4603      	mov	r3, r0
 8001606:	6023      	str	r3, [r4, #0]
                  uint32_t kolor_klocka = ((k % 2 == 0 && kk % 2 == 0) || (k % 2 == 1 && kk % 2 == 1)) ? LCD_COLOR_BLUE : LCD_COLOR_YELLOW;
 8001608:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	2b00      	cmp	r3, #0
 8001610:	d104      	bne.n	800161c <main+0xf0>
 8001612:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	2b00      	cmp	r3, #0
 800161a:	d00f      	beq.n	800163c <main+0x110>
 800161c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800161e:	2b00      	cmp	r3, #0
 8001620:	f003 0301 	and.w	r3, r3, #1
 8001624:	bfb8      	it	lt
 8001626:	425b      	neglt	r3, r3
 8001628:	2b01      	cmp	r3, #1
 800162a:	d109      	bne.n	8001640 <main+0x114>
 800162c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800162e:	2b00      	cmp	r3, #0
 8001630:	f003 0301 	and.w	r3, r3, #1
 8001634:	bfb8      	it	lt
 8001636:	425b      	neglt	r3, r3
 8001638:	2b01      	cmp	r3, #1
 800163a:	d101      	bne.n	8001640 <main+0x114>
 800163c:	4b48      	ldr	r3, [pc, #288]	; (8001760 <main+0x234>)
 800163e:	e001      	b.n	8001644 <main+0x118>
 8001640:	f06f 03ff 	mvn.w	r3, #255	; 0xff
 8001644:	61fb      	str	r3, [r7, #28]
                  Klocek_init(klocki[licznik], k * klocek_szerokosc, kk * klocek_wysokosc, klocek_szerokosc, klocek_wysokosc, kolor_klocka);
 8001646:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800164c:	4413      	add	r3, r2
 800164e:	6818      	ldr	r0, [r3, #0]
 8001650:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001652:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001654:	fb02 f103 	mul.w	r1, r2, r3
 8001658:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800165a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800165c:	fb02 f203 	mul.w	r2, r2, r3
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800166a:	f7ff fc95 	bl	8000f98 <Klocek_init>
              for (int k = 0; k < 8; k++, licznik++) { // 8 kolumn klocków
 800166e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001670:	3301      	adds	r3, #1
 8001672:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001674:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001676:	3301      	adds	r3, #1
 8001678:	677b      	str	r3, [r7, #116]	; 0x74
 800167a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800167c:	2b07      	cmp	r3, #7
 800167e:	ddba      	ble.n	80015f6 <main+0xca>
          for (int kk = 0; kk < liczba_klockow / 8; kk++) { // Zakładając 4 rzędy klocków
 8001680:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001682:	3301      	adds	r3, #1
 8001684:	673b      	str	r3, [r7, #112]	; 0x70
 8001686:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001688:	2b00      	cmp	r3, #0
 800168a:	da00      	bge.n	800168e <main+0x162>
 800168c:	3307      	adds	r3, #7
 800168e:	10db      	asrs	r3, r3, #3
 8001690:	461a      	mov	r2, r3
 8001692:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001694:	4293      	cmp	r3, r2
 8001696:	dbab      	blt.n	80015f0 <main+0xc4>
              }
          }

          int platforma_x = 50;
 8001698:	2332      	movs	r3, #50	; 0x32
 800169a:	64fb      	str	r3, [r7, #76]	; 0x4c
          int platforma_y = BSP_LCD_GetYSize() - 20;
 800169c:	f001 fe54 	bl	8003348 <BSP_LCD_GetYSize>
 80016a0:	4603      	mov	r3, r0
 80016a2:	3b14      	subs	r3, #20
 80016a4:	64bb      	str	r3, [r7, #72]	; 0x48
          int platforma_szerokosc = 100;
 80016a6:	2364      	movs	r3, #100	; 0x64
 80016a8:	647b      	str	r3, [r7, #68]	; 0x44
          int platforma_wysokosc = 10;
 80016aa:	230a      	movs	r3, #10
 80016ac:	643b      	str	r3, [r7, #64]	; 0x40
          int platforma_krok = 5;
 80016ae:	2305      	movs	r3, #5
 80016b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          uint32_t platforma_kolor = LCD_COLOR_WHITE;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	63bb      	str	r3, [r7, #56]	; 0x38

          Platforma_init(platforma, platforma_x, platforma_y, platforma_szerokosc, platforma_wysokosc, platforma_krok, platforma_kolor);
 80016b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80016c8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80016ca:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80016cc:	f000 f8e7 	bl	800189e <Platforma_init>

          int kulka_pocz_x = 20;
 80016d0:	2314      	movs	r3, #20
 80016d2:	637b      	str	r3, [r7, #52]	; 0x34
          int kulka_pocz_y = BSP_LCD_GetYSize() / 2;
 80016d4:	f001 fe38 	bl	8003348 <BSP_LCD_GetYSize>
 80016d8:	4603      	mov	r3, r0
 80016da:	085b      	lsrs	r3, r3, #1
 80016dc:	633b      	str	r3, [r7, #48]	; 0x30
          int kulka_r = 5;
 80016de:	2305      	movs	r3, #5
 80016e0:	62fb      	str	r3, [r7, #44]	; 0x2c
          int kulka_vx = 2;
 80016e2:	2302      	movs	r3, #2
 80016e4:	62bb      	str	r3, [r7, #40]	; 0x28
          int kulka_vy = 2;
 80016e6:	2302      	movs	r3, #2
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
          uint32_t kulka_kolor = LCD_COLOR_WHITE;
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
 80016ee:	623b      	str	r3, [r7, #32]

          Kulka_init(kulka, kulka_pocz_x, kulka_pocz_y, kulka_r, kulka_vx, kulka_vy, kulka_kolor);
 80016f0:	6a3b      	ldr	r3, [r7, #32]
 80016f2:	9302      	str	r3, [sp, #8]
 80016f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f6:	9301      	str	r3, [sp, #4]
 80016f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001700:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001702:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001704:	f7ff fc7f 	bl	8001006 <Kulka_init>

          BBG bbg;
          BBG_init(&bbg, platforma, klocki, kulka, liczba_klockow);
 8001708:	f107 0008 	add.w	r0, r7, #8
 800170c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001712:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001714:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001716:	f7fe feeb 	bl	80004f0 <BBG_init>
  /* USER CODE END 2 */

  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(layer_flag==0){
 800171a:	4b10      	ldr	r3, [pc, #64]	; (800175c <main+0x230>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0

	  }
	  else if(layer_flag==1){

	  }
	  BBG_ruchKulki(&bbg);
 8001720:	f107 0308 	add.w	r3, r7, #8
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff f8a3 	bl	8000870 <BBG_ruchKulki>
	  BBG_obsluga_zbicia_klocka(&bbg);
 800172a:	f107 0308 	add.w	r3, r7, #8
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe ff14 	bl	800055c <BBG_obsluga_zbicia_klocka>

// 		Get touch state
	  TS_StateTypeDef  TS_State;
      BSP_TS_GetState(&TS_State);
 8001734:	463b      	mov	r3, r7
 8001736:	4618      	mov	r0, r3
 8001738:	f002 fe60 	bl	80043fc <BSP_TS_GetState>
      BBG_obsluzDotykEkranu(&bbg, TS_State);
 800173c:	f107 0008 	add.w	r0, r7, #8
 8001740:	463b      	mov	r3, r7
 8001742:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001746:	f7ff f81d 	bl	8000784 <BBG_obsluzDotykEkranu>
	  HAL_Delay(odswiezanie);
 800174a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800174c:	4618      	mov	r0, r3
 800174e:	f002 ff49 	bl	80045e4 <HAL_Delay>
  {
 8001752:	e7e2      	b.n	800171a <main+0x1ee>
 8001754:	ffff0000 	.word	0xffff0000
 8001758:	d0130000 	.word	0xd0130000
 800175c:	20000560 	.word	0x20000560
 8001760:	ff0000ff 	.word	0xff0000ff

08001764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b0a0      	sub	sp, #128	; 0x80
 8001768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800176e:	2230      	movs	r2, #48	; 0x30
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f00b f85b 	bl	800c82e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001778:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	2230      	movs	r2, #48	; 0x30
 800178e:	2100      	movs	r1, #0
 8001790:	4618      	mov	r0, r3
 8001792:	f00b f84c 	bl	800c82e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	4b32      	ldr	r3, [pc, #200]	; (8001864 <SystemClock_Config+0x100>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	4a31      	ldr	r2, [pc, #196]	; (8001864 <SystemClock_Config+0x100>)
 80017a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a4:	6413      	str	r3, [r2, #64]	; 0x40
 80017a6:	4b2f      	ldr	r3, [pc, #188]	; (8001864 <SystemClock_Config+0x100>)
 80017a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017b2:	2300      	movs	r3, #0
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	4b2c      	ldr	r3, [pc, #176]	; (8001868 <SystemClock_Config+0x104>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017be:	4a2a      	ldr	r2, [pc, #168]	; (8001868 <SystemClock_Config+0x104>)
 80017c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	4b28      	ldr	r3, [pc, #160]	; (8001868 <SystemClock_Config+0x104>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d2:	2301      	movs	r3, #1
 80017d4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017da:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017dc:	2302      	movs	r3, #2
 80017de:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017e6:	2304      	movs	r3, #4
 80017e8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 72;
 80017ea:	2348      	movs	r3, #72	; 0x48
 80017ec:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017ee:	2302      	movs	r3, #2
 80017f0:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80017f2:	2303      	movs	r3, #3
 80017f4:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80017fa:	4618      	mov	r0, r3
 80017fc:	f006 fe20 	bl	8008440 <HAL_RCC_OscConfig>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001806:	f000 f843 	bl	8001890 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800180a:	230f      	movs	r3, #15
 800180c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800180e:	2302      	movs	r3, #2
 8001810:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001816:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800181c:	2300      	movs	r3, #0
 800181e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001820:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001824:	2102      	movs	r1, #2
 8001826:	4618      	mov	r0, r3
 8001828:	f007 f87a 	bl	8008920 <HAL_RCC_ClockConfig>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001832:	f000 f82d 	bl	8001890 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001836:	2308      	movs	r3, #8
 8001838:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800183a:	2332      	movs	r3, #50	; 0x32
 800183c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800183e:	2302      	movs	r3, #2
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001842:	2300      	movs	r3, #0
 8001844:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001846:	f107 030c 	add.w	r3, r7, #12
 800184a:	4618      	mov	r0, r3
 800184c:	f007 fa8c 	bl	8008d68 <HAL_RCCEx_PeriphCLKConfig>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001856:	f000 f81b 	bl	8001890 <Error_Handler>
  }
}
 800185a:	bf00      	nop
 800185c:	3780      	adds	r7, #128	; 0x80
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40023800 	.word	0x40023800
 8001868:	40007000 	.word	0x40007000

0800186c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a04      	ldr	r2, [pc, #16]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d101      	bne.n	8001882 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800187e:	f002 fe91 	bl	80045a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40001000 	.word	0x40001000

08001890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */


  /* USER CODE END Error_Handler_Debug */
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <Platforma_init>:

#include "Platforma.h"
#include "main.h"

// Inicjalizacja struktury Platforma
void Platforma_init(Platforma* platforma, int x, int y ,int w, int h, int k, uint32_t kol) {
 800189e:	b480      	push	{r7}
 80018a0:	b085      	sub	sp, #20
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	603b      	str	r3, [r7, #0]
    platforma->polozenie_x = x;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	601a      	str	r2, [r3, #0]
    platforma->polozenie_y = y;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	605a      	str	r2, [r3, #4]
    platforma->szerokosc = w;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	609a      	str	r2, [r3, #8]
    platforma->wysokosc = h;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	60da      	str	r2, [r3, #12]
    platforma->krok = k;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	69fa      	ldr	r2, [r7, #28]
 80018c8:	611a      	str	r2, [r3, #16]
    platforma->kolor = kol;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6a3a      	ldr	r2, [r7, #32]
 80018ce:	615a      	str	r2, [r3, #20]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <zmaz_platforme>:

void zmaz_platforme(Platforma* platforma){
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	BSP_LCD_SetTextColor(0xFFFF0000); // Czerwony kolor
 80018e4:	480a      	ldr	r0, [pc, #40]	; (8001910 <zmaz_platforme+0x34>)
 80018e6:	f001 fded 	bl	80034c4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(platforma->polozenie_x, platforma->polozenie_y, platforma->szerokosc, platforma->wysokosc);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	b298      	uxth	r0, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	b299      	uxth	r1, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	b29b      	uxth	r3, r3
 8001902:	f002 f87f 	bl	8003a04 <BSP_LCD_FillRect>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	ffff0000 	.word	0xffff0000

08001914 <rysuj_platforme>:


void rysuj_platforme(Platforma* platforma)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
	BSP_LCD_SetTextColor(platforma->kolor);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	4618      	mov	r0, r3
 8001922:	f001 fdcf 	bl	80034c4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(platforma->polozenie_x, platforma->polozenie_y, platforma->szerokosc, platforma->wysokosc);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	b298      	uxth	r0, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	b299      	uxth	r1, r3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	b29a      	uxth	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	b29b      	uxth	r3, r3
 800193e:	f002 f861 	bl	8003a04 <BSP_LCD_FillRect>
}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <Platforma_przesunDo>:

void Platforma_przesunDo(Platforma* platforma, int x){
 800194a:	b480      	push	{r7}
 800194c:	b083      	sub	sp, #12
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
 8001952:	6039      	str	r1, [r7, #0]
	platforma->polozenie_x = x;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	601a      	str	r2, [r3, #0]
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <Platforma_getPolozenieX>:
void Platforma_przesunPrawo(Platforma* platforma) {
    platforma->polozenie_x += platforma->krok;
}

// Pobranie położenia X platformy
int Platforma_getPolozenieX(const Platforma* platforma) {
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
    return platforma->polozenie_x;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
}
 8001972:	4618      	mov	r0, r3
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <Platforma_getSzerokosc>:
int Platforma_getPolozenieY(const Platforma* platforma) {
    return platforma->polozenie_y;
}

// Pobranie szerokości platformy
int Platforma_getSzerokosc(const Platforma* platforma) {
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
    return platforma->szerokosc;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <Platforma_getKrok>:
// Pobranie wysokości platformy
int Platforma_getWysokosc(const Platforma* platforma) {
    return platforma->wysokosc;
}

int Platforma_getKrok(const Platforma* platforma){
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
	return platforma->krok;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	691b      	ldr	r3, [r3, #16]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 80019b4:	4b17      	ldr	r3, [pc, #92]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019b6:	4a18      	ldr	r2, [pc, #96]	; (8001a18 <MX_SPI5_Init+0x68>)
 80019b8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80019ba:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019c0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80019c2:	4b14      	ldr	r3, [pc, #80]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80019c8:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019ce:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019d4:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019e0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019e4:	2218      	movs	r2, #24
 80019e6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ee:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019f4:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <MX_SPI5_Init+0x64>)
 80019fc:	220a      	movs	r2, #10
 80019fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001a00:	4804      	ldr	r0, [pc, #16]	; (8001a14 <MX_SPI5_Init+0x64>)
 8001a02:	f007 fbee 	bl	80091e2 <HAL_SPI_Init>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001a0c:	f7ff ff40 	bl	8001890 <Error_Handler>
  }

}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000564 	.word	0x20000564
 8001a18:	40015000 	.word	0x40015000

08001a1c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a19      	ldr	r2, [pc, #100]	; (8001aa0 <HAL_SPI_MspInit+0x84>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d12c      	bne.n	8001a98 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <HAL_SPI_MspInit+0x88>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	4a17      	ldr	r2, [pc, #92]	; (8001aa4 <HAL_SPI_MspInit+0x88>)
 8001a48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4e:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_SPI_MspInit+0x88>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <HAL_SPI_MspInit+0x88>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a10      	ldr	r2, [pc, #64]	; (8001aa4 <HAL_SPI_MspInit+0x88>)
 8001a64:	f043 0320 	orr.w	r3, r3, #32
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <HAL_SPI_MspInit+0x88>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0320 	and.w	r3, r3, #32
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001a76:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a84:	2300      	movs	r3, #0
 8001a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001a88:	2305      	movs	r3, #5
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4619      	mov	r1, r3
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <HAL_SPI_MspInit+0x8c>)
 8001a94:	f003 fc1e 	bl	80052d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001a98:	bf00      	nop
 8001a9a:	3728      	adds	r7, #40	; 0x28
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40015000 	.word	0x40015000
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40021400 	.word	0x40021400

08001aac <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a08      	ldr	r2, [pc, #32]	; (8001adc <HAL_SPI_MspDeInit+0x30>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d10a      	bne.n	8001ad4 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001abe:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <HAL_SPI_MspDeInit+0x34>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac2:	4a07      	ldr	r2, [pc, #28]	; (8001ae0 <HAL_SPI_MspDeInit+0x34>)
 8001ac4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001ac8:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001aca:	f44f 7160 	mov.w	r1, #896	; 0x380
 8001ace:	4805      	ldr	r0, [pc, #20]	; (8001ae4 <HAL_SPI_MspDeInit+0x38>)
 8001ad0:	f003 fdaa 	bl	8005628 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40015000 	.word	0x40015000
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40021400 	.word	0x40021400

08001ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <HAL_MspInit+0x54>)
 8001af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af6:	4a11      	ldr	r2, [pc, #68]	; (8001b3c <HAL_MspInit+0x54>)
 8001af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001afc:	6453      	str	r3, [r2, #68]	; 0x44
 8001afe:	4b0f      	ldr	r3, [pc, #60]	; (8001b3c <HAL_MspInit+0x54>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	603b      	str	r3, [r7, #0]
 8001b0e:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_MspInit+0x54>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <HAL_MspInit+0x54>)
 8001b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b18:	6413      	str	r3, [r2, #64]	; 0x40
 8001b1a:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_MspInit+0x54>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b22:	603b      	str	r3, [r7, #0]
 8001b24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	210f      	movs	r1, #15
 8001b2a:	f06f 0001 	mvn.w	r0, #1
 8001b2e:	f002 fe33 	bl	8004798 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40023800 	.word	0x40023800

08001b40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	; 0x30
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001b50:	2200      	movs	r2, #0
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	2036      	movs	r0, #54	; 0x36
 8001b56:	f002 fe1f 	bl	8004798 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b5a:	2036      	movs	r0, #54	; 0x36
 8001b5c:	f002 fe38 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	4b1f      	ldr	r3, [pc, #124]	; (8001be4 <HAL_InitTick+0xa4>)
 8001b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b68:	4a1e      	ldr	r2, [pc, #120]	; (8001be4 <HAL_InitTick+0xa4>)
 8001b6a:	f043 0310 	orr.w	r3, r3, #16
 8001b6e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b70:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <HAL_InitTick+0xa4>)
 8001b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b74:	f003 0310 	and.w	r3, r3, #16
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b7c:	f107 0210 	add.w	r2, r7, #16
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	4611      	mov	r1, r2
 8001b86:	4618      	mov	r0, r3
 8001b88:	f007 f8bc 	bl	8008d04 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001b8c:	f007 f892 	bl	8008cb4 <HAL_RCC_GetPCLK1Freq>
 8001b90:	4603      	mov	r3, r0
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b98:	4a13      	ldr	r2, [pc, #76]	; (8001be8 <HAL_InitTick+0xa8>)
 8001b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9e:	0c9b      	lsrs	r3, r3, #18
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <HAL_InitTick+0xac>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <HAL_InitTick+0xb0>)
 8001ba8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <HAL_InitTick+0xac>)
 8001bac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bb0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001bb2:	4a0e      	ldr	r2, [pc, #56]	; (8001bec <HAL_InitTick+0xac>)
 8001bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <HAL_InitTick+0xac>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_InitTick+0xac>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001bc4:	4809      	ldr	r0, [pc, #36]	; (8001bec <HAL_InitTick+0xac>)
 8001bc6:	f008 f897 	bl	8009cf8 <HAL_TIM_Base_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d104      	bne.n	8001bda <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001bd0:	4806      	ldr	r0, [pc, #24]	; (8001bec <HAL_InitTick+0xac>)
 8001bd2:	f008 f8bc 	bl	8009d4e <HAL_TIM_Base_Start_IT>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	e000      	b.n	8001bdc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3730      	adds	r7, #48	; 0x30
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40023800 	.word	0x40023800
 8001be8:	431bde83 	.word	0x431bde83
 8001bec:	200005bc 	.word	0x200005bc
 8001bf0:	40001000 	.word	0x40001000

08001bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	BSP_LCD_Clear(0xFF000000); // czarny
 8001c06:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001c0a:	f001 fca7 	bl	800355c <BSP_LCD_Clear>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0e:	e7fe      	b.n	8001c0e <HardFault_Handler+0xc>

08001c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  BSP_LCD_Clear(0xFFFFFF00); // zolty
 8001c14:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 8001c18:	f001 fca0 	bl	800355c <BSP_LCD_Clear>
 8001c1c:	e7fa      	b.n	8001c14 <MemManage_Handler+0x4>

08001c1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <BusFault_Handler+0x4>

08001c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c28:	e7fe      	b.n	8001c28 <UsageFault_Handler+0x4>

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <TIM6_DAC_IRQHandler+0x10>)
 8001c3e:	f008 f8aa 	bl	8009d96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200005bc 	.word	0x200005bc

08001c4c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001c50:	4802      	ldr	r0, [pc, #8]	; (8001c5c <OTG_HS_IRQHandler+0x10>)
 8001c52:	f003 fe0c 	bl	800586e <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000780 	.word	0x20000780

08001c60 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001c64:	4802      	ldr	r0, [pc, #8]	; (8001c70 <LTDC_IRQHandler+0x10>)
 8001c66:	f006 f929 	bl	8007ebc <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200004b8 	.word	0x200004b8

08001c74 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <DMA2D_IRQHandler+0x10>)
 8001c7a:	f003 f8ec 	bl	8004e56 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	200003f0 	.word	0x200003f0

08001c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c90:	4a14      	ldr	r2, [pc, #80]	; (8001ce4 <_sbrk+0x5c>)
 8001c92:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <_sbrk+0x60>)
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c9c:	4b13      	ldr	r3, [pc, #76]	; (8001cec <_sbrk+0x64>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d102      	bne.n	8001caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca4:	4b11      	ldr	r3, [pc, #68]	; (8001cec <_sbrk+0x64>)
 8001ca6:	4a12      	ldr	r2, [pc, #72]	; (8001cf0 <_sbrk+0x68>)
 8001ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001caa:	4b10      	ldr	r3, [pc, #64]	; (8001cec <_sbrk+0x64>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d207      	bcs.n	8001cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb8:	f00a fd7c 	bl	800c7b4 <__errno>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	230c      	movs	r3, #12
 8001cc0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc6:	e009      	b.n	8001cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc8:	4b08      	ldr	r3, [pc, #32]	; (8001cec <_sbrk+0x64>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cce:	4b07      	ldr	r3, [pc, #28]	; (8001cec <_sbrk+0x64>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	4a05      	ldr	r2, [pc, #20]	; (8001cec <_sbrk+0x64>)
 8001cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cda:	68fb      	ldr	r3, [r7, #12]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20030000 	.word	0x20030000
 8001ce8:	00000400 	.word	0x00000400
 8001cec:	20000110 	.word	0x20000110
 8001cf0:	20000a48 	.word	0x20000a48

08001cf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cf8:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <SystemInit+0x28>)
 8001cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cfe:	4a07      	ldr	r2, [pc, #28]	; (8001d1c <SystemInit+0x28>)
 8001d00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d08:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <SystemInit+0x28>)
 8001d0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d0e:	609a      	str	r2, [r3, #8]
#endif
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d26:	f107 0308 	add.w	r3, r7, #8
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d34:	463b      	mov	r3, r7
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001d3c:	4b1e      	ldr	r3, [pc, #120]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d3e:	4a1f      	ldr	r2, [pc, #124]	; (8001dbc <MX_TIM1_Init+0x9c>)
 8001d40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d42:	4b1d      	ldr	r3, [pc, #116]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d48:	4b1b      	ldr	r3, [pc, #108]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d4e:	4b1a      	ldr	r3, [pc, #104]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d56:	4b18      	ldr	r3, [pc, #96]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d5c:	4b16      	ldr	r3, [pc, #88]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d62:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d68:	4813      	ldr	r0, [pc, #76]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d6a:	f007 ffc5 	bl	8009cf8 <HAL_TIM_Base_Init>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001d74:	f7ff fd8c 	bl	8001890 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d7e:	f107 0308 	add.w	r3, r7, #8
 8001d82:	4619      	mov	r1, r3
 8001d84:	480c      	ldr	r0, [pc, #48]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001d86:	f008 f90e 	bl	8009fa6 <HAL_TIM_ConfigClockSource>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001d90:	f7ff fd7e 	bl	8001890 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d94:	2300      	movs	r3, #0
 8001d96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4805      	ldr	r0, [pc, #20]	; (8001db8 <MX_TIM1_Init+0x98>)
 8001da2:	f008 fb19 	bl	800a3d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001dac:	f7ff fd70 	bl	8001890 <Error_Handler>
  }

}
 8001db0:	bf00      	nop
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	200005fc 	.word	0x200005fc
 8001dbc:	40010000 	.word	0x40010000

08001dc0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a0b      	ldr	r2, [pc, #44]	; (8001dfc <HAL_TIM_Base_MspInit+0x3c>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d10d      	bne.n	8001dee <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <HAL_TIM_Base_MspInit+0x40>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	4a09      	ldr	r2, [pc, #36]	; (8001e00 <HAL_TIM_Base_MspInit+0x40>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	6453      	str	r3, [r2, #68]	; 0x44
 8001de2:	4b07      	ldr	r3, [pc, #28]	; (8001e00 <HAL_TIM_Base_MspInit+0x40>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40010000 	.word	0x40010000
 8001e00:	40023800 	.word	0x40023800

08001e04 <Touchscreen_Calibration>:
  * @brief  Performs the TS calibration
  * @param  None
  * @retval None
  */
void Touchscreen_Calibration(void)
{ 
 8001e04:	b590      	push	{r4, r7, lr}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
  uint8_t status = 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	71bb      	strb	r3, [r7, #6]
  uint8_t i = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	71fb      	strb	r3, [r7, #7]

  TouchscreenCalibration_SetHint();
 8001e12:	f000 f8f1 	bl	8001ff8 <TouchscreenCalibration_SetHint>
  
  status = BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8001e16:	f001 fa8b 	bl	8003330 <BSP_LCD_GetXSize>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	b29c      	uxth	r4, r3
 8001e1e:	f001 fa93 	bl	8003348 <BSP_LCD_GetYSize>
 8001e22:	4603      	mov	r3, r0
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	4619      	mov	r1, r3
 8001e28:	4620      	mov	r0, r4
 8001e2a:	f002 faad 	bl	8004388 <BSP_TS_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71bb      	strb	r3, [r7, #6]
  
  if (status != TS_OK)
 8001e32:	79bb      	ldrb	r3, [r7, #6]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d01c      	beq.n	8001e72 <Touchscreen_Calibration+0x6e>
  {
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE); 
 8001e38:	f04f 30ff 	mov.w	r0, #4294967295
 8001e3c:	f001 fb5a 	bl	80034f4 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001e40:	4861      	ldr	r0, [pc, #388]	; (8001fc8 <Touchscreen_Calibration+0x1c4>)
 8001e42:	f001 fb3f 	bl	80034c4 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()- 95, (uint8_t*)"ERROR", CENTER_MODE);
 8001e46:	f001 fa7f 	bl	8003348 <BSP_LCD_GetYSize>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	3b5f      	subs	r3, #95	; 0x5f
 8001e50:	b299      	uxth	r1, r3
 8001e52:	2301      	movs	r3, #1
 8001e54:	4a5d      	ldr	r2, [pc, #372]	; (8001fcc <Touchscreen_Calibration+0x1c8>)
 8001e56:	2000      	movs	r0, #0
 8001e58:	f001 fbec 	bl	8003634 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()- 80, (uint8_t*)"Touchscreen cannot be initialized", CENTER_MODE);
 8001e5c:	f001 fa74 	bl	8003348 <BSP_LCD_GetYSize>
 8001e60:	4603      	mov	r3, r0
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	3b50      	subs	r3, #80	; 0x50
 8001e66:	b299      	uxth	r1, r3
 8001e68:	2301      	movs	r3, #1
 8001e6a:	4a59      	ldr	r2, [pc, #356]	; (8001fd0 <Touchscreen_Calibration+0x1cc>)
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f001 fbe1 	bl	8003634 <BSP_LCD_DisplayStringAt>
  }
  
  while (1)
  {
    if (status == TS_OK)
 8001e72:	79bb      	ldrb	r3, [r7, #6]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	f040 80a0 	bne.w	8001fba <Touchscreen_Calibration+0x1b6>
    {
      aLogX[0] = 15;
 8001e7a:	4b56      	ldr	r3, [pc, #344]	; (8001fd4 <Touchscreen_Calibration+0x1d0>)
 8001e7c:	220f      	movs	r2, #15
 8001e7e:	801a      	strh	r2, [r3, #0]
      aLogY[0] = 15;
 8001e80:	4b55      	ldr	r3, [pc, #340]	; (8001fd8 <Touchscreen_Calibration+0x1d4>)
 8001e82:	220f      	movs	r2, #15
 8001e84:	801a      	strh	r2, [r3, #0]
      aLogX[1] = BSP_LCD_GetXSize() - 15;
 8001e86:	f001 fa53 	bl	8003330 <BSP_LCD_GetXSize>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	3b0f      	subs	r3, #15
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	b21a      	sxth	r2, r3
 8001e94:	4b4f      	ldr	r3, [pc, #316]	; (8001fd4 <Touchscreen_Calibration+0x1d0>)
 8001e96:	805a      	strh	r2, [r3, #2]
      aLogY[1] = BSP_LCD_GetYSize() - 15;
 8001e98:	f001 fa56 	bl	8003348 <BSP_LCD_GetYSize>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	3b0f      	subs	r3, #15
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	b21a      	sxth	r2, r3
 8001ea6:	4b4c      	ldr	r3, [pc, #304]	; (8001fd8 <Touchscreen_Calibration+0x1d4>)
 8001ea8:	805a      	strh	r2, [r3, #2]
      
      for (i = 0; i < 2; i++) 
 8001eaa:	2300      	movs	r3, #0
 8001eac:	71fb      	strb	r3, [r7, #7]
 8001eae:	e015      	b.n	8001edc <Touchscreen_Calibration+0xd8>
      {
        GetPhysValues(aLogX[i], aLogY[i], &aPhysX[i], &aPhysY[i]);
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	4a48      	ldr	r2, [pc, #288]	; (8001fd4 <Touchscreen_Calibration+0x1d0>)
 8001eb4:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	4a47      	ldr	r2, [pc, #284]	; (8001fd8 <Touchscreen_Calibration+0x1d4>)
 8001ebc:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4a45      	ldr	r2, [pc, #276]	; (8001fdc <Touchscreen_Calibration+0x1d8>)
 8001ec6:	189c      	adds	r4, r3, r2
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	4a44      	ldr	r2, [pc, #272]	; (8001fe0 <Touchscreen_Calibration+0x1dc>)
 8001ece:	4413      	add	r3, r2
 8001ed0:	4622      	mov	r2, r4
 8001ed2:	f000 f8d1 	bl	8002078 <GetPhysValues>
      for (i = 0; i < 2; i++) 
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d9e6      	bls.n	8001eb0 <Touchscreen_Calibration+0xac>
      }
      A1 = (1000 * ( aLogX[1] - aLogX[0]))/ ( aPhysX[1] - aPhysX[0]); 
 8001ee2:	4b3c      	ldr	r3, [pc, #240]	; (8001fd4 <Touchscreen_Calibration+0x1d0>)
 8001ee4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b3a      	ldr	r3, [pc, #232]	; (8001fd4 <Touchscreen_Calibration+0x1d0>)
 8001eec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ef6:	fb02 f203 	mul.w	r2, r2, r3
 8001efa:	4b38      	ldr	r3, [pc, #224]	; (8001fdc <Touchscreen_Calibration+0x1d8>)
 8001efc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f00:	4619      	mov	r1, r3
 8001f02:	4b36      	ldr	r3, [pc, #216]	; (8001fdc <Touchscreen_Calibration+0x1d8>)
 8001f04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f08:	1acb      	subs	r3, r1, r3
 8001f0a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f0e:	b21a      	sxth	r2, r3
 8001f10:	4b34      	ldr	r3, [pc, #208]	; (8001fe4 <Touchscreen_Calibration+0x1e0>)
 8001f12:	801a      	strh	r2, [r3, #0]
      B1 = (1000 * aLogX[0]) - A1 * aPhysX[0]; 
 8001f14:	4b2f      	ldr	r3, [pc, #188]	; (8001fd4 <Touchscreen_Calibration+0x1d0>)
 8001f16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	0152      	lsls	r2, r2, #5
 8001f20:	1ad2      	subs	r2, r2, r3
 8001f22:	0092      	lsls	r2, r2, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	4b2c      	ldr	r3, [pc, #176]	; (8001fdc <Touchscreen_Calibration+0x1d8>)
 8001f2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f30:	b299      	uxth	r1, r3
 8001f32:	4b2c      	ldr	r3, [pc, #176]	; (8001fe4 <Touchscreen_Calibration+0x1e0>)
 8001f34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	fb11 f303 	smulbb	r3, r1, r3
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	b21a      	sxth	r2, r3
 8001f46:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <Touchscreen_Calibration+0x1e4>)
 8001f48:	801a      	strh	r2, [r3, #0]
      
      A2 = (1000 * ( aLogY[1] - aLogY[0]))/ ( aPhysY[1] - aPhysY[0]); 
 8001f4a:	4b23      	ldr	r3, [pc, #140]	; (8001fd8 <Touchscreen_Calibration+0x1d4>)
 8001f4c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b21      	ldr	r3, [pc, #132]	; (8001fd8 <Touchscreen_Calibration+0x1d4>)
 8001f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f5e:	fb02 f203 	mul.w	r2, r2, r3
 8001f62:	4b1f      	ldr	r3, [pc, #124]	; (8001fe0 <Touchscreen_Calibration+0x1dc>)
 8001f64:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4b1d      	ldr	r3, [pc, #116]	; (8001fe0 <Touchscreen_Calibration+0x1dc>)
 8001f6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f70:	1acb      	subs	r3, r1, r3
 8001f72:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f76:	b21a      	sxth	r2, r3
 8001f78:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <Touchscreen_Calibration+0x1e8>)
 8001f7a:	801a      	strh	r2, [r3, #0]
      B2 = (1000 * aLogY[0]) - A2 * aPhysY[0]; 
 8001f7c:	4b16      	ldr	r3, [pc, #88]	; (8001fd8 <Touchscreen_Calibration+0x1d4>)
 8001f7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	461a      	mov	r2, r3
 8001f86:	0152      	lsls	r2, r2, #5
 8001f88:	1ad2      	subs	r2, r2, r3
 8001f8a:	0092      	lsls	r2, r2, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	4b13      	ldr	r3, [pc, #76]	; (8001fe0 <Touchscreen_Calibration+0x1dc>)
 8001f94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f98:	b299      	uxth	r1, r3
 8001f9a:	4b14      	ldr	r3, [pc, #80]	; (8001fec <Touchscreen_Calibration+0x1e8>)
 8001f9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	fb11 f303 	smulbb	r3, r1, r3
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	b21a      	sxth	r2, r3
 8001fae:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <Touchscreen_Calibration+0x1ec>)
 8001fb0:	801a      	strh	r2, [r3, #0]
      
      Calibration_Done = 1;
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <Touchscreen_Calibration+0x1f0>)
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	701a      	strb	r2, [r3, #0]
      return;
 8001fb8:	e003      	b.n	8001fc2 <Touchscreen_Calibration+0x1be>
    }
   
    HAL_Delay(5);
 8001fba:	2005      	movs	r0, #5
 8001fbc:	f002 fb12 	bl	80045e4 <HAL_Delay>
    if (status == TS_OK)
 8001fc0:	e757      	b.n	8001e72 <Touchscreen_Calibration+0x6e>
  }
}
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd90      	pop	{r4, r7, pc}
 8001fc8:	ffff0000 	.word	0xffff0000
 8001fcc:	0800c930 	.word	0x0800c930
 8001fd0:	0800c938 	.word	0x0800c938
 8001fd4:	20000130 	.word	0x20000130
 8001fd8:	20000134 	.word	0x20000134
 8001fdc:	20000128 	.word	0x20000128
 8001fe0:	2000012c 	.word	0x2000012c
 8001fe4:	2000011e 	.word	0x2000011e
 8001fe8:	20000122 	.word	0x20000122
 8001fec:	20000120 	.word	0x20000120
 8001ff0:	20000124 	.word	0x20000124
 8001ff4:	2000011c 	.word	0x2000011c

08001ff8 <TouchscreenCalibration_SetHint>:
  * @brief  Display calibration hint
  * @param  None
  * @retval None
  */
static void TouchscreenCalibration_SetHint(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* Clear the LCD */ 
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8001ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8002000:	f001 faac 	bl	800355c <BSP_LCD_Clear>
  
  /* Set Touchscreen Demo description */
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002004:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002008:	f001 fa5c 	bl	80034c4 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800200c:	f04f 30ff 	mov.w	r0, #4294967295
 8002010:	f001 fa70 	bl	80034f4 <BSP_LCD_SetBackColor>

  BSP_LCD_SetFont(&Font12);
 8002014:	4814      	ldr	r0, [pc, #80]	; (8002068 <TouchscreenCalibration_SetHint+0x70>)
 8002016:	f001 fa87 	bl	8003528 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"Before using the Touchscreen", CENTER_MODE);
 800201a:	f001 f995 	bl	8003348 <BSP_LCD_GetYSize>
 800201e:	4603      	mov	r3, r0
 8002020:	085b      	lsrs	r3, r3, #1
 8002022:	b29b      	uxth	r3, r3
 8002024:	3b1b      	subs	r3, #27
 8002026:	b299      	uxth	r1, r3
 8002028:	2301      	movs	r3, #1
 800202a:	4a10      	ldr	r2, [pc, #64]	; (800206c <TouchscreenCalibration_SetHint+0x74>)
 800202c:	2000      	movs	r0, #0
 800202e:	f001 fb01 	bl	8003634 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 12, (uint8_t*)"you need to calibrate it.", CENTER_MODE);
 8002032:	f001 f989 	bl	8003348 <BSP_LCD_GetYSize>
 8002036:	4603      	mov	r3, r0
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	b29b      	uxth	r3, r3
 800203c:	3b0c      	subs	r3, #12
 800203e:	b299      	uxth	r1, r3
 8002040:	2301      	movs	r3, #1
 8002042:	4a0b      	ldr	r2, [pc, #44]	; (8002070 <TouchscreenCalibration_SetHint+0x78>)
 8002044:	2000      	movs	r0, #0
 8002046:	f001 faf5 	bl	8003634 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 + 3, (uint8_t*)"Press on the black circles", CENTER_MODE);
 800204a:	f001 f97d 	bl	8003348 <BSP_LCD_GetYSize>
 800204e:	4603      	mov	r3, r0
 8002050:	085b      	lsrs	r3, r3, #1
 8002052:	b29b      	uxth	r3, r3
 8002054:	3303      	adds	r3, #3
 8002056:	b299      	uxth	r1, r3
 8002058:	2301      	movs	r3, #1
 800205a:	4a06      	ldr	r2, [pc, #24]	; (8002074 <TouchscreenCalibration_SetHint+0x7c>)
 800205c:	2000      	movs	r0, #0
 800205e:	f001 fae9 	bl	8003634 <BSP_LCD_DisplayStringAt>
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20000074 	.word	0x20000074
 800206c:	0800c95c 	.word	0x0800c95c
 8002070:	0800c97c 	.word	0x0800c97c
 8002074:	0800c998 	.word	0x0800c998

08002078 <GetPhysValues>:
  * @param  pPhysX : Physical X position
  * @param  pPhysY : Physical Y position
  * @retval None
  */
static void GetPhysValues(int16_t LogX, int16_t LogY, int16_t * pPhysX, int16_t * pPhysY) 
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	60ba      	str	r2, [r7, #8]
 8002080:	607b      	str	r3, [r7, #4]
 8002082:	4603      	mov	r3, r0
 8002084:	81fb      	strh	r3, [r7, #14]
 8002086:	460b      	mov	r3, r1
 8002088:	81bb      	strh	r3, [r7, #12]
  /* Draw the ring */
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800208a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800208e:	f001 fa19 	bl	80034c4 <BSP_LCD_SetTextColor>
  BSP_LCD_FillCircle(LogX, LogY, 5);
 8002092:	89fb      	ldrh	r3, [r7, #14]
 8002094:	89b9      	ldrh	r1, [r7, #12]
 8002096:	2205      	movs	r2, #5
 8002098:	4618      	mov	r0, r3
 800209a:	f001 fd0d 	bl	8003ab8 <BSP_LCD_FillCircle>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800209e:	f04f 30ff 	mov.w	r0, #4294967295
 80020a2:	f001 fa0f 	bl	80034c4 <BSP_LCD_SetTextColor>
  BSP_LCD_FillCircle(LogX, LogY, 2);
 80020a6:	89fb      	ldrh	r3, [r7, #14]
 80020a8:	89b9      	ldrh	r1, [r7, #12]
 80020aa:	2202      	movs	r2, #2
 80020ac:	4618      	mov	r0, r3
 80020ae:	f001 fd03 	bl	8003ab8 <BSP_LCD_FillCircle>
  
  /* Wait until touch is pressed */
  WaitForPressedState(1);
 80020b2:	2001      	movs	r0, #1
 80020b4:	f000 f820 	bl	80020f8 <WaitForPressedState>
  
  BSP_TS_GetState(&TS_State);
 80020b8:	480e      	ldr	r0, [pc, #56]	; (80020f4 <GetPhysValues+0x7c>)
 80020ba:	f002 f99f 	bl	80043fc <BSP_TS_GetState>
  *pPhysX = TS_State.X;
 80020be:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <GetPhysValues+0x7c>)
 80020c0:	885b      	ldrh	r3, [r3, #2]
 80020c2:	b21a      	sxth	r2, r3
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	801a      	strh	r2, [r3, #0]
  *pPhysY = TS_State.Y; 
 80020c8:	4b0a      	ldr	r3, [pc, #40]	; (80020f4 <GetPhysValues+0x7c>)
 80020ca:	889b      	ldrh	r3, [r3, #4]
 80020cc:	b21a      	sxth	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	801a      	strh	r2, [r3, #0]
  
  /* Wait until touch is released */
  WaitForPressedState(0);
 80020d2:	2000      	movs	r0, #0
 80020d4:	f000 f810 	bl	80020f8 <WaitForPressedState>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295
 80020dc:	f001 f9f2 	bl	80034c4 <BSP_LCD_SetTextColor>
  BSP_LCD_FillCircle(LogX, LogY, 5);
 80020e0:	89fb      	ldrh	r3, [r7, #14]
 80020e2:	89b9      	ldrh	r1, [r7, #12]
 80020e4:	2205      	movs	r2, #5
 80020e6:	4618      	mov	r0, r3
 80020e8:	f001 fce6 	bl	8003ab8 <BSP_LCD_FillCircle>
}
 80020ec:	bf00      	nop
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000114 	.word	0x20000114

080020f8 <WaitForPressedState>:
  * @brief  Wait For Pressed State
  * @param  Pressed: Pressed State
  * @retval None
  */
static void WaitForPressedState(uint8_t Pressed) 
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
  TS_StateTypeDef  State;
  
  do 
  {
    BSP_TS_GetState(&State);
 8002102:	f107 030c 	add.w	r3, r7, #12
 8002106:	4618      	mov	r0, r3
 8002108:	f002 f978 	bl	80043fc <BSP_TS_GetState>
    HAL_Delay(10);
 800210c:	200a      	movs	r0, #10
 800210e:	f002 fa69 	bl	80045e4 <HAL_Delay>
    if (State.TouchDetected == Pressed) 
 8002112:	89ba      	ldrh	r2, [r7, #12]
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	b29b      	uxth	r3, r3
 8002118:	429a      	cmp	r2, r3
 800211a:	d1f2      	bne.n	8002102 <WaitForPressedState+0xa>
    {
      uint16_t TimeStart = HAL_GetTick();
 800211c:	f002 fa56 	bl	80045cc <HAL_GetTick>
 8002120:	4603      	mov	r3, r0
 8002122:	82fb      	strh	r3, [r7, #22]
      do {
        BSP_TS_GetState(&State);      
 8002124:	f107 030c 	add.w	r3, r7, #12
 8002128:	4618      	mov	r0, r3
 800212a:	f002 f967 	bl	80043fc <BSP_TS_GetState>
        HAL_Delay(10);
 800212e:	200a      	movs	r0, #10
 8002130:	f002 fa58 	bl	80045e4 <HAL_Delay>
        if (State.TouchDetected != Pressed) 
 8002134:	89ba      	ldrh	r2, [r7, #12]
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	b29b      	uxth	r3, r3
 800213a:	429a      	cmp	r2, r3
 800213c:	d108      	bne.n	8002150 <WaitForPressedState+0x58>
        {
          break;
        } else if ((HAL_GetTick() - 100) > TimeStart) 
 800213e:	f002 fa45 	bl	80045cc <HAL_GetTick>
 8002142:	4603      	mov	r3, r0
 8002144:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8002148:	8afb      	ldrh	r3, [r7, #22]
 800214a:	429a      	cmp	r2, r3
 800214c:	d802      	bhi.n	8002154 <WaitForPressedState+0x5c>
        BSP_TS_GetState(&State);      
 800214e:	e7e9      	b.n	8002124 <WaitForPressedState+0x2c>
          break;
 8002150:	bf00      	nop
    BSP_TS_GetState(&State);
 8002152:	e7d6      	b.n	8002102 <WaitForPressedState+0xa>
        {
          return;
 8002154:	bf00      	nop
        }
      } while (1);
    }
  } while (1);
}
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <Calibration_GetX>:
  * @brief  Calibrate X position
  * @param  x: X position
  * @retval calibrated x
  */
uint16_t Calibration_GetX(uint16_t x)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	80fb      	strh	r3, [r7, #6]
  return (((A1 * x) + B1)/1000);
 8002166:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <Calibration_GetX+0x3c>)
 8002168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800216c:	461a      	mov	r2, r3
 800216e:	88fb      	ldrh	r3, [r7, #6]
 8002170:	fb03 f302 	mul.w	r3, r3, r2
 8002174:	4a09      	ldr	r2, [pc, #36]	; (800219c <Calibration_GetX+0x40>)
 8002176:	f9b2 2000 	ldrsh.w	r2, [r2]
 800217a:	4413      	add	r3, r2
 800217c:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <Calibration_GetX+0x44>)
 800217e:	fb82 1203 	smull	r1, r2, r2, r3
 8002182:	1192      	asrs	r2, r2, #6
 8002184:	17db      	asrs	r3, r3, #31
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	b29b      	uxth	r3, r3
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	2000011e 	.word	0x2000011e
 800219c:	20000122 	.word	0x20000122
 80021a0:	10624dd3 	.word	0x10624dd3

080021a4 <Calibration_GetY>:
  * @brief  Calibrate Y position
  * @param  y: Y position
  * @retval calibrated y
  */
uint16_t Calibration_GetY(uint16_t y)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	80fb      	strh	r3, [r7, #6]
  return (((A2 * y) + B2)/1000);
 80021ae:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <Calibration_GetY+0x3c>)
 80021b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b4:	461a      	mov	r2, r3
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	fb03 f302 	mul.w	r3, r3, r2
 80021bc:	4a09      	ldr	r2, [pc, #36]	; (80021e4 <Calibration_GetY+0x40>)
 80021be:	f9b2 2000 	ldrsh.w	r2, [r2]
 80021c2:	4413      	add	r3, r2
 80021c4:	4a08      	ldr	r2, [pc, #32]	; (80021e8 <Calibration_GetY+0x44>)
 80021c6:	fb82 1203 	smull	r1, r2, r2, r3
 80021ca:	1192      	asrs	r2, r2, #6
 80021cc:	17db      	asrs	r3, r3, #31
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	b29b      	uxth	r3, r3
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000120 	.word	0x20000120
 80021e4:	20000124 	.word	0x20000124
 80021e8:	10624dd3 	.word	0x10624dd3

080021ec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 80021f2:	4a12      	ldr	r2, [pc, #72]	; (800223c <MX_USART1_UART_Init+0x50>)
 80021f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021f6:	4b10      	ldr	r3, [pc, #64]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 80021f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002204:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800220a:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 800220c:	2200      	movs	r2, #0
 800220e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002210:	4b09      	ldr	r3, [pc, #36]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 8002212:	220c      	movs	r2, #12
 8002214:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002216:	4b08      	ldr	r3, [pc, #32]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 8002218:	2200      	movs	r2, #0
 800221a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800221c:	4b06      	ldr	r3, [pc, #24]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 800221e:	2200      	movs	r2, #0
 8002220:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002222:	4805      	ldr	r0, [pc, #20]	; (8002238 <MX_USART1_UART_Init+0x4c>)
 8002224:	f008 f968 	bl	800a4f8 <HAL_UART_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800222e:	f7ff fb2f 	bl	8001890 <Error_Handler>
  }

}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	2000063c 	.word	0x2000063c
 800223c:	40011000 	.word	0x40011000

08002240 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08a      	sub	sp, #40	; 0x28
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 0314 	add.w	r3, r7, #20
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a19      	ldr	r2, [pc, #100]	; (80022c4 <HAL_UART_MspInit+0x84>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d12c      	bne.n	80022bc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	4b18      	ldr	r3, [pc, #96]	; (80022c8 <HAL_UART_MspInit+0x88>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226a:	4a17      	ldr	r2, [pc, #92]	; (80022c8 <HAL_UART_MspInit+0x88>)
 800226c:	f043 0310 	orr.w	r3, r3, #16
 8002270:	6453      	str	r3, [r2, #68]	; 0x44
 8002272:	4b15      	ldr	r3, [pc, #84]	; (80022c8 <HAL_UART_MspInit+0x88>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	613b      	str	r3, [r7, #16]
 800227c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	4b11      	ldr	r3, [pc, #68]	; (80022c8 <HAL_UART_MspInit+0x88>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002286:	4a10      	ldr	r2, [pc, #64]	; (80022c8 <HAL_UART_MspInit+0x88>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6313      	str	r3, [r2, #48]	; 0x30
 800228e:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <HAL_UART_MspInit+0x88>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800229a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800229e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a0:	2302      	movs	r3, #2
 80022a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a8:	2303      	movs	r3, #3
 80022aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022ac:	2307      	movs	r3, #7
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b0:	f107 0314 	add.w	r3, r7, #20
 80022b4:	4619      	mov	r1, r3
 80022b6:	4805      	ldr	r0, [pc, #20]	; (80022cc <HAL_UART_MspInit+0x8c>)
 80022b8:	f003 f80c 	bl	80052d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022bc:	bf00      	nop
 80022be:	3728      	adds	r7, #40	; 0x28
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40011000 	.word	0x40011000
 80022c8:	40023800 	.word	0x40023800
 80022cc:	40020000 	.word	0x40020000

080022d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80022d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002308 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80022d4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80022d6:	e003      	b.n	80022e0 <LoopCopyDataInit>

080022d8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80022da:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80022dc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80022de:	3104      	adds	r1, #4

080022e0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80022e0:	480b      	ldr	r0, [pc, #44]	; (8002310 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80022e2:	4b0c      	ldr	r3, [pc, #48]	; (8002314 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80022e4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80022e6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80022e8:	d3f6      	bcc.n	80022d8 <CopyDataInit>
  ldr  r2, =_sbss
 80022ea:	4a0b      	ldr	r2, [pc, #44]	; (8002318 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80022ec:	e002      	b.n	80022f4 <LoopFillZerobss>

080022ee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80022ee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80022f0:	f842 3b04 	str.w	r3, [r2], #4

080022f4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80022f4:	4b09      	ldr	r3, [pc, #36]	; (800231c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80022f6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80022f8:	d3f9      	bcc.n	80022ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022fa:	f7ff fcfb 	bl	8001cf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022fe:	f00a fa5f 	bl	800c7c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002302:	f7ff f913 	bl	800152c <main>
  bx  lr    
 8002306:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002308:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800230c:	0800e910 	.word	0x0800e910
  ldr  r0, =_sdata
 8002310:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002314:	200000f0 	.word	0x200000f0
  ldr  r2, =_sbss
 8002318:	200000f0 	.word	0x200000f0
  ldr  r3, = _ebss
 800231c:	20000a48 	.word	0x20000a48

08002320 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002320:	e7fe      	b.n	8002320 <ADC_IRQHandler>

08002322 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8002326:	f000 fe4b 	bl	8002fc0 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 800232a:	20ca      	movs	r0, #202	; 0xca
 800232c:	f000 f95d 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8002330:	20c3      	movs	r0, #195	; 0xc3
 8002332:	f000 f967 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8002336:	2008      	movs	r0, #8
 8002338:	f000 f964 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 800233c:	2050      	movs	r0, #80	; 0x50
 800233e:	f000 f961 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8002342:	20cf      	movs	r0, #207	; 0xcf
 8002344:	f000 f951 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002348:	2000      	movs	r0, #0
 800234a:	f000 f95b 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 800234e:	20c1      	movs	r0, #193	; 0xc1
 8002350:	f000 f958 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8002354:	2030      	movs	r0, #48	; 0x30
 8002356:	f000 f955 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 800235a:	20ed      	movs	r0, #237	; 0xed
 800235c:	f000 f945 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8002360:	2064      	movs	r0, #100	; 0x64
 8002362:	f000 f94f 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8002366:	2003      	movs	r0, #3
 8002368:	f000 f94c 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 800236c:	2012      	movs	r0, #18
 800236e:	f000 f949 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8002372:	2081      	movs	r0, #129	; 0x81
 8002374:	f000 f946 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8002378:	20e8      	movs	r0, #232	; 0xe8
 800237a:	f000 f936 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 800237e:	2085      	movs	r0, #133	; 0x85
 8002380:	f000 f940 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002384:	2000      	movs	r0, #0
 8002386:	f000 f93d 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800238a:	2078      	movs	r0, #120	; 0x78
 800238c:	f000 f93a 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8002390:	20cb      	movs	r0, #203	; 0xcb
 8002392:	f000 f92a 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8002396:	2039      	movs	r0, #57	; 0x39
 8002398:	f000 f934 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 800239c:	202c      	movs	r0, #44	; 0x2c
 800239e:	f000 f931 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80023a2:	2000      	movs	r0, #0
 80023a4:	f000 f92e 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80023a8:	2034      	movs	r0, #52	; 0x34
 80023aa:	f000 f92b 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 80023ae:	2002      	movs	r0, #2
 80023b0:	f000 f928 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 80023b4:	20f7      	movs	r0, #247	; 0xf7
 80023b6:	f000 f918 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 80023ba:	2020      	movs	r0, #32
 80023bc:	f000 f922 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 80023c0:	20ea      	movs	r0, #234	; 0xea
 80023c2:	f000 f912 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80023c6:	2000      	movs	r0, #0
 80023c8:	f000 f91c 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80023cc:	2000      	movs	r0, #0
 80023ce:	f000 f919 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 80023d2:	20b1      	movs	r0, #177	; 0xb1
 80023d4:	f000 f909 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80023d8:	2000      	movs	r0, #0
 80023da:	f000 f913 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80023de:	201b      	movs	r0, #27
 80023e0:	f000 f910 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80023e4:	20b6      	movs	r0, #182	; 0xb6
 80023e6:	f000 f900 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80023ea:	200a      	movs	r0, #10
 80023ec:	f000 f90a 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80023f0:	20a2      	movs	r0, #162	; 0xa2
 80023f2:	f000 f907 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80023f6:	20c0      	movs	r0, #192	; 0xc0
 80023f8:	f000 f8f7 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80023fc:	2010      	movs	r0, #16
 80023fe:	f000 f901 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8002402:	20c1      	movs	r0, #193	; 0xc1
 8002404:	f000 f8f1 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002408:	2010      	movs	r0, #16
 800240a:	f000 f8fb 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800240e:	20c5      	movs	r0, #197	; 0xc5
 8002410:	f000 f8eb 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8002414:	2045      	movs	r0, #69	; 0x45
 8002416:	f000 f8f5 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 800241a:	2015      	movs	r0, #21
 800241c:	f000 f8f2 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8002420:	20c7      	movs	r0, #199	; 0xc7
 8002422:	f000 f8e2 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8002426:	2090      	movs	r0, #144	; 0x90
 8002428:	f000 f8ec 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 800242c:	2036      	movs	r0, #54	; 0x36
 800242e:	f000 f8dc 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8002432:	20c8      	movs	r0, #200	; 0xc8
 8002434:	f000 f8e6 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8002438:	20f2      	movs	r0, #242	; 0xf2
 800243a:	f000 f8d6 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800243e:	2000      	movs	r0, #0
 8002440:	f000 f8e0 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8002444:	20b0      	movs	r0, #176	; 0xb0
 8002446:	f000 f8d0 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800244a:	20c2      	movs	r0, #194	; 0xc2
 800244c:	f000 f8da 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8002450:	20b6      	movs	r0, #182	; 0xb6
 8002452:	f000 f8ca 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002456:	200a      	movs	r0, #10
 8002458:	f000 f8d4 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 800245c:	20a7      	movs	r0, #167	; 0xa7
 800245e:	f000 f8d1 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8002462:	2027      	movs	r0, #39	; 0x27
 8002464:	f000 f8ce 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002468:	2004      	movs	r0, #4
 800246a:	f000 f8cb 	bl	8002604 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800246e:	202a      	movs	r0, #42	; 0x2a
 8002470:	f000 f8bb 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002474:	2000      	movs	r0, #0
 8002476:	f000 f8c5 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800247a:	2000      	movs	r0, #0
 800247c:	f000 f8c2 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002480:	2000      	movs	r0, #0
 8002482:	f000 f8bf 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8002486:	20ef      	movs	r0, #239	; 0xef
 8002488:	f000 f8bc 	bl	8002604 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 800248c:	202b      	movs	r0, #43	; 0x2b
 800248e:	f000 f8ac 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002492:	2000      	movs	r0, #0
 8002494:	f000 f8b6 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002498:	2000      	movs	r0, #0
 800249a:	f000 f8b3 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 800249e:	2001      	movs	r0, #1
 80024a0:	f000 f8b0 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80024a4:	203f      	movs	r0, #63	; 0x3f
 80024a6:	f000 f8ad 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80024aa:	20f6      	movs	r0, #246	; 0xf6
 80024ac:	f000 f89d 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80024b0:	2001      	movs	r0, #1
 80024b2:	f000 f8a7 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80024b6:	2000      	movs	r0, #0
 80024b8:	f000 f8a4 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80024bc:	2006      	movs	r0, #6
 80024be:	f000 f8a1 	bl	8002604 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80024c2:	202c      	movs	r0, #44	; 0x2c
 80024c4:	f000 f891 	bl	80025ea <ili9341_WriteReg>
  LCD_Delay(200);
 80024c8:	20c8      	movs	r0, #200	; 0xc8
 80024ca:	f000 fe67 	bl	800319c <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80024ce:	2026      	movs	r0, #38	; 0x26
 80024d0:	f000 f88b 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80024d4:	2001      	movs	r0, #1
 80024d6:	f000 f895 	bl	8002604 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80024da:	20e0      	movs	r0, #224	; 0xe0
 80024dc:	f000 f885 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80024e0:	200f      	movs	r0, #15
 80024e2:	f000 f88f 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80024e6:	2029      	movs	r0, #41	; 0x29
 80024e8:	f000 f88c 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80024ec:	2024      	movs	r0, #36	; 0x24
 80024ee:	f000 f889 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80024f2:	200c      	movs	r0, #12
 80024f4:	f000 f886 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80024f8:	200e      	movs	r0, #14
 80024fa:	f000 f883 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80024fe:	2009      	movs	r0, #9
 8002500:	f000 f880 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002504:	204e      	movs	r0, #78	; 0x4e
 8002506:	f000 f87d 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800250a:	2078      	movs	r0, #120	; 0x78
 800250c:	f000 f87a 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8002510:	203c      	movs	r0, #60	; 0x3c
 8002512:	f000 f877 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002516:	2009      	movs	r0, #9
 8002518:	f000 f874 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 800251c:	2013      	movs	r0, #19
 800251e:	f000 f871 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002522:	2005      	movs	r0, #5
 8002524:	f000 f86e 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8002528:	2017      	movs	r0, #23
 800252a:	f000 f86b 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800252e:	2011      	movs	r0, #17
 8002530:	f000 f868 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002534:	2000      	movs	r0, #0
 8002536:	f000 f865 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800253a:	20e1      	movs	r0, #225	; 0xe1
 800253c:	f000 f855 	bl	80025ea <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002540:	2000      	movs	r0, #0
 8002542:	f000 f85f 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8002546:	2016      	movs	r0, #22
 8002548:	f000 f85c 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800254c:	201b      	movs	r0, #27
 800254e:	f000 f859 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002552:	2004      	movs	r0, #4
 8002554:	f000 f856 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002558:	2011      	movs	r0, #17
 800255a:	f000 f853 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800255e:	2007      	movs	r0, #7
 8002560:	f000 f850 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002564:	2031      	movs	r0, #49	; 0x31
 8002566:	f000 f84d 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800256a:	2033      	movs	r0, #51	; 0x33
 800256c:	f000 f84a 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8002570:	2042      	movs	r0, #66	; 0x42
 8002572:	f000 f847 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002576:	2005      	movs	r0, #5
 8002578:	f000 f844 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800257c:	200c      	movs	r0, #12
 800257e:	f000 f841 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8002582:	200a      	movs	r0, #10
 8002584:	f000 f83e 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8002588:	2028      	movs	r0, #40	; 0x28
 800258a:	f000 f83b 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800258e:	202f      	movs	r0, #47	; 0x2f
 8002590:	f000 f838 	bl	8002604 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002594:	200f      	movs	r0, #15
 8002596:	f000 f835 	bl	8002604 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 800259a:	2011      	movs	r0, #17
 800259c:	f000 f825 	bl	80025ea <ili9341_WriteReg>
  LCD_Delay(200);
 80025a0:	20c8      	movs	r0, #200	; 0xc8
 80025a2:	f000 fdfb 	bl	800319c <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80025a6:	2029      	movs	r0, #41	; 0x29
 80025a8:	f000 f81f 	bl	80025ea <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80025ac:	202c      	movs	r0, #44	; 0x2c
 80025ae:	f000 f81c 	bl	80025ea <ili9341_WriteReg>
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80025ba:	f000 fd01 	bl	8002fc0 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80025be:	2103      	movs	r1, #3
 80025c0:	20d3      	movs	r0, #211	; 0xd3
 80025c2:	f000 f82c 	bl	800261e <ili9341_ReadData>
 80025c6:	4603      	mov	r3, r0
 80025c8:	b29b      	uxth	r3, r3
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	bd80      	pop	{r7, pc}

080025ce <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80025d2:	2029      	movs	r0, #41	; 0x29
 80025d4:	f000 f809 	bl	80025ea <ili9341_WriteReg>
}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}

080025dc <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80025e0:	2028      	movs	r0, #40	; 0x28
 80025e2:	f000 f802 	bl	80025ea <ili9341_WriteReg>
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}

080025ea <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	4603      	mov	r3, r0
 80025f2:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80025f4:	79fb      	ldrb	r3, [r7, #7]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 fd7c 	bl	80030f4 <LCD_IO_WriteReg>
}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	4618      	mov	r0, r3
 8002612:	f000 fd4d 	bl	80030b0 <LCD_IO_WriteData>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	460a      	mov	r2, r1
 8002628:	80fb      	strh	r3, [r7, #6]
 800262a:	4613      	mov	r3, r2
 800262c:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800262e:	797a      	ldrb	r2, [r7, #5]
 8002630:	88fb      	ldrh	r3, [r7, #6]
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f000 fd7f 	bl	8003138 <LCD_IO_ReadData>
 800263a:	4603      	mov	r3, r0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002648:	23f0      	movs	r3, #240	; 0xf0
}
 800264a:	4618      	mov	r0, r3
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002658:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 800265c:	4618      	mov	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
	...

08002668 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8002672:	88fb      	ldrh	r3, [r7, #6]
 8002674:	4618      	mov	r0, r3
 8002676:	f000 fa59 	bl	8002b2c <stmpe811_GetInstance>
 800267a:	4603      	mov	r3, r0
 800267c:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	2bff      	cmp	r3, #255	; 0xff
 8002682:	d112      	bne.n	80026aa <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8002684:	2000      	movs	r0, #0
 8002686:	f000 fa51 	bl	8002b2c <stmpe811_GetInstance>
 800268a:	4603      	mov	r3, r0
 800268c:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 800268e:	7bbb      	ldrb	r3, [r7, #14]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d80a      	bhi.n	80026aa <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8002694:	7bbb      	ldrb	r3, [r7, #14]
 8002696:	88fa      	ldrh	r2, [r7, #6]
 8002698:	b2d1      	uxtb	r1, r2
 800269a:	4a06      	ldr	r2, [pc, #24]	; (80026b4 <stmpe811_Init+0x4c>)
 800269c:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 800269e:	f000 fd88 	bl	80031b2 <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 80026a2:	88fb      	ldrh	r3, [r7, #6]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 f807 	bl	80026b8 <stmpe811_Reset>
    }
  }
}
 80026aa:	bf00      	nop
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000138 	.word	0x20000138

080026b8 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 80026c2:	88fb      	ldrh	r3, [r7, #6]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2202      	movs	r2, #2
 80026c8:	2103      	movs	r1, #3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f000 fd7d 	bl	80031ca <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 80026d0:	200a      	movs	r0, #10
 80026d2:	f000 fdb7 	bl	8003244 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2200      	movs	r2, #0
 80026dc:	2103      	movs	r1, #3
 80026de:	4618      	mov	r0, r3
 80026e0:	f000 fd73 	bl	80031ca <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 80026e4:	2002      	movs	r0, #2
 80026e6:	f000 fdad 	bl	8003244 <IOE_Delay>
}
 80026ea:	bf00      	nop
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 80026f2:	b590      	push	{r4, r7, lr}
 80026f4:	b083      	sub	sp, #12
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	4603      	mov	r3, r0
 80026fa:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 80026fc:	f000 fd59 	bl	80031b2 <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2100      	movs	r1, #0
 8002706:	4618      	mov	r0, r3
 8002708:	f000 fd72 	bl	80031f0 <IOE_Read>
 800270c:	4603      	mov	r3, r0
 800270e:	021b      	lsls	r3, r3, #8
 8002710:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8002712:	88fb      	ldrh	r3, [r7, #6]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2101      	movs	r1, #1
 8002718:	4618      	mov	r0, r3
 800271a:	f000 fd69 	bl	80031f0 <IOE_Read>
 800271e:	4603      	mov	r3, r0
 8002720:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002722:	4323      	orrs	r3, r4
 8002724:	b21b      	sxth	r3, r3
 8002726:	b29b      	uxth	r3, r3
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	bd90      	pop	{r4, r7, pc}

08002730 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800273a:	2300      	movs	r3, #0
 800273c:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 800273e:	88fb      	ldrh	r3, [r7, #6]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2109      	movs	r1, #9
 8002744:	4618      	mov	r0, r3
 8002746:	f000 fd53 	bl	80031f0 <IOE_Read>
 800274a:	4603      	mov	r3, r0
 800274c:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8002756:	88fb      	ldrh	r3, [r7, #6]
 8002758:	b2db      	uxtb	r3, r3
 800275a:	7bfa      	ldrb	r2, [r7, #15]
 800275c:	2109      	movs	r1, #9
 800275e:	4618      	mov	r0, r3
 8002760:	f000 fd33 	bl	80031ca <IOE_Write>
}
 8002764:	bf00      	nop
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2109      	movs	r1, #9
 8002780:	4618      	mov	r0, r3
 8002782:	f000 fd35 	bl	80031f0 <IOE_Read>
 8002786:	4603      	mov	r3, r0
 8002788:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	f023 0301 	bic.w	r3, r3, #1
 8002790:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8002792:	88fb      	ldrh	r3, [r7, #6]
 8002794:	b2db      	uxtb	r3, r3
 8002796:	7bfa      	ldrb	r2, [r7, #15]
 8002798:	2109      	movs	r1, #9
 800279a:	4618      	mov	r0, r3
 800279c:	f000 fd15 	bl	80031ca <IOE_Write>
    
}
 80027a0:	bf00      	nop
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	460a      	mov	r2, r1
 80027b2:	80fb      	strh	r3, [r7, #6]
 80027b4:	4613      	mov	r3, r2
 80027b6:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80027b8:	2300      	movs	r3, #0
 80027ba:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 80027bc:	88fb      	ldrh	r3, [r7, #6]
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	210a      	movs	r1, #10
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 fd14 	bl	80031f0 <IOE_Read>
 80027c8:	4603      	mov	r3, r0
 80027ca:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 80027cc:	7bfa      	ldrb	r2, [r7, #15]
 80027ce:	797b      	ldrb	r3, [r7, #5]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80027d4:	88fb      	ldrh	r3, [r7, #6]
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	7bfa      	ldrb	r2, [r7, #15]
 80027da:	210a      	movs	r1, #10
 80027dc:	4618      	mov	r0, r3
 80027de:	f000 fcf4 	bl	80031ca <IOE_Write>
}
 80027e2:	bf00      	nop
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	4603      	mov	r3, r0
 80027f2:	460a      	mov	r2, r1
 80027f4:	80fb      	strh	r3, [r7, #6]
 80027f6:	4613      	mov	r3, r2
 80027f8:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80027fa:	2300      	movs	r3, #0
 80027fc:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 80027fe:	88fb      	ldrh	r3, [r7, #6]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	210a      	movs	r1, #10
 8002804:	4618      	mov	r0, r3
 8002806:	f000 fcf3 	bl	80031f0 <IOE_Read>
 800280a:	4603      	mov	r3, r0
 800280c:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 800280e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002812:	43db      	mvns	r3, r3
 8002814:	b25a      	sxtb	r2, r3
 8002816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800281a:	4013      	ands	r3, r2
 800281c:	b25b      	sxtb	r3, r3
 800281e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002820:	88fb      	ldrh	r3, [r7, #6]
 8002822:	b2db      	uxtb	r3, r3
 8002824:	7bfa      	ldrb	r2, [r7, #15]
 8002826:	210a      	movs	r1, #10
 8002828:	4618      	mov	r0, r3
 800282a:	f000 fcce 	bl	80031ca <IOE_Write>
}
 800282e:	bf00      	nop
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	460a      	mov	r2, r1
 8002840:	80fb      	strh	r3, [r7, #6]
 8002842:	4613      	mov	r3, r2
 8002844:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	b2db      	uxtb	r3, r3
 800284a:	210b      	movs	r1, #11
 800284c:	4618      	mov	r0, r3
 800284e:	f000 fccf 	bl	80031f0 <IOE_Read>
 8002852:	4603      	mov	r3, r0
 8002854:	461a      	mov	r2, r3
 8002856:	797b      	ldrb	r3, [r7, #5]
 8002858:	4013      	ands	r3, r2
 800285a:	b2db      	uxtb	r3, r3
}
 800285c:	4618      	mov	r0, r3
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	460a      	mov	r2, r1
 800286e:	80fb      	strh	r3, [r7, #6]
 8002870:	4613      	mov	r3, r2
 8002872:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002874:	88fb      	ldrh	r3, [r7, #6]
 8002876:	b2db      	uxtb	r3, r3
 8002878:	797a      	ldrb	r2, [r7, #5]
 800287a:	210b      	movs	r1, #11
 800287c:	4618      	mov	r0, r3
 800287e:	f000 fca4 	bl	80031ca <IOE_Write>
}
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b084      	sub	sp, #16
 800288e:	af00      	add	r7, sp, #0
 8002890:	4603      	mov	r3, r0
 8002892:	6039      	str	r1, [r7, #0]
 8002894:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002896:	2300      	movs	r3, #0
 8002898:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 800289a:	88fb      	ldrh	r3, [r7, #6]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2117      	movs	r1, #23
 80028a0:	4618      	mov	r0, r3
 80028a2:	f000 fca5 	bl	80031f0 <IOE_Read>
 80028a6:	4603      	mov	r3, r0
 80028a8:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	b25b      	sxtb	r3, r3
 80028ae:	43db      	mvns	r3, r3
 80028b0:	b25a      	sxtb	r2, r3
 80028b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028b6:	4013      	ands	r3, r2
 80028b8:	b25b      	sxtb	r3, r3
 80028ba:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 80028bc:	88fb      	ldrh	r3, [r7, #6]
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	7bfa      	ldrb	r2, [r7, #15]
 80028c2:	2117      	movs	r1, #23
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 fc80 	bl	80031ca <IOE_Write>
}
 80028ca:	bf00      	nop
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b084      	sub	sp, #16
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	4603      	mov	r3, r0
 80028da:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 80028dc:	88fb      	ldrh	r3, [r7, #6]
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2104      	movs	r1, #4
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 fc84 	bl	80031f0 <IOE_Read>
 80028e8:	4603      	mov	r3, r0
 80028ea:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	f023 0304 	bic.w	r3, r3, #4
 80028f2:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80028f4:	88fb      	ldrh	r3, [r7, #6]
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	7bfa      	ldrb	r2, [r7, #15]
 80028fa:	2104      	movs	r1, #4
 80028fc:	4618      	mov	r0, r3
 80028fe:	f000 fc64 	bl	80031ca <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	21f0      	movs	r1, #240	; 0xf0
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff ffbf 	bl	800288a <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	f023 0303 	bic.w	r3, r3, #3
 8002912:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002914:	88fb      	ldrh	r3, [r7, #6]
 8002916:	b2db      	uxtb	r3, r3
 8002918:	7bfa      	ldrb	r2, [r7, #15]
 800291a:	2104      	movs	r1, #4
 800291c:	4618      	mov	r0, r3
 800291e:	f000 fc54 	bl	80031ca <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2249      	movs	r2, #73	; 0x49
 8002928:	2120      	movs	r1, #32
 800292a:	4618      	mov	r0, r3
 800292c:	f000 fc4d 	bl	80031ca <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8002930:	2002      	movs	r0, #2
 8002932:	f000 fc87 	bl	8003244 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8002936:	88fb      	ldrh	r3, [r7, #6]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2201      	movs	r2, #1
 800293c:	2121      	movs	r1, #33	; 0x21
 800293e:	4618      	mov	r0, r3
 8002940:	f000 fc43 	bl	80031ca <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8002944:	88fb      	ldrh	r3, [r7, #6]
 8002946:	b2db      	uxtb	r3, r3
 8002948:	229a      	movs	r2, #154	; 0x9a
 800294a:	2141      	movs	r1, #65	; 0x41
 800294c:	4618      	mov	r0, r3
 800294e:	f000 fc3c 	bl	80031ca <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2201      	movs	r2, #1
 8002958:	214a      	movs	r1, #74	; 0x4a
 800295a:	4618      	mov	r0, r3
 800295c:	f000 fc35 	bl	80031ca <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2201      	movs	r2, #1
 8002966:	214b      	movs	r1, #75	; 0x4b
 8002968:	4618      	mov	r0, r3
 800296a:	f000 fc2e 	bl	80031ca <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	b2db      	uxtb	r3, r3
 8002972:	2200      	movs	r2, #0
 8002974:	214b      	movs	r1, #75	; 0x4b
 8002976:	4618      	mov	r0, r3
 8002978:	f000 fc27 	bl	80031ca <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 800297c:	88fb      	ldrh	r3, [r7, #6]
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2201      	movs	r2, #1
 8002982:	2156      	movs	r1, #86	; 0x56
 8002984:	4618      	mov	r0, r3
 8002986:	f000 fc20 	bl	80031ca <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2201      	movs	r2, #1
 8002990:	2158      	movs	r1, #88	; 0x58
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fc19 	bl	80031ca <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002998:	88fb      	ldrh	r3, [r7, #6]
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2201      	movs	r2, #1
 800299e:	2140      	movs	r1, #64	; 0x40
 80029a0:	4618      	mov	r0, r3
 80029a2:	f000 fc12 	bl	80031ca <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	22ff      	movs	r2, #255	; 0xff
 80029ac:	210b      	movs	r1, #11
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 fc0b 	bl	80031ca <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 80029b4:	2002      	movs	r0, #2
 80029b6:	f000 fc45 	bl	8003244 <IOE_Delay>
}
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b084      	sub	sp, #16
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	4603      	mov	r3, r0
 80029ca:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 80029d0:	88fb      	ldrh	r3, [r7, #6]
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	2140      	movs	r1, #64	; 0x40
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 fc0a 	bl	80031f0 <IOE_Read>
 80029dc:	4603      	mov	r3, r0
 80029de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e2:	2b80      	cmp	r3, #128	; 0x80
 80029e4:	bf0c      	ite	eq
 80029e6:	2301      	moveq	r3, #1
 80029e8:	2300      	movne	r3, #0
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 80029ee:	7bbb      	ldrb	r3, [r7, #14]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00b      	beq.n	8002a0c <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 80029f4:	88fb      	ldrh	r3, [r7, #6]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	214c      	movs	r1, #76	; 0x4c
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 fbf8 	bl	80031f0 <IOE_Read>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d010      	beq.n	8002a28 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8002a06:	2301      	movs	r3, #1
 8002a08:	73fb      	strb	r3, [r7, #15]
 8002a0a:	e00d      	b.n	8002a28 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002a0c:	88fb      	ldrh	r3, [r7, #6]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2201      	movs	r2, #1
 8002a12:	214b      	movs	r1, #75	; 0x4b
 8002a14:	4618      	mov	r0, r3
 8002a16:	f000 fbd8 	bl	80031ca <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002a1a:	88fb      	ldrh	r3, [r7, #6]
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2200      	movs	r2, #0
 8002a20:	214b      	movs	r1, #75	; 0x4b
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 fbd1 	bl	80031ca <IOE_Write>
  }
  
  return ret;
 8002a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b086      	sub	sp, #24
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	4603      	mov	r3, r0
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
 8002a3e:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8002a40:	89fb      	ldrh	r3, [r7, #14]
 8002a42:	b2d8      	uxtb	r0, r3
 8002a44:	f107 0210 	add.w	r2, r7, #16
 8002a48:	2304      	movs	r3, #4
 8002a4a:	21d7      	movs	r1, #215	; 0xd7
 8002a4c:	f000 fbe3 	bl	8003216 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8002a50:	7c3b      	ldrb	r3, [r7, #16]
 8002a52:	061a      	lsls	r2, r3, #24
 8002a54:	7c7b      	ldrb	r3, [r7, #17]
 8002a56:	041b      	lsls	r3, r3, #16
 8002a58:	431a      	orrs	r2, r3
 8002a5a:	7cbb      	ldrb	r3, [r7, #18]
 8002a5c:	021b      	lsls	r3, r3, #8
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	7cfa      	ldrb	r2, [r7, #19]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	0d1b      	lsrs	r3, r3, #20
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	0a1b      	lsrs	r3, r3, #8
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002a80:	89fb      	ldrh	r3, [r7, #14]
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2201      	movs	r2, #1
 8002a86:	214b      	movs	r1, #75	; 0x4b
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 fb9e 	bl	80031ca <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002a8e:	89fb      	ldrh	r3, [r7, #14]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	2200      	movs	r2, #0
 8002a94:	214b      	movs	r1, #75	; 0x4b
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 fb97 	bl	80031ca <IOE_Write>
}
 8002a9c:	bf00      	nop
 8002a9e:	3718      	adds	r7, #24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002aae:	f000 fb86 	bl	80031be <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002ab2:	88fb      	ldrh	r3, [r7, #6]
 8002ab4:	211f      	movs	r1, #31
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff fe76 	bl	80027a8 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fe36 	bl	8002730 <stmpe811_EnableGlobalIT>
}
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff fe47 	bl	800276c <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002ade:	88fb      	ldrh	r3, [r7, #6]
 8002ae0:	211f      	movs	r1, #31
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff fe81 	bl	80027ea <stmpe811_DisableITSource>
}
 8002ae8:	bf00      	nop
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	211f      	movs	r1, #31
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fe99 	bl	8002836 <stmpe811_ReadGITStatus>
 8002b04:	4603      	mov	r3, r0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	4603      	mov	r3, r0
 8002b16:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8002b18:	88fb      	ldrh	r3, [r7, #6]
 8002b1a:	211f      	movs	r1, #31
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fea1 	bl	8002864 <stmpe811_ClearGlobalIT>
}
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
	...

08002b2c <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	73fb      	strb	r3, [r7, #15]
 8002b3e:	e00b      	b.n	8002b58 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8002b40:	7bfb      	ldrb	r3, [r7, #15]
 8002b42:	4a0a      	ldr	r2, [pc, #40]	; (8002b6c <stmpe811_GetInstance+0x40>)
 8002b44:	5cd3      	ldrb	r3, [r2, r3]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	88fa      	ldrh	r2, [r7, #6]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d101      	bne.n	8002b52 <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8002b4e:	7bfb      	ldrb	r3, [r7, #15]
 8002b50:	e006      	b.n	8002b60 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	3301      	adds	r3, #1
 8002b56:	73fb      	strb	r3, [r7, #15]
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d9f0      	bls.n	8002b40 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002b5e:	23ff      	movs	r3, #255	; 0xff
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	20000138 	.word	0x20000138

08002b70 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08a      	sub	sp, #40	; 0x28
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a33      	ldr	r2, [pc, #204]	; (8002c4c <I2Cx_MspInit+0xdc>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d15f      	bne.n	8002c42 <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	613b      	str	r3, [r7, #16]
 8002b86:	4b32      	ldr	r3, [pc, #200]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	4a31      	ldr	r2, [pc, #196]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002b8c:	f043 0304 	orr.w	r3, r3, #4
 8002b90:	6313      	str	r3, [r2, #48]	; 0x30
 8002b92:	4b2f      	ldr	r3, [pc, #188]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	f003 0304 	and.w	r3, r3, #4
 8002b9a:	613b      	str	r3, [r7, #16]
 8002b9c:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	4b2b      	ldr	r3, [pc, #172]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	4a2a      	ldr	r2, [pc, #168]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	4b28      	ldr	r3, [pc, #160]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8002bba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002bc0:	2312      	movs	r3, #18
 8002bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002bcc:	2304      	movs	r3, #4
 8002bce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002bd0:	f107 0314 	add.w	r3, r7, #20
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	481f      	ldr	r0, [pc, #124]	; (8002c54 <I2Cx_MspInit+0xe4>)
 8002bd8:	f002 fb7c 	bl	80052d4 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002bdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002be0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	4619      	mov	r1, r3
 8002be8:	481b      	ldr	r0, [pc, #108]	; (8002c58 <I2Cx_MspInit+0xe8>)
 8002bea:	f002 fb73 	bl	80052d4 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60bb      	str	r3, [r7, #8]
 8002bf2:	4b17      	ldr	r3, [pc, #92]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	4a16      	ldr	r2, [pc, #88]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002bf8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfe:	4b14      	ldr	r3, [pc, #80]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8002c0a:	4b11      	ldr	r3, [pc, #68]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	4a10      	ldr	r2, [pc, #64]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c14:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8002c16:	4b0e      	ldr	r3, [pc, #56]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	4a0d      	ldr	r2, [pc, #52]	; (8002c50 <I2Cx_MspInit+0xe0>)
 8002c1c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002c20:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002c22:	2200      	movs	r2, #0
 8002c24:	210f      	movs	r1, #15
 8002c26:	2048      	movs	r0, #72	; 0x48
 8002c28:	f001 fdb6 	bl	8004798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002c2c:	2048      	movs	r0, #72	; 0x48
 8002c2e:	f001 fdcf 	bl	80047d0 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	210f      	movs	r1, #15
 8002c36:	2049      	movs	r0, #73	; 0x49
 8002c38:	f001 fdae 	bl	8004798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002c3c:	2049      	movs	r0, #73	; 0x49
 8002c3e:	f001 fdc7 	bl	80047d0 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8002c42:	bf00      	nop
 8002c44:	3728      	adds	r7, #40	; 0x28
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40005c00 	.word	0x40005c00
 8002c50:	40023800 	.word	0x40023800
 8002c54:	40020000 	.word	0x40020000
 8002c58:	40020800 	.word	0x40020800

08002c5c <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002c60:	4814      	ldr	r0, [pc, #80]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c62:	f004 fc77 	bl	8007554 <HAL_I2C_GetState>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d121      	bne.n	8002cb0 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002c6c:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c6e:	4a12      	ldr	r2, [pc, #72]	; (8002cb8 <I2Cx_Init+0x5c>)
 8002c70:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8002c72:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c74:	4a11      	ldr	r2, [pc, #68]	; (8002cbc <I2Cx_Init+0x60>)
 8002c76:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002c78:	4b0e      	ldr	r3, [pc, #56]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002c84:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c8a:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002c8c:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8002c92:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <I2Cx_Init+0x58>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <I2Cx_Init+0x58>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002ca4:	4803      	ldr	r0, [pc, #12]	; (8002cb4 <I2Cx_Init+0x58>)
 8002ca6:	f7ff ff63 	bl	8002b70 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002caa:	4802      	ldr	r0, [pc, #8]	; (8002cb4 <I2Cx_Init+0x58>)
 8002cac:	f003 ffca 	bl	8006c44 <HAL_I2C_Init>
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	2000067c 	.word	0x2000067c
 8002cb8:	40005c00 	.word	0x40005c00
 8002cbc:	000186a0 	.word	0x000186a0

08002cc0 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	603b      	str	r3, [r7, #0]
 8002cca:	4b13      	ldr	r3, [pc, #76]	; (8002d18 <I2Cx_ITConfig+0x58>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cce:	4a12      	ldr	r2, [pc, #72]	; (8002d18 <I2Cx_ITConfig+0x58>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <I2Cx_ITConfig+0x58>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	603b      	str	r3, [r7, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8002ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ce6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002cec:	2300      	movs	r3, #0
 8002cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002cf0:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <I2Cx_ITConfig+0x5c>)
 8002cf2:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	4809      	ldr	r0, [pc, #36]	; (8002d20 <I2Cx_ITConfig+0x60>)
 8002cfa:	f002 faeb 	bl	80052d4 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8002cfe:	2200      	movs	r2, #0
 8002d00:	210f      	movs	r1, #15
 8002d02:	2028      	movs	r0, #40	; 0x28
 8002d04:	f001 fd48 	bl	8004798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002d08:	2028      	movs	r0, #40	; 0x28
 8002d0a:	f001 fd61 	bl	80047d0 <HAL_NVIC_EnableIRQ>
}
 8002d0e:	bf00      	nop
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	10210000 	.word	0x10210000
 8002d20:	40020000 	.word	0x40020000

08002d24 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af04      	add	r7, sp, #16
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	71bb      	strb	r3, [r7, #6]
 8002d32:	4613      	mov	r3, r2
 8002d34:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	b299      	uxth	r1, r3
 8002d3e:	79bb      	ldrb	r3, [r7, #6]
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	4b0b      	ldr	r3, [pc, #44]	; (8002d70 <I2Cx_WriteData+0x4c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	9302      	str	r3, [sp, #8]
 8002d48:	2301      	movs	r3, #1
 8002d4a:	9301      	str	r3, [sp, #4]
 8002d4c:	1d7b      	adds	r3, r7, #5
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	2301      	movs	r3, #1
 8002d52:	4808      	ldr	r0, [pc, #32]	; (8002d74 <I2Cx_WriteData+0x50>)
 8002d54:	f004 f8de 	bl	8006f14 <HAL_I2C_Mem_Write>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002d62:	f000 f863 	bl	8002e2c <I2Cx_Error>
  }        
}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000064 	.word	0x20000064
 8002d74:	2000067c 	.word	0x2000067c

08002d78 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af04      	add	r7, sp, #16
 8002d7e:	4603      	mov	r3, r0
 8002d80:	460a      	mov	r2, r1
 8002d82:	71fb      	strb	r3, [r7, #7]
 8002d84:	4613      	mov	r3, r2
 8002d86:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	b299      	uxth	r1, r3
 8002d94:	79bb      	ldrb	r3, [r7, #6]
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <I2Cx_ReadData+0x50>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	9302      	str	r3, [sp, #8]
 8002d9e:	2301      	movs	r3, #1
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	f107 030e 	add.w	r3, r7, #14
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2301      	movs	r3, #1
 8002daa:	4808      	ldr	r0, [pc, #32]	; (8002dcc <I2Cx_ReadData+0x54>)
 8002dac:	f004 f9ac 	bl	8007108 <HAL_I2C_Mem_Read>
 8002db0:	4603      	mov	r3, r0
 8002db2:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8002db4:	7bfb      	ldrb	r3, [r7, #15]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002dba:	f000 f837 	bl	8002e2c <I2Cx_Error>
  
  }
  return value;
 8002dbe:	7bbb      	ldrb	r3, [r7, #14]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000064 	.word	0x20000064
 8002dcc:	2000067c 	.word	0x2000067c

08002dd0 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af04      	add	r7, sp, #16
 8002dd6:	603a      	str	r2, [r7, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4603      	mov	r3, r0
 8002ddc:	71fb      	strb	r3, [r7, #7]
 8002dde:	460b      	mov	r3, r1
 8002de0:	71bb      	strb	r3, [r7, #6]
 8002de2:	4613      	mov	r3, r2
 8002de4:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de6:	2300      	movs	r3, #0
 8002de8:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8002dea:	79fb      	ldrb	r3, [r7, #7]
 8002dec:	b299      	uxth	r1, r3
 8002dee:	79bb      	ldrb	r3, [r7, #6]
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	4b0c      	ldr	r3, [pc, #48]	; (8002e24 <I2Cx_ReadBuffer+0x54>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	9302      	str	r3, [sp, #8]
 8002df8:	88bb      	ldrh	r3, [r7, #4]
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	2301      	movs	r3, #1
 8002e02:	4809      	ldr	r0, [pc, #36]	; (8002e28 <I2Cx_ReadBuffer+0x58>)
 8002e04:	f004 f980 	bl	8007108 <HAL_I2C_Mem_Read>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e002      	b.n	8002e1c <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002e16:	f000 f809 	bl	8002e2c <I2Cx_Error>

    return 1;
 8002e1a:	2301      	movs	r3, #1
  }
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	20000064 	.word	0x20000064
 8002e28:	2000067c 	.word	0x2000067c

08002e2c <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002e30:	4803      	ldr	r0, [pc, #12]	; (8002e40 <I2Cx_Error+0x14>)
 8002e32:	f004 f83f 	bl	8006eb4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8002e36:	f7ff ff11 	bl	8002c5c <I2Cx_Init>
}
 8002e3a:	bf00      	nop
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	2000067c 	.word	0x2000067c

08002e44 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002e48:	4819      	ldr	r0, [pc, #100]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e4a:	f006 fe35 	bl	8009ab8 <HAL_SPI_GetState>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d12b      	bne.n	8002eac <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002e54:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e56:	4a17      	ldr	r2, [pc, #92]	; (8002eb4 <SPIx_Init+0x70>)
 8002e58:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002e5a:	4b15      	ldr	r3, [pc, #84]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e5c:	2218      	movs	r2, #24
 8002e5e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002e60:	4b13      	ldr	r3, [pc, #76]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002e66:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002e6c:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002e72:	4b0f      	ldr	r3, [pc, #60]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002e78:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e7a:	2207      	movs	r2, #7
 8002e7c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002e7e:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002e84:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e90:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002e92:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <SPIx_Init+0x6c>)
 8002e9a:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e9e:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002ea0:	4803      	ldr	r0, [pc, #12]	; (8002eb0 <SPIx_Init+0x6c>)
 8002ea2:	f000 f853 	bl	8002f4c <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002ea6:	4802      	ldr	r0, [pc, #8]	; (8002eb0 <SPIx_Init+0x6c>)
 8002ea8:	f006 f99b 	bl	80091e2 <HAL_SPI_Init>
  } 
}
 8002eac:	bf00      	nop
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	2000013c 	.word	0x2000013c
 8002eb4:	40015000 	.word	0x40015000

08002eb8 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	4b09      	ldr	r3, [pc, #36]	; (8002ef0 <SPIx_Read+0x38>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f107 0108 	add.w	r1, r7, #8
 8002ed2:	4808      	ldr	r0, [pc, #32]	; (8002ef4 <SPIx_Read+0x3c>)
 8002ed4:	f006 fb45 	bl	8009562 <HAL_SPI_Receive>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002ee2:	f000 f827 	bl	8002f34 <SPIx_Error>
  }
  
  return readvalue;
 8002ee6:	68bb      	ldr	r3, [r7, #8]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000068 	.word	0x20000068
 8002ef4:	2000013c 	.word	0x2000013c

08002ef8 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002f06:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <SPIx_Write+0x34>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	1db9      	adds	r1, r7, #6
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	4808      	ldr	r0, [pc, #32]	; (8002f30 <SPIx_Write+0x38>)
 8002f10:	f006 f9f3 	bl	80092fa <HAL_SPI_Transmit>
 8002f14:	4603      	mov	r3, r0
 8002f16:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002f1e:	f000 f809 	bl	8002f34 <SPIx_Error>
  }
}
 8002f22:	bf00      	nop
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20000068 	.word	0x20000068
 8002f30:	2000013c 	.word	0x2000013c

08002f34 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002f38:	4803      	ldr	r0, [pc, #12]	; (8002f48 <SPIx_Error+0x14>)
 8002f3a:	f006 f9b6 	bl	80092aa <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002f3e:	f7ff ff81 	bl	8002e44 <SPIx_Init>
}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	2000013c 	.word	0x2000013c

08002f4c <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08a      	sub	sp, #40	; 0x28
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002f54:	2300      	movs	r3, #0
 8002f56:	613b      	str	r3, [r7, #16]
 8002f58:	4b17      	ldr	r3, [pc, #92]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5c:	4a16      	ldr	r2, [pc, #88]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f62:	6453      	str	r3, [r2, #68]	; 0x44
 8002f64:	4b14      	ldr	r3, [pc, #80]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f6c:	613b      	str	r3, [r7, #16]
 8002f6e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	4b10      	ldr	r3, [pc, #64]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f78:	4a0f      	ldr	r2, [pc, #60]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f7a:	f043 0320 	orr.w	r3, r3, #32
 8002f7e:	6313      	str	r3, [r2, #48]	; 0x30
 8002f80:	4b0d      	ldr	r3, [pc, #52]	; (8002fb8 <SPIx_MspInit+0x6c>)
 8002f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f84:	f003 0320 	and.w	r3, r3, #32
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002f8c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002f92:	2302      	movs	r3, #2
 8002f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002f96:	2302      	movs	r3, #2
 8002f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002f9e:	2305      	movs	r3, #5
 8002fa0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002fa2:	f107 0314 	add.w	r3, r7, #20
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4804      	ldr	r0, [pc, #16]	; (8002fbc <SPIx_MspInit+0x70>)
 8002faa:	f002 f993 	bl	80052d4 <HAL_GPIO_Init>
}
 8002fae:	bf00      	nop
 8002fb0:	3728      	adds	r7, #40	; 0x28
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	40021400 	.word	0x40021400

08002fc0 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002fc6:	4b36      	ldr	r3, [pc, #216]	; (80030a0 <LCD_IO_Init+0xe0>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d164      	bne.n	8003098 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002fce:	4b34      	ldr	r3, [pc, #208]	; (80030a0 <LCD_IO_Init+0xe0>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	4b32      	ldr	r3, [pc, #200]	; (80030a4 <LCD_IO_Init+0xe4>)
 8002fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fdc:	4a31      	ldr	r2, [pc, #196]	; (80030a4 <LCD_IO_Init+0xe4>)
 8002fde:	f043 0308 	orr.w	r3, r3, #8
 8002fe2:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe4:	4b2f      	ldr	r3, [pc, #188]	; (80030a4 <LCD_IO_Init+0xe4>)
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	60bb      	str	r3, [r7, #8]
 8002fee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002ff0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ff4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002ffe:	2302      	movs	r3, #2
 8003000:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8003002:	f107 030c 	add.w	r3, r7, #12
 8003006:	4619      	mov	r1, r3
 8003008:	4827      	ldr	r0, [pc, #156]	; (80030a8 <LCD_IO_Init+0xe8>)
 800300a:	f002 f963 	bl	80052d4 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	607b      	str	r3, [r7, #4]
 8003012:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	4a23      	ldr	r2, [pc, #140]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003018:	f043 0308 	orr.w	r3, r3, #8
 800301c:	6313      	str	r3, [r2, #48]	; 0x30
 800301e:	4b21      	ldr	r3, [pc, #132]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	607b      	str	r3, [r7, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800302a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800302e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003030:	2301      	movs	r3, #1
 8003032:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003038:	2302      	movs	r3, #2
 800303a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800303c:	f107 030c 	add.w	r3, r7, #12
 8003040:	4619      	mov	r1, r3
 8003042:	4819      	ldr	r0, [pc, #100]	; (80030a8 <LCD_IO_Init+0xe8>)
 8003044:	f002 f946 	bl	80052d4 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	603b      	str	r3, [r7, #0]
 800304c:	4b15      	ldr	r3, [pc, #84]	; (80030a4 <LCD_IO_Init+0xe4>)
 800304e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003050:	4a14      	ldr	r2, [pc, #80]	; (80030a4 <LCD_IO_Init+0xe4>)
 8003052:	f043 0304 	orr.w	r3, r3, #4
 8003056:	6313      	str	r3, [r2, #48]	; 0x30
 8003058:	4b12      	ldr	r3, [pc, #72]	; (80030a4 <LCD_IO_Init+0xe4>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	603b      	str	r3, [r7, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8003064:	2304      	movs	r3, #4
 8003066:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003068:	2301      	movs	r3, #1
 800306a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003070:	2302      	movs	r3, #2
 8003072:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8003074:	f107 030c 	add.w	r3, r7, #12
 8003078:	4619      	mov	r1, r3
 800307a:	480c      	ldr	r0, [pc, #48]	; (80030ac <LCD_IO_Init+0xec>)
 800307c:	f002 f92a 	bl	80052d4 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8003080:	2200      	movs	r2, #0
 8003082:	2104      	movs	r1, #4
 8003084:	4809      	ldr	r0, [pc, #36]	; (80030ac <LCD_IO_Init+0xec>)
 8003086:	f002 fbd9 	bl	800583c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800308a:	2201      	movs	r2, #1
 800308c:	2104      	movs	r1, #4
 800308e:	4807      	ldr	r0, [pc, #28]	; (80030ac <LCD_IO_Init+0xec>)
 8003090:	f002 fbd4 	bl	800583c <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8003094:	f7ff fed6 	bl	8002e44 <SPIx_Init>
  }
}
 8003098:	bf00      	nop
 800309a:	3720      	adds	r7, #32
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000194 	.word	0x20000194
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40020c00 	.word	0x40020c00
 80030ac:	40020800 	.word	0x40020800

080030b0 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80030ba:	2201      	movs	r2, #1
 80030bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030c0:	480a      	ldr	r0, [pc, #40]	; (80030ec <LCD_IO_WriteData+0x3c>)
 80030c2:	f002 fbbb 	bl	800583c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80030c6:	2200      	movs	r2, #0
 80030c8:	2104      	movs	r1, #4
 80030ca:	4809      	ldr	r0, [pc, #36]	; (80030f0 <LCD_IO_WriteData+0x40>)
 80030cc:	f002 fbb6 	bl	800583c <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff ff10 	bl	8002ef8 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80030d8:	2201      	movs	r2, #1
 80030da:	2104      	movs	r1, #4
 80030dc:	4804      	ldr	r0, [pc, #16]	; (80030f0 <LCD_IO_WriteData+0x40>)
 80030de:	f002 fbad 	bl	800583c <HAL_GPIO_WritePin>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40020c00 	.word	0x40020c00
 80030f0:	40020800 	.word	0x40020800

080030f4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80030fe:	2200      	movs	r2, #0
 8003100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003104:	480a      	ldr	r0, [pc, #40]	; (8003130 <LCD_IO_WriteReg+0x3c>)
 8003106:	f002 fb99 	bl	800583c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800310a:	2200      	movs	r2, #0
 800310c:	2104      	movs	r1, #4
 800310e:	4809      	ldr	r0, [pc, #36]	; (8003134 <LCD_IO_WriteReg+0x40>)
 8003110:	f002 fb94 	bl	800583c <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	b29b      	uxth	r3, r3
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff feed 	bl	8002ef8 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800311e:	2201      	movs	r2, #1
 8003120:	2104      	movs	r1, #4
 8003122:	4804      	ldr	r0, [pc, #16]	; (8003134 <LCD_IO_WriteReg+0x40>)
 8003124:	f002 fb8a 	bl	800583c <HAL_GPIO_WritePin>
}
 8003128:	bf00      	nop
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40020c00 	.word	0x40020c00
 8003134:	40020800 	.word	0x40020800

08003138 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	460a      	mov	r2, r1
 8003142:	80fb      	strh	r3, [r7, #6]
 8003144:	4613      	mov	r3, r2
 8003146:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8003148:	2300      	movs	r3, #0
 800314a:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 800314c:	2200      	movs	r2, #0
 800314e:	2104      	movs	r1, #4
 8003150:	4810      	ldr	r0, [pc, #64]	; (8003194 <LCD_IO_ReadData+0x5c>)
 8003152:	f002 fb73 	bl	800583c <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8003156:	2200      	movs	r2, #0
 8003158:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800315c:	480e      	ldr	r0, [pc, #56]	; (8003198 <LCD_IO_ReadData+0x60>)
 800315e:	f002 fb6d 	bl	800583c <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff fec7 	bl	8002ef8 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 800316a:	797b      	ldrb	r3, [r7, #5]
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff fea3 	bl	8002eb8 <SPIx_Read>
 8003172:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003174:	2201      	movs	r2, #1
 8003176:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800317a:	4807      	ldr	r0, [pc, #28]	; (8003198 <LCD_IO_ReadData+0x60>)
 800317c:	f002 fb5e 	bl	800583c <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003180:	2201      	movs	r2, #1
 8003182:	2104      	movs	r1, #4
 8003184:	4803      	ldr	r0, [pc, #12]	; (8003194 <LCD_IO_ReadData+0x5c>)
 8003186:	f002 fb59 	bl	800583c <HAL_GPIO_WritePin>
  
  return readvalue;
 800318a:	68fb      	ldr	r3, [r7, #12]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40020800 	.word	0x40020800
 8003198:	40020c00 	.word	0x40020c00

0800319c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f001 fa1d 	bl	80045e4 <HAL_Delay>
}
 80031aa:	bf00      	nop
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	af00      	add	r7, sp, #0
  I2Cx_Init();
 80031b6:	f7ff fd51 	bl	8002c5c <I2Cx_Init>
}
 80031ba:	bf00      	nop
 80031bc:	bd80      	pop	{r7, pc}

080031be <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 80031c2:	f7ff fd7d 	bl	8002cc0 <I2Cx_ITConfig>
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}

080031ca <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b082      	sub	sp, #8
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	4603      	mov	r3, r0
 80031d2:	71fb      	strb	r3, [r7, #7]
 80031d4:	460b      	mov	r3, r1
 80031d6:	71bb      	strb	r3, [r7, #6]
 80031d8:	4613      	mov	r3, r2
 80031da:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80031dc:	797a      	ldrb	r2, [r7, #5]
 80031de:	79b9      	ldrb	r1, [r7, #6]
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff fd9e 	bl	8002d24 <I2Cx_WriteData>
}
 80031e8:	bf00      	nop
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	460a      	mov	r2, r1
 80031fa:	71fb      	strb	r3, [r7, #7]
 80031fc:	4613      	mov	r3, r2
 80031fe:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8003200:	79ba      	ldrb	r2, [r7, #6]
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	4611      	mov	r1, r2
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff fdb6 	bl	8002d78 <I2Cx_ReadData>
 800320c:	4603      	mov	r3, r0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b082      	sub	sp, #8
 800321a:	af00      	add	r7, sp, #0
 800321c:	603a      	str	r2, [r7, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	4603      	mov	r3, r0
 8003222:	71fb      	strb	r3, [r7, #7]
 8003224:	460b      	mov	r3, r1
 8003226:	71bb      	strb	r3, [r7, #6]
 8003228:	4613      	mov	r3, r2
 800322a:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 800322c:	88bb      	ldrh	r3, [r7, #4]
 800322e:	79b9      	ldrb	r1, [r7, #6]
 8003230:	79f8      	ldrb	r0, [r7, #7]
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	f7ff fdcc 	bl	8002dd0 <I2Cx_ReadBuffer>
 8003238:	4603      	mov	r3, r0
 800323a:	b29b      	uxth	r3, r3
}
 800323c:	4618      	mov	r0, r3
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f001 f9c9 	bl	80045e4 <HAL_Delay>
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8003260:	4b2d      	ldr	r3, [pc, #180]	; (8003318 <BSP_LCD_Init+0xbc>)
 8003262:	4a2e      	ldr	r2, [pc, #184]	; (800331c <BSP_LCD_Init+0xc0>)
 8003264:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8003266:	4b2c      	ldr	r3, [pc, #176]	; (8003318 <BSP_LCD_Init+0xbc>)
 8003268:	2209      	movs	r2, #9
 800326a:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 800326c:	4b2a      	ldr	r3, [pc, #168]	; (8003318 <BSP_LCD_Init+0xbc>)
 800326e:	2201      	movs	r2, #1
 8003270:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8003272:	4b29      	ldr	r3, [pc, #164]	; (8003318 <BSP_LCD_Init+0xbc>)
 8003274:	221d      	movs	r2, #29
 8003276:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8003278:	4b27      	ldr	r3, [pc, #156]	; (8003318 <BSP_LCD_Init+0xbc>)
 800327a:	2203      	movs	r2, #3
 800327c:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800327e:	4b26      	ldr	r3, [pc, #152]	; (8003318 <BSP_LCD_Init+0xbc>)
 8003280:	f240 120d 	movw	r2, #269	; 0x10d
 8003284:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8003286:	4b24      	ldr	r3, [pc, #144]	; (8003318 <BSP_LCD_Init+0xbc>)
 8003288:	f240 1243 	movw	r2, #323	; 0x143
 800328c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 800328e:	4b22      	ldr	r3, [pc, #136]	; (8003318 <BSP_LCD_Init+0xbc>)
 8003290:	f240 1217 	movw	r2, #279	; 0x117
 8003294:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8003296:	4b20      	ldr	r3, [pc, #128]	; (8003318 <BSP_LCD_Init+0xbc>)
 8003298:	f240 1247 	movw	r2, #327	; 0x147
 800329c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 800329e:	4b1e      	ldr	r3, [pc, #120]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80032a6:	4b1c      	ldr	r3, [pc, #112]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80032ae:	4b1a      	ldr	r3, [pc, #104]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80032b6:	4b1a      	ldr	r3, [pc, #104]	; (8003320 <BSP_LCD_Init+0xc4>)
 80032b8:	2208      	movs	r2, #8
 80032ba:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80032bc:	4b18      	ldr	r3, [pc, #96]	; (8003320 <BSP_LCD_Init+0xc4>)
 80032be:	22c0      	movs	r2, #192	; 0xc0
 80032c0:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80032c2:	4b17      	ldr	r3, [pc, #92]	; (8003320 <BSP_LCD_Init+0xc4>)
 80032c4:	2204      	movs	r2, #4
 80032c6:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80032c8:	4b15      	ldr	r3, [pc, #84]	; (8003320 <BSP_LCD_Init+0xc4>)
 80032ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032ce:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80032d0:	4813      	ldr	r0, [pc, #76]	; (8003320 <BSP_LCD_Init+0xc4>)
 80032d2:	f005 fd49 	bl	8008d68 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80032d6:	4b10      	ldr	r3, [pc, #64]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032d8:	2200      	movs	r2, #0
 80032da:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80032dc:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032de:	2200      	movs	r2, #0
 80032e0:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80032e2:	4b0d      	ldr	r3, [pc, #52]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80032e8:	4b0b      	ldr	r3, [pc, #44]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80032ee:	f000 fc93 	bl	8003c18 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80032f2:	4809      	ldr	r0, [pc, #36]	; (8003318 <BSP_LCD_Init+0xbc>)
 80032f4:	f004 fd12 	bl	8007d1c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80032f8:	4b0a      	ldr	r3, [pc, #40]	; (8003324 <BSP_LCD_Init+0xc8>)
 80032fa:	4a0b      	ldr	r2, [pc, #44]	; (8003328 <BSP_LCD_Init+0xcc>)
 80032fc:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80032fe:	4b09      	ldr	r3, [pc, #36]	; (8003324 <BSP_LCD_Init+0xc8>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8003306:	f000 fe75 	bl	8003ff4 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800330a:	4808      	ldr	r0, [pc, #32]	; (800332c <BSP_LCD_Init+0xd0>)
 800330c:	f000 f90c 	bl	8003528 <BSP_LCD_SetFont>

  return LCD_OK;
 8003310:	2300      	movs	r3, #0
}  
 8003312:	4618      	mov	r0, r3
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	200006d0 	.word	0x200006d0
 800331c:	40016800 	.word	0x40016800
 8003320:	200001d8 	.word	0x200001d8
 8003324:	20000778 	.word	0x20000778
 8003328:	20000004 	.word	0x20000004
 800332c:	2000006c 	.word	0x2000006c

08003330 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8003334:	4b03      	ldr	r3, [pc, #12]	; (8003344 <BSP_LCD_GetXSize+0x14>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333a:	4798      	blx	r3
 800333c:	4603      	mov	r3, r0
}
 800333e:	4618      	mov	r0, r3
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20000778 	.word	0x20000778

08003348 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 800334c:	4b03      	ldr	r3, [pc, #12]	; (800335c <BSP_LCD_GetYSize+0x14>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003352:	4798      	blx	r3
 8003354:	4603      	mov	r3, r0
}
 8003356:	4618      	mov	r0, r3
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000778 	.word	0x20000778

08003360 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003360:	b580      	push	{r7, lr}
 8003362:	b090      	sub	sp, #64	; 0x40
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	6039      	str	r1, [r7, #0]
 800336a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 800336c:	2300      	movs	r3, #0
 800336e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8003370:	f7ff ffde 	bl	8003330 <BSP_LCD_GetXSize>
 8003374:	4603      	mov	r3, r0
 8003376:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800337c:	f7ff ffe4 	bl	8003348 <BSP_LCD_GetYSize>
 8003380:	4603      	mov	r3, r0
 8003382:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003384:	2300      	movs	r3, #0
 8003386:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 800338c:	23ff      	movs	r3, #255	; 0xff
 800338e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8003390:	2300      	movs	r3, #0
 8003392:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8003394:	2300      	movs	r3, #0
 8003396:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800339a:	2300      	movs	r3, #0
 800339c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80033a0:	2300      	movs	r3, #0
 80033a2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80033a6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80033aa:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80033ac:	2307      	movs	r3, #7
 80033ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80033b0:	f7ff ffbe 	bl	8003330 <BSP_LCD_GetXSize>
 80033b4:	4603      	mov	r3, r0
 80033b6:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80033b8:	f7ff ffc6 	bl	8003348 <BSP_LCD_GetYSize>
 80033bc:	4603      	mov	r3, r0
 80033be:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80033c0:	88fa      	ldrh	r2, [r7, #6]
 80033c2:	f107 030c 	add.w	r3, r7, #12
 80033c6:	4619      	mov	r1, r3
 80033c8:	4814      	ldr	r0, [pc, #80]	; (800341c <BSP_LCD_LayerDefaultInit+0xbc>)
 80033ca:	f004 fe39 	bl	8008040 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80033ce:	88fa      	ldrh	r2, [r7, #6]
 80033d0:	4913      	ldr	r1, [pc, #76]	; (8003420 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033d2:	4613      	mov	r3, r2
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	4413      	add	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	440b      	add	r3, r1
 80033dc:	3304      	adds	r3, #4
 80033de:	f04f 32ff 	mov.w	r2, #4294967295
 80033e2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80033e4:	88fa      	ldrh	r2, [r7, #6]
 80033e6:	490e      	ldr	r1, [pc, #56]	; (8003420 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033e8:	4613      	mov	r3, r2
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	4413      	add	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	3308      	adds	r3, #8
 80033f4:	4a0b      	ldr	r2, [pc, #44]	; (8003424 <BSP_LCD_LayerDefaultInit+0xc4>)
 80033f6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80033f8:	88fa      	ldrh	r2, [r7, #6]
 80033fa:	4909      	ldr	r1, [pc, #36]	; (8003420 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033fc:	4613      	mov	r3, r2
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	4413      	add	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	440b      	add	r3, r1
 8003406:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800340a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 800340c:	4803      	ldr	r0, [pc, #12]	; (800341c <BSP_LCD_LayerDefaultInit+0xbc>)
 800340e:	f004 fe55 	bl	80080bc <HAL_LTDC_EnableDither>
}
 8003412:	bf00      	nop
 8003414:	3740      	adds	r7, #64	; 0x40
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	200006d0 	.word	0x200006d0
 8003420:	2000020c 	.word	0x2000020c
 8003424:	2000006c 	.word	0x2000006c

08003428 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8003430:	4a04      	ldr	r2, [pc, #16]	; (8003444 <BSP_LCD_SelectLayer+0x1c>)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6013      	str	r3, [r2, #0]
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	20000208 	.word	0x20000208

08003448 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	460b      	mov	r3, r1
 8003452:	70fb      	strb	r3, [r7, #3]
  if(state == ENABLE)
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d112      	bne.n	8003480 <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 800345a:	4b19      	ldr	r3, [pc, #100]	; (80034c0 <BSP_LCD_SetLayerVisible+0x78>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	461a      	mov	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	01db      	lsls	r3, r3, #7
 8003464:	4413      	add	r3, r2
 8003466:	3384      	adds	r3, #132	; 0x84
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a15      	ldr	r2, [pc, #84]	; (80034c0 <BSP_LCD_SetLayerVisible+0x78>)
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	4611      	mov	r1, r2
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	01d2      	lsls	r2, r2, #7
 8003474:	440a      	add	r2, r1
 8003476:	3284      	adds	r2, #132	; 0x84
 8003478:	f043 0301 	orr.w	r3, r3, #1
 800347c:	6013      	str	r3, [r2, #0]
 800347e:	e011      	b.n	80034a4 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 8003480:	4b0f      	ldr	r3, [pc, #60]	; (80034c0 <BSP_LCD_SetLayerVisible+0x78>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	461a      	mov	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	01db      	lsls	r3, r3, #7
 800348a:	4413      	add	r3, r2
 800348c:	3384      	adds	r3, #132	; 0x84
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a0b      	ldr	r2, [pc, #44]	; (80034c0 <BSP_LCD_SetLayerVisible+0x78>)
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	4611      	mov	r1, r2
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	01d2      	lsls	r2, r2, #7
 800349a:	440a      	add	r2, r1
 800349c:	3284      	adds	r2, #132	; 0x84
 800349e:	f023 0301 	bic.w	r3, r3, #1
 80034a2:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 80034a4:	4b06      	ldr	r3, [pc, #24]	; (80034c0 <BSP_LCD_SetLayerVisible+0x78>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034aa:	4b05      	ldr	r3, [pc, #20]	; (80034c0 <BSP_LCD_SetLayerVisible+0x78>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	200006d0 	.word	0x200006d0

080034c4 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80034cc:	4b07      	ldr	r3, [pc, #28]	; (80034ec <BSP_LCD_SetTextColor+0x28>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	4907      	ldr	r1, [pc, #28]	; (80034f0 <BSP_LCD_SetTextColor+0x2c>)
 80034d2:	4613      	mov	r3, r2
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	4413      	add	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	440b      	add	r3, r1
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	601a      	str	r2, [r3, #0]
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	20000208 	.word	0x20000208
 80034f0:	2000020c 	.word	0x2000020c

080034f4 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80034fc:	4b08      	ldr	r3, [pc, #32]	; (8003520 <BSP_LCD_SetBackColor+0x2c>)
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	4908      	ldr	r1, [pc, #32]	; (8003524 <BSP_LCD_SetBackColor+0x30>)
 8003502:	4613      	mov	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	3304      	adds	r3, #4
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	601a      	str	r2, [r3, #0]
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	20000208 	.word	0x20000208
 8003524:	2000020c 	.word	0x2000020c

08003528 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8003530:	4b08      	ldr	r3, [pc, #32]	; (8003554 <BSP_LCD_SetFont+0x2c>)
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	4908      	ldr	r1, [pc, #32]	; (8003558 <BSP_LCD_SetFont+0x30>)
 8003536:	4613      	mov	r3, r2
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	4413      	add	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	440b      	add	r3, r1
 8003540:	3308      	adds	r3, #8
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	601a      	str	r2, [r3, #0]
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20000208 	.word	0x20000208
 8003558:	2000020c 	.word	0x2000020c

0800355c <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800355c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800355e:	b085      	sub	sp, #20
 8003560:	af02      	add	r7, sp, #8
 8003562:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003564:	4b0f      	ldr	r3, [pc, #60]	; (80035a4 <BSP_LCD_Clear+0x48>)
 8003566:	681c      	ldr	r4, [r3, #0]
 8003568:	4b0e      	ldr	r3, [pc, #56]	; (80035a4 <BSP_LCD_Clear+0x48>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a0e      	ldr	r2, [pc, #56]	; (80035a8 <BSP_LCD_Clear+0x4c>)
 800356e:	2134      	movs	r1, #52	; 0x34
 8003570:	fb01 f303 	mul.w	r3, r1, r3
 8003574:	4413      	add	r3, r2
 8003576:	335c      	adds	r3, #92	; 0x5c
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	461d      	mov	r5, r3
 800357c:	f7ff fed8 	bl	8003330 <BSP_LCD_GetXSize>
 8003580:	4606      	mov	r6, r0
 8003582:	f7ff fee1 	bl	8003348 <BSP_LCD_GetYSize>
 8003586:	4602      	mov	r2, r0
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	9301      	str	r3, [sp, #4]
 800358c:	2300      	movs	r3, #0
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	4613      	mov	r3, r2
 8003592:	4632      	mov	r2, r6
 8003594:	4629      	mov	r1, r5
 8003596:	4620      	mov	r0, r4
 8003598:	f000 fcf4 	bl	8003f84 <FillBuffer>
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035a4:	20000208 	.word	0x20000208
 80035a8:	200006d0 	.word	0x200006d0

080035ac <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80035ac:	b590      	push	{r4, r7, lr}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	80fb      	strh	r3, [r7, #6]
 80035b6:	460b      	mov	r3, r1
 80035b8:	80bb      	strh	r3, [r7, #4]
 80035ba:	4613      	mov	r3, r2
 80035bc:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80035be:	4b1b      	ldr	r3, [pc, #108]	; (800362c <BSP_LCD_DisplayChar+0x80>)
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	491b      	ldr	r1, [pc, #108]	; (8003630 <BSP_LCD_DisplayChar+0x84>)
 80035c4:	4613      	mov	r3, r2
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	4413      	add	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	3308      	adds	r3, #8
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6819      	ldr	r1, [r3, #0]
 80035d4:	78fb      	ldrb	r3, [r7, #3]
 80035d6:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80035da:	4b14      	ldr	r3, [pc, #80]	; (800362c <BSP_LCD_DisplayChar+0x80>)
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	4c14      	ldr	r4, [pc, #80]	; (8003630 <BSP_LCD_DisplayChar+0x84>)
 80035e0:	4613      	mov	r3, r2
 80035e2:	005b      	lsls	r3, r3, #1
 80035e4:	4413      	add	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	4423      	add	r3, r4
 80035ea:	3308      	adds	r3, #8
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80035f0:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80035f4:	4b0d      	ldr	r3, [pc, #52]	; (800362c <BSP_LCD_DisplayChar+0x80>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4c0d      	ldr	r4, [pc, #52]	; (8003630 <BSP_LCD_DisplayChar+0x84>)
 80035fa:	4613      	mov	r3, r2
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	4413      	add	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4423      	add	r3, r4
 8003604:	3308      	adds	r3, #8
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	889b      	ldrh	r3, [r3, #4]
 800360a:	3307      	adds	r3, #7
 800360c:	2b00      	cmp	r3, #0
 800360e:	da00      	bge.n	8003612 <BSP_LCD_DisplayChar+0x66>
 8003610:	3307      	adds	r3, #7
 8003612:	10db      	asrs	r3, r3, #3
 8003614:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003618:	18ca      	adds	r2, r1, r3
 800361a:	88b9      	ldrh	r1, [r7, #4]
 800361c:	88fb      	ldrh	r3, [r7, #6]
 800361e:	4618      	mov	r0, r3
 8003620:	f000 fbf6 	bl	8003e10 <DrawChar>
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	bd90      	pop	{r4, r7, pc}
 800362c:	20000208 	.word	0x20000208
 8003630:	2000020c 	.word	0x2000020c

08003634 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8003634:	b5b0      	push	{r4, r5, r7, lr}
 8003636:	b088      	sub	sp, #32
 8003638:	af00      	add	r7, sp, #0
 800363a:	60ba      	str	r2, [r7, #8]
 800363c:	461a      	mov	r2, r3
 800363e:	4603      	mov	r3, r0
 8003640:	81fb      	strh	r3, [r7, #14]
 8003642:	460b      	mov	r3, r1
 8003644:	81bb      	strh	r3, [r7, #12]
 8003646:	4613      	mov	r3, r2
 8003648:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800364a:	2301      	movs	r3, #1
 800364c:	83fb      	strh	r3, [r7, #30]
 800364e:	2300      	movs	r3, #0
 8003650:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003652:	2300      	movs	r3, #0
 8003654:	61bb      	str	r3, [r7, #24]
 8003656:	2300      	movs	r3, #0
 8003658:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800365e:	e002      	b.n	8003666 <BSP_LCD_DisplayStringAt+0x32>
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	3301      	adds	r3, #1
 8003664:	61bb      	str	r3, [r7, #24]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	1c5a      	adds	r2, r3, #1
 800366a:	617a      	str	r2, [r7, #20]
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1f6      	bne.n	8003660 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8003672:	f7ff fe5d 	bl	8003330 <BSP_LCD_GetXSize>
 8003676:	4b4a      	ldr	r3, [pc, #296]	; (80037a0 <BSP_LCD_DisplayStringAt+0x16c>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	494a      	ldr	r1, [pc, #296]	; (80037a4 <BSP_LCD_DisplayStringAt+0x170>)
 800367c:	4613      	mov	r3, r2
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4413      	add	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	440b      	add	r3, r1
 8003686:	3308      	adds	r3, #8
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	889b      	ldrh	r3, [r3, #4]
 800368c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003690:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	2b02      	cmp	r3, #2
 8003696:	d01c      	beq.n	80036d2 <BSP_LCD_DisplayStringAt+0x9e>
 8003698:	2b03      	cmp	r3, #3
 800369a:	d017      	beq.n	80036cc <BSP_LCD_DisplayStringAt+0x98>
 800369c:	2b01      	cmp	r3, #1
 800369e:	d12e      	bne.n	80036fe <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	1ad1      	subs	r1, r2, r3
 80036a6:	4b3e      	ldr	r3, [pc, #248]	; (80037a0 <BSP_LCD_DisplayStringAt+0x16c>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	483e      	ldr	r0, [pc, #248]	; (80037a4 <BSP_LCD_DisplayStringAt+0x170>)
 80036ac:	4613      	mov	r3, r2
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	4413      	add	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4403      	add	r3, r0
 80036b6:	3308      	adds	r3, #8
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	889b      	ldrh	r3, [r3, #4]
 80036bc:	fb03 f301 	mul.w	r3, r3, r1
 80036c0:	085b      	lsrs	r3, r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	89fb      	ldrh	r3, [r7, #14]
 80036c6:	4413      	add	r3, r2
 80036c8:	83fb      	strh	r3, [r7, #30]
      break;
 80036ca:	e01b      	b.n	8003704 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 80036cc:	89fb      	ldrh	r3, [r7, #14]
 80036ce:	83fb      	strh	r3, [r7, #30]
      break;
 80036d0:	e018      	b.n	8003704 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	b299      	uxth	r1, r3
 80036da:	4b31      	ldr	r3, [pc, #196]	; (80037a0 <BSP_LCD_DisplayStringAt+0x16c>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4831      	ldr	r0, [pc, #196]	; (80037a4 <BSP_LCD_DisplayStringAt+0x170>)
 80036e0:	4613      	mov	r3, r2
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	4413      	add	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4403      	add	r3, r0
 80036ea:	3308      	adds	r3, #8
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	889b      	ldrh	r3, [r3, #4]
 80036f0:	fb11 f303 	smulbb	r3, r1, r3
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	89fb      	ldrh	r3, [r7, #14]
 80036f8:	4413      	add	r3, r2
 80036fa:	83fb      	strh	r3, [r7, #30]
      break;
 80036fc:	e002      	b.n	8003704 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = X;
 80036fe:	89fb      	ldrh	r3, [r7, #14]
 8003700:	83fb      	strh	r3, [r7, #30]
      break;
 8003702:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003704:	e01a      	b.n	800373c <BSP_LCD_DisplayStringAt+0x108>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	781a      	ldrb	r2, [r3, #0]
 800370a:	89b9      	ldrh	r1, [r7, #12]
 800370c:	8bfb      	ldrh	r3, [r7, #30]
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff ff4c 	bl	80035ac <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003714:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <BSP_LCD_DisplayStringAt+0x16c>)
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	4922      	ldr	r1, [pc, #136]	; (80037a4 <BSP_LCD_DisplayStringAt+0x170>)
 800371a:	4613      	mov	r3, r2
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	4413      	add	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	3308      	adds	r3, #8
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	889a      	ldrh	r2, [r3, #4]
 800372a:	8bfb      	ldrh	r3, [r7, #30]
 800372c:	4413      	add	r3, r2
 800372e:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	3301      	adds	r3, #1
 8003734:	60bb      	str	r3, [r7, #8]
    i++;
 8003736:	8bbb      	ldrh	r3, [r7, #28]
 8003738:	3301      	adds	r3, #1
 800373a:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	2b00      	cmp	r3, #0
 8003742:	bf14      	ite	ne
 8003744:	2301      	movne	r3, #1
 8003746:	2300      	moveq	r3, #0
 8003748:	b2dc      	uxtb	r4, r3
 800374a:	f7ff fdf1 	bl	8003330 <BSP_LCD_GetXSize>
 800374e:	4605      	mov	r5, r0
 8003750:	8bb9      	ldrh	r1, [r7, #28]
 8003752:	4b13      	ldr	r3, [pc, #76]	; (80037a0 <BSP_LCD_DisplayStringAt+0x16c>)
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	4813      	ldr	r0, [pc, #76]	; (80037a4 <BSP_LCD_DisplayStringAt+0x170>)
 8003758:	4613      	mov	r3, r2
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	4413      	add	r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4403      	add	r3, r0
 8003762:	3308      	adds	r3, #8
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	889b      	ldrh	r3, [r3, #4]
 8003768:	fb03 f301 	mul.w	r3, r3, r1
 800376c:	1aeb      	subs	r3, r5, r3
 800376e:	b299      	uxth	r1, r3
 8003770:	4b0b      	ldr	r3, [pc, #44]	; (80037a0 <BSP_LCD_DisplayStringAt+0x16c>)
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	480b      	ldr	r0, [pc, #44]	; (80037a4 <BSP_LCD_DisplayStringAt+0x170>)
 8003776:	4613      	mov	r3, r2
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	4413      	add	r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4403      	add	r3, r0
 8003780:	3308      	adds	r3, #8
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	889b      	ldrh	r3, [r3, #4]
 8003786:	4299      	cmp	r1, r3
 8003788:	bf2c      	ite	cs
 800378a:	2301      	movcs	r3, #1
 800378c:	2300      	movcc	r3, #0
 800378e:	b2db      	uxtb	r3, r3
 8003790:	4023      	ands	r3, r4
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1b6      	bne.n	8003706 <BSP_LCD_DisplayStringAt+0xd2>
  }  
}
 8003798:	bf00      	nop
 800379a:	3720      	adds	r7, #32
 800379c:	46bd      	mov	sp, r7
 800379e:	bdb0      	pop	{r4, r5, r7, pc}
 80037a0:	20000208 	.word	0x20000208
 80037a4:	2000020c 	.word	0x2000020c

080037a8 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80037a8:	b5b0      	push	{r4, r5, r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af02      	add	r7, sp, #8
 80037ae:	4603      	mov	r3, r0
 80037b0:	80fb      	strh	r3, [r7, #6]
 80037b2:	460b      	mov	r3, r1
 80037b4:	80bb      	strh	r3, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80037be:	4b16      	ldr	r3, [pc, #88]	; (8003818 <BSP_LCD_DrawHLine+0x70>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a16      	ldr	r2, [pc, #88]	; (800381c <BSP_LCD_DrawHLine+0x74>)
 80037c4:	2134      	movs	r1, #52	; 0x34
 80037c6:	fb01 f303 	mul.w	r3, r1, r3
 80037ca:	4413      	add	r3, r2
 80037cc:	335c      	adds	r3, #92	; 0x5c
 80037ce:	681c      	ldr	r4, [r3, #0]
 80037d0:	f7ff fdae 	bl	8003330 <BSP_LCD_GetXSize>
 80037d4:	4602      	mov	r2, r0
 80037d6:	88bb      	ldrh	r3, [r7, #4]
 80037d8:	fb03 f202 	mul.w	r2, r3, r2
 80037dc:	88fb      	ldrh	r3, [r7, #6]
 80037de:	4413      	add	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4423      	add	r3, r4
 80037e4:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80037e6:	4b0c      	ldr	r3, [pc, #48]	; (8003818 <BSP_LCD_DrawHLine+0x70>)
 80037e8:	6818      	ldr	r0, [r3, #0]
 80037ea:	68fc      	ldr	r4, [r7, #12]
 80037ec:	887d      	ldrh	r5, [r7, #2]
 80037ee:	4b0a      	ldr	r3, [pc, #40]	; (8003818 <BSP_LCD_DrawHLine+0x70>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	490b      	ldr	r1, [pc, #44]	; (8003820 <BSP_LCD_DrawHLine+0x78>)
 80037f4:	4613      	mov	r3, r2
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	4413      	add	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	440b      	add	r3, r1
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	9301      	str	r3, [sp, #4]
 8003802:	2300      	movs	r3, #0
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	2301      	movs	r3, #1
 8003808:	462a      	mov	r2, r5
 800380a:	4621      	mov	r1, r4
 800380c:	f000 fbba 	bl	8003f84 <FillBuffer>
}
 8003810:	bf00      	nop
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bdb0      	pop	{r4, r5, r7, pc}
 8003818:	20000208 	.word	0x20000208
 800381c:	200006d0 	.word	0x200006d0
 8003820:	2000020c 	.word	0x2000020c

08003824 <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003824:	b590      	push	{r4, r7, lr}
 8003826:	b087      	sub	sp, #28
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	80fb      	strh	r3, [r7, #6]
 800382e:	460b      	mov	r3, r1
 8003830:	80bb      	strh	r3, [r7, #4]
 8003832:	4613      	mov	r3, r2
 8003834:	807b      	strh	r3, [r7, #2]
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8003836:	887b      	ldrh	r3, [r7, #2]
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	f1c3 0303 	rsb	r3, r3, #3
 800383e:	617b      	str	r3, [r7, #20]
  curx = 0;
 8003840:	2300      	movs	r3, #0
 8003842:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8003844:	887b      	ldrh	r3, [r7, #2]
 8003846:	60fb      	str	r3, [r7, #12]
  
  while (curx <= cury)
 8003848:	e0cf      	b.n	80039ea <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	b29a      	uxth	r2, r3
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	4413      	add	r3, r2
 8003852:	b298      	uxth	r0, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	b29b      	uxth	r3, r3
 8003858:	88ba      	ldrh	r2, [r7, #4]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	b29c      	uxth	r4, r3
 800385e:	4b67      	ldr	r3, [pc, #412]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	4967      	ldr	r1, [pc, #412]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 8003864:	4613      	mov	r3, r2
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	4413      	add	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	461a      	mov	r2, r3
 8003872:	4621      	mov	r1, r4
 8003874:	f000 faa6 	bl	8003dc4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	b29b      	uxth	r3, r3
 800387c:	88fa      	ldrh	r2, [r7, #6]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	b298      	uxth	r0, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	b29b      	uxth	r3, r3
 8003886:	88ba      	ldrh	r2, [r7, #4]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	b29c      	uxth	r4, r3
 800388c:	4b5b      	ldr	r3, [pc, #364]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	495b      	ldr	r1, [pc, #364]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 8003892:	4613      	mov	r3, r2
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	4413      	add	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	4621      	mov	r1, r4
 80038a2:	f000 fa8f 	bl	8003dc4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	88fb      	ldrh	r3, [r7, #6]
 80038ac:	4413      	add	r3, r2
 80038ae:	b298      	uxth	r0, r3
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	88ba      	ldrh	r2, [r7, #4]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	b29c      	uxth	r4, r3
 80038ba:	4b50      	ldr	r3, [pc, #320]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	4950      	ldr	r1, [pc, #320]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 80038c0:	4613      	mov	r3, r2
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	4413      	add	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	440b      	add	r3, r1
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	461a      	mov	r2, r3
 80038ce:	4621      	mov	r1, r4
 80038d0:	f000 fa78 	bl	8003dc4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	88fa      	ldrh	r2, [r7, #6]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	b298      	uxth	r0, r3
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	88ba      	ldrh	r2, [r7, #4]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	b29c      	uxth	r4, r3
 80038e8:	4b44      	ldr	r3, [pc, #272]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	4944      	ldr	r1, [pc, #272]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 80038ee:	4613      	mov	r3, r2
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	4413      	add	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	440b      	add	r3, r1
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	461a      	mov	r2, r3
 80038fc:	4621      	mov	r1, r4
 80038fe:	f000 fa61 	bl	8003dc4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	b29a      	uxth	r2, r3
 8003906:	88fb      	ldrh	r3, [r7, #6]
 8003908:	4413      	add	r3, r2
 800390a:	b298      	uxth	r0, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	b29a      	uxth	r2, r3
 8003910:	88bb      	ldrh	r3, [r7, #4]
 8003912:	4413      	add	r3, r2
 8003914:	b29c      	uxth	r4, r3
 8003916:	4b39      	ldr	r3, [pc, #228]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4939      	ldr	r1, [pc, #228]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 800391c:	4613      	mov	r3, r2
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	461a      	mov	r2, r3
 800392a:	4621      	mov	r1, r4
 800392c:	f000 fa4a 	bl	8003dc4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	b29b      	uxth	r3, r3
 8003934:	88fa      	ldrh	r2, [r7, #6]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	b298      	uxth	r0, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	b29a      	uxth	r2, r3
 800393e:	88bb      	ldrh	r3, [r7, #4]
 8003940:	4413      	add	r3, r2
 8003942:	b29c      	uxth	r4, r3
 8003944:	4b2d      	ldr	r3, [pc, #180]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	492d      	ldr	r1, [pc, #180]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 800394a:	4613      	mov	r3, r2
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	4413      	add	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	440b      	add	r3, r1
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	461a      	mov	r2, r3
 8003958:	4621      	mov	r1, r4
 800395a:	f000 fa33 	bl	8003dc4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	b29a      	uxth	r2, r3
 8003962:	88fb      	ldrh	r3, [r7, #6]
 8003964:	4413      	add	r3, r2
 8003966:	b298      	uxth	r0, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	b29a      	uxth	r2, r3
 800396c:	88bb      	ldrh	r3, [r7, #4]
 800396e:	4413      	add	r3, r2
 8003970:	b29c      	uxth	r4, r3
 8003972:	4b22      	ldr	r3, [pc, #136]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	4922      	ldr	r1, [pc, #136]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 8003978:	4613      	mov	r3, r2
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	4413      	add	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	461a      	mov	r2, r3
 8003986:	4621      	mov	r1, r4
 8003988:	f000 fa1c 	bl	8003dc4 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	b29b      	uxth	r3, r3
 8003990:	88fa      	ldrh	r2, [r7, #6]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	b298      	uxth	r0, r3
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	b29a      	uxth	r2, r3
 800399a:	88bb      	ldrh	r3, [r7, #4]
 800399c:	4413      	add	r3, r2
 800399e:	b29c      	uxth	r4, r3
 80039a0:	4b16      	ldr	r3, [pc, #88]	; (80039fc <BSP_LCD_DrawCircle+0x1d8>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4916      	ldr	r1, [pc, #88]	; (8003a00 <BSP_LCD_DrawCircle+0x1dc>)
 80039a6:	4613      	mov	r3, r2
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	4413      	add	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	440b      	add	r3, r1
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	461a      	mov	r2, r3
 80039b4:	4621      	mov	r1, r4
 80039b6:	f000 fa05 	bl	8003dc4 <BSP_LCD_DrawPixel>

    if (d < 0)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	da06      	bge.n	80039ce <BSP_LCD_DrawCircle+0x1aa>
    { 
      d += (curx << 2) + 6;
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	009a      	lsls	r2, r3, #2
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	4413      	add	r3, r2
 80039c8:	3306      	adds	r3, #6
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	e00a      	b.n	80039e4 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	009a      	lsls	r2, r3, #2
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	4413      	add	r3, r2
 80039da:	330a      	adds	r3, #10
 80039dc:	617b      	str	r3, [r7, #20]
      cury--;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	3b01      	subs	r3, #1
 80039e2:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	3301      	adds	r3, #1
 80039e8:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	f67f af2b 	bls.w	800384a <BSP_LCD_DrawCircle+0x26>
  } 
}
 80039f4:	bf00      	nop
 80039f6:	371c      	adds	r7, #28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd90      	pop	{r4, r7, pc}
 80039fc:	20000208 	.word	0x20000208
 8003a00:	2000020c 	.word	0x2000020c

08003a04 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a08:	b086      	sub	sp, #24
 8003a0a:	af02      	add	r7, sp, #8
 8003a0c:	4604      	mov	r4, r0
 8003a0e:	4608      	mov	r0, r1
 8003a10:	4611      	mov	r1, r2
 8003a12:	461a      	mov	r2, r3
 8003a14:	4623      	mov	r3, r4
 8003a16:	80fb      	strh	r3, [r7, #6]
 8003a18:	4603      	mov	r3, r0
 8003a1a:	80bb      	strh	r3, [r7, #4]
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	807b      	strh	r3, [r7, #2]
 8003a20:	4613      	mov	r3, r2
 8003a22:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8003a24:	2300      	movs	r3, #0
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003a28:	4b20      	ldr	r3, [pc, #128]	; (8003aac <BSP_LCD_FillRect+0xa8>)
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	4920      	ldr	r1, [pc, #128]	; (8003ab0 <BSP_LCD_FillRect+0xac>)
 8003a2e:	4613      	mov	r3, r2
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	4413      	add	r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	440b      	add	r3, r1
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff fd42 	bl	80034c4 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003a40:	4b1a      	ldr	r3, [pc, #104]	; (8003aac <BSP_LCD_FillRect+0xa8>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1b      	ldr	r2, [pc, #108]	; (8003ab4 <BSP_LCD_FillRect+0xb0>)
 8003a46:	2134      	movs	r1, #52	; 0x34
 8003a48:	fb01 f303 	mul.w	r3, r1, r3
 8003a4c:	4413      	add	r3, r2
 8003a4e:	335c      	adds	r3, #92	; 0x5c
 8003a50:	681c      	ldr	r4, [r3, #0]
 8003a52:	f7ff fc6d 	bl	8003330 <BSP_LCD_GetXSize>
 8003a56:	4602      	mov	r2, r0
 8003a58:	88bb      	ldrh	r3, [r7, #4]
 8003a5a:	fb03 f202 	mul.w	r2, r3, r2
 8003a5e:	88fb      	ldrh	r3, [r7, #6]
 8003a60:	4413      	add	r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4423      	add	r3, r4
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003a68:	4b10      	ldr	r3, [pc, #64]	; (8003aac <BSP_LCD_FillRect+0xa8>)
 8003a6a:	681c      	ldr	r4, [r3, #0]
 8003a6c:	68fd      	ldr	r5, [r7, #12]
 8003a6e:	887e      	ldrh	r6, [r7, #2]
 8003a70:	f8b7 8000 	ldrh.w	r8, [r7]
 8003a74:	f7ff fc5c 	bl	8003330 <BSP_LCD_GetXSize>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	887b      	ldrh	r3, [r7, #2]
 8003a7c:	1ad1      	subs	r1, r2, r3
 8003a7e:	4b0b      	ldr	r3, [pc, #44]	; (8003aac <BSP_LCD_FillRect+0xa8>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	480b      	ldr	r0, [pc, #44]	; (8003ab0 <BSP_LCD_FillRect+0xac>)
 8003a84:	4613      	mov	r3, r2
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	4413      	add	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4403      	add	r3, r0
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	9301      	str	r3, [sp, #4]
 8003a92:	9100      	str	r1, [sp, #0]
 8003a94:	4643      	mov	r3, r8
 8003a96:	4632      	mov	r2, r6
 8003a98:	4629      	mov	r1, r5
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f000 fa72 	bl	8003f84 <FillBuffer>
}
 8003aa0:	bf00      	nop
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000208 	.word	0x20000208
 8003ab0:	2000020c 	.word	0x2000020c
 8003ab4:	200006d0 	.word	0x200006d0

08003ab8 <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	80fb      	strh	r3, [r7, #6]
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	80bb      	strh	r3, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	807b      	strh	r3, [r7, #2]
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	f1c3 0303 	rsb	r3, r3, #3
 8003ad2:	617b      	str	r3, [r7, #20]

  curx = 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003adc:	4b44      	ldr	r3, [pc, #272]	; (8003bf0 <BSP_LCD_FillCircle+0x138>)
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	4944      	ldr	r1, [pc, #272]	; (8003bf4 <BSP_LCD_FillCircle+0x13c>)
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	4413      	add	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	440b      	add	r3, r1
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7ff fce8 	bl	80034c4 <BSP_LCD_SetTextColor>

  while (curx <= cury)
 8003af4:	e061      	b.n	8003bba <BSP_LCD_FillCircle+0x102>
  {
    if(cury > 0) 
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d021      	beq.n	8003b40 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	88fa      	ldrh	r2, [r7, #6]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	b298      	uxth	r0, r3
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	88bb      	ldrh	r3, [r7, #4]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	b299      	uxth	r1, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	461a      	mov	r2, r3
 8003b1a:	f7ff fe45 	bl	80037a8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	88fa      	ldrh	r2, [r7, #6]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	b298      	uxth	r0, r3
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	88ba      	ldrh	r2, [r7, #4]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	b299      	uxth	r1, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	005b      	lsls	r3, r3, #1
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	f7ff fe34 	bl	80037a8 <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d021      	beq.n	8003b8a <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	88fa      	ldrh	r2, [r7, #6]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	b298      	uxth	r0, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	88ba      	ldrh	r2, [r7, #4]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	b299      	uxth	r1, r3
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	461a      	mov	r2, r3
 8003b64:	f7ff fe20 	bl	80037a8 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	88fa      	ldrh	r2, [r7, #6]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	b298      	uxth	r0, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	88bb      	ldrh	r3, [r7, #4]
 8003b78:	4413      	add	r3, r2
 8003b7a:	b299      	uxth	r1, r3
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	461a      	mov	r2, r3
 8003b86:	f7ff fe0f 	bl	80037a8 <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	da06      	bge.n	8003b9e <BSP_LCD_FillCircle+0xe6>
    { 
      d += (curx << 2) + 6;
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	009a      	lsls	r2, r3, #2
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	4413      	add	r3, r2
 8003b98:	3306      	adds	r3, #6
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	e00a      	b.n	8003bb4 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	009a      	lsls	r2, r3, #2
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	4413      	add	r3, r2
 8003baa:	330a      	adds	r3, #10
 8003bac:	617b      	str	r3, [r7, #20]
      cury--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d999      	bls.n	8003af6 <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003bc2:	4b0b      	ldr	r3, [pc, #44]	; (8003bf0 <BSP_LCD_FillCircle+0x138>)
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	490b      	ldr	r1, [pc, #44]	; (8003bf4 <BSP_LCD_FillCircle+0x13c>)
 8003bc8:	4613      	mov	r3, r2
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	4413      	add	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff fc75 	bl	80034c4 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8003bda:	887a      	ldrh	r2, [r7, #2]
 8003bdc:	88b9      	ldrh	r1, [r7, #4]
 8003bde:	88fb      	ldrh	r3, [r7, #6]
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff fe1f 	bl	8003824 <BSP_LCD_DrawCircle>
}
 8003be6:	bf00      	nop
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	20000208 	.word	0x20000208
 8003bf4:	2000020c 	.word	0x2000020c

08003bf8 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003bfc:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <BSP_LCD_DisplayOn+0x1c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8003c06:	4b03      	ldr	r3, [pc, #12]	; (8003c14 <BSP_LCD_DisplayOn+0x1c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	4798      	blx	r3
  }
}
 8003c0e:	bf00      	nop
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	20000778 	.word	0x20000778

08003c18 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b08e      	sub	sp, #56	; 0x38
 8003c1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003c1e:	2300      	movs	r3, #0
 8003c20:	623b      	str	r3, [r7, #32]
 8003c22:	4b61      	ldr	r3, [pc, #388]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	4a60      	ldr	r2, [pc, #384]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c2e:	4b5e      	ldr	r3, [pc, #376]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c32:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c36:	623b      	str	r3, [r7, #32]
 8003c38:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	61fb      	str	r3, [r7, #28]
 8003c3e:	4b5a      	ldr	r3, [pc, #360]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	4a59      	ldr	r2, [pc, #356]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c48:	6313      	str	r3, [r2, #48]	; 0x30
 8003c4a:	4b57      	ldr	r3, [pc, #348]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c52:	61fb      	str	r3, [r7, #28]
 8003c54:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c56:	2300      	movs	r3, #0
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	4b53      	ldr	r3, [pc, #332]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5e:	4a52      	ldr	r2, [pc, #328]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	6313      	str	r3, [r2, #48]	; 0x30
 8003c66:	4b50      	ldr	r3, [pc, #320]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	61bb      	str	r3, [r7, #24]
 8003c70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	4b4c      	ldr	r3, [pc, #304]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7a:	4a4b      	ldr	r2, [pc, #300]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c7c:	f043 0302 	orr.w	r3, r3, #2
 8003c80:	6313      	str	r3, [r2, #48]	; 0x30
 8003c82:	4b49      	ldr	r3, [pc, #292]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	617b      	str	r3, [r7, #20]
 8003c8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	613b      	str	r3, [r7, #16]
 8003c92:	4b45      	ldr	r3, [pc, #276]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	4a44      	ldr	r2, [pc, #272]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003c98:	f043 0304 	orr.w	r3, r3, #4
 8003c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c9e:	4b42      	ldr	r3, [pc, #264]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	f003 0304 	and.w	r3, r3, #4
 8003ca6:	613b      	str	r3, [r7, #16]
 8003ca8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003caa:	2300      	movs	r3, #0
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	4b3e      	ldr	r3, [pc, #248]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb2:	4a3d      	ldr	r2, [pc, #244]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003cb4:	f043 0308 	orr.w	r3, r3, #8
 8003cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8003cba:	4b3b      	ldr	r3, [pc, #236]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	f003 0308 	and.w	r3, r3, #8
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60bb      	str	r3, [r7, #8]
 8003cca:	4b37      	ldr	r3, [pc, #220]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cce:	4a36      	ldr	r2, [pc, #216]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003cd0:	f043 0320 	orr.w	r3, r3, #32
 8003cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8003cd6:	4b34      	ldr	r3, [pc, #208]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cda:	f003 0320 	and.w	r3, r3, #32
 8003cde:	60bb      	str	r3, [r7, #8]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	607b      	str	r3, [r7, #4]
 8003ce6:	4b30      	ldr	r3, [pc, #192]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cea:	4a2f      	ldr	r2, [pc, #188]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cf2:	4b2d      	ldr	r3, [pc, #180]	; (8003da8 <BSP_LCD_MspInit+0x190>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cfa:	607b      	str	r3, [r7, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003cfe:	f641 0358 	movw	r3, #6232	; 0x1858
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003d04:	2302      	movs	r3, #2
 8003d06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003d10:	230e      	movs	r3, #14
 8003d12:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003d14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d18:	4619      	mov	r1, r3
 8003d1a:	4824      	ldr	r0, [pc, #144]	; (8003dac <BSP_LCD_MspInit+0x194>)
 8003d1c:	f001 fada 	bl	80052d4 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003d20:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003d24:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	4820      	ldr	r0, [pc, #128]	; (8003db0 <BSP_LCD_MspInit+0x198>)
 8003d2e:	f001 fad1 	bl	80052d4 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8003d32:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8003d36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003d38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	481d      	ldr	r0, [pc, #116]	; (8003db4 <BSP_LCD_MspInit+0x19c>)
 8003d40:	f001 fac8 	bl	80052d4 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8003d44:	2348      	movs	r3, #72	; 0x48
 8003d46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	481a      	ldr	r0, [pc, #104]	; (8003db8 <BSP_LCD_MspInit+0x1a0>)
 8003d50:	f001 fac0 	bl	80052d4 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003d54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003d5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d5e:	4619      	mov	r1, r3
 8003d60:	4816      	ldr	r0, [pc, #88]	; (8003dbc <BSP_LCD_MspInit+0x1a4>)
 8003d62:	f001 fab7 	bl	80052d4 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8003d66:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8003d6a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003d6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d70:	4619      	mov	r1, r3
 8003d72:	4813      	ldr	r0, [pc, #76]	; (8003dc0 <BSP_LCD_MspInit+0x1a8>)
 8003d74:	f001 faae 	bl	80052d4 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003d7c:	2309      	movs	r3, #9
 8003d7e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003d80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d84:	4619      	mov	r1, r3
 8003d86:	480a      	ldr	r0, [pc, #40]	; (8003db0 <BSP_LCD_MspInit+0x198>)
 8003d88:	f001 faa4 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003d8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003d92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d96:	4619      	mov	r1, r3
 8003d98:	4809      	ldr	r0, [pc, #36]	; (8003dc0 <BSP_LCD_MspInit+0x1a8>)
 8003d9a:	f001 fa9b 	bl	80052d4 <HAL_GPIO_Init>
}
 8003d9e:	bf00      	nop
 8003da0:	3738      	adds	r7, #56	; 0x38
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40020000 	.word	0x40020000
 8003db0:	40020400 	.word	0x40020400
 8003db4:	40020800 	.word	0x40020800
 8003db8:	40020c00 	.word	0x40020c00
 8003dbc:	40021400 	.word	0x40021400
 8003dc0:	40021800 	.word	0x40021800

08003dc4 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003dc4:	b5b0      	push	{r4, r5, r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	603a      	str	r2, [r7, #0]
 8003dce:	80fb      	strh	r3, [r7, #6]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003dd4:	4b0c      	ldr	r3, [pc, #48]	; (8003e08 <BSP_LCD_DrawPixel+0x44>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a0c      	ldr	r2, [pc, #48]	; (8003e0c <BSP_LCD_DrawPixel+0x48>)
 8003dda:	2134      	movs	r1, #52	; 0x34
 8003ddc:	fb01 f303 	mul.w	r3, r1, r3
 8003de0:	4413      	add	r3, r2
 8003de2:	335c      	adds	r3, #92	; 0x5c
 8003de4:	681c      	ldr	r4, [r3, #0]
 8003de6:	88bd      	ldrh	r5, [r7, #4]
 8003de8:	f7ff faa2 	bl	8003330 <BSP_LCD_GetXSize>
 8003dec:	4603      	mov	r3, r0
 8003dee:	fb03 f205 	mul.w	r2, r3, r5
 8003df2:	88fb      	ldrh	r3, [r7, #6]
 8003df4:	4413      	add	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4423      	add	r3, r4
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	6013      	str	r3, [r2, #0]
}
 8003e00:	bf00      	nop
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bdb0      	pop	{r4, r5, r7, pc}
 8003e08:	20000208 	.word	0x20000208
 8003e0c:	200006d0 	.word	0x200006d0

08003e10 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b088      	sub	sp, #32
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	4603      	mov	r3, r0
 8003e18:	603a      	str	r2, [r7, #0]
 8003e1a:	80fb      	strh	r3, [r7, #6]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003e20:	2300      	movs	r3, #0
 8003e22:	61fb      	str	r3, [r7, #28]
 8003e24:	2300      	movs	r3, #0
 8003e26:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003e2c:	4b53      	ldr	r3, [pc, #332]	; (8003f7c <DrawChar+0x16c>)
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	4953      	ldr	r1, [pc, #332]	; (8003f80 <DrawChar+0x170>)
 8003e32:	4613      	mov	r3, r2
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	4413      	add	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	3308      	adds	r3, #8
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	88db      	ldrh	r3, [r3, #6]
 8003e42:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003e44:	4b4d      	ldr	r3, [pc, #308]	; (8003f7c <DrawChar+0x16c>)
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	494d      	ldr	r1, [pc, #308]	; (8003f80 <DrawChar+0x170>)
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	3308      	adds	r3, #8
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	889b      	ldrh	r3, [r3, #4]
 8003e5a:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003e5c:	8a3b      	ldrh	r3, [r7, #16]
 8003e5e:	3307      	adds	r3, #7
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	da00      	bge.n	8003e66 <DrawChar+0x56>
 8003e64:	3307      	adds	r3, #7
 8003e66:	10db      	asrs	r3, r3, #3
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	8a3b      	ldrh	r3, [r7, #16]
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8003e76:	2300      	movs	r3, #0
 8003e78:	61fb      	str	r3, [r7, #28]
 8003e7a:	e076      	b.n	8003f6a <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003e7c:	8a3b      	ldrh	r3, [r7, #16]
 8003e7e:	3307      	adds	r3, #7
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	da00      	bge.n	8003e86 <DrawChar+0x76>
 8003e84:	3307      	adds	r3, #7
 8003e86:	10db      	asrs	r3, r3, #3
 8003e88:	461a      	mov	r2, r3
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	fb03 f302 	mul.w	r3, r3, r2
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	4413      	add	r3, r2
 8003e94:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8003e96:	8a3b      	ldrh	r3, [r7, #16]
 8003e98:	3307      	adds	r3, #7
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	da00      	bge.n	8003ea0 <DrawChar+0x90>
 8003e9e:	3307      	adds	r3, #7
 8003ea0:	10db      	asrs	r3, r3, #3
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d002      	beq.n	8003eac <DrawChar+0x9c>
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d004      	beq.n	8003eb4 <DrawChar+0xa4>
 8003eaa:	e00c      	b.n	8003ec6 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	617b      	str	r3, [r7, #20]
      break;
 8003eb2:	e016      	b.n	8003ee2 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	021b      	lsls	r3, r3, #8
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	3201      	adds	r2, #1
 8003ebe:	7812      	ldrb	r2, [r2, #0]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	617b      	str	r3, [r7, #20]
      break;
 8003ec4:	e00d      	b.n	8003ee2 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	041a      	lsls	r2, r3, #16
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	021b      	lsls	r3, r3, #8
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	68ba      	ldr	r2, [r7, #8]
 8003ed8:	3202      	adds	r2, #2
 8003eda:	7812      	ldrb	r2, [r2, #0]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	617b      	str	r3, [r7, #20]
      break;
 8003ee0:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61bb      	str	r3, [r7, #24]
 8003ee6:	e036      	b.n	8003f56 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003ee8:	8a3a      	ldrh	r2, [r7, #16]
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	1ad2      	subs	r2, r2, r3
 8003eee:	7bfb      	ldrb	r3, [r7, #15]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	461a      	mov	r2, r3
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d012      	beq.n	8003f2a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	b29a      	uxth	r2, r3
 8003f08:	88fb      	ldrh	r3, [r7, #6]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	b298      	uxth	r0, r3
 8003f0e:	4b1b      	ldr	r3, [pc, #108]	; (8003f7c <DrawChar+0x16c>)
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	491b      	ldr	r1, [pc, #108]	; (8003f80 <DrawChar+0x170>)
 8003f14:	4613      	mov	r3, r2
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	4413      	add	r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	88bb      	ldrh	r3, [r7, #4]
 8003f22:	4619      	mov	r1, r3
 8003f24:	f7ff ff4e 	bl	8003dc4 <BSP_LCD_DrawPixel>
 8003f28:	e012      	b.n	8003f50 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	88fb      	ldrh	r3, [r7, #6]
 8003f30:	4413      	add	r3, r2
 8003f32:	b298      	uxth	r0, r3
 8003f34:	4b11      	ldr	r3, [pc, #68]	; (8003f7c <DrawChar+0x16c>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	4911      	ldr	r1, [pc, #68]	; (8003f80 <DrawChar+0x170>)
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	3304      	adds	r3, #4
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	88bb      	ldrh	r3, [r7, #4]
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	f7ff ff3a 	bl	8003dc4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	3301      	adds	r3, #1
 8003f54:	61bb      	str	r3, [r7, #24]
 8003f56:	8a3b      	ldrh	r3, [r7, #16]
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d3c4      	bcc.n	8003ee8 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003f5e:	88bb      	ldrh	r3, [r7, #4]
 8003f60:	3301      	adds	r3, #1
 8003f62:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	3301      	adds	r3, #1
 8003f68:	61fb      	str	r3, [r7, #28]
 8003f6a:	8a7b      	ldrh	r3, [r7, #18]
 8003f6c:	69fa      	ldr	r2, [r7, #28]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d384      	bcc.n	8003e7c <DrawChar+0x6c>
  }
}
 8003f72:	bf00      	nop
 8003f74:	3720      	adds	r7, #32
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000208 	.word	0x20000208
 8003f80:	2000020c 	.word	0x2000020c

08003f84 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8003f92:	4b16      	ldr	r3, [pc, #88]	; (8003fec <FillBuffer+0x68>)
 8003f94:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003f98:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003f9a:	4b14      	ldr	r3, [pc, #80]	; (8003fec <FillBuffer+0x68>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8003fa0:	4a12      	ldr	r2, [pc, #72]	; (8003fec <FillBuffer+0x68>)
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8003fa6:	4b11      	ldr	r3, [pc, #68]	; (8003fec <FillBuffer+0x68>)
 8003fa8:	4a11      	ldr	r2, [pc, #68]	; (8003ff0 <FillBuffer+0x6c>)
 8003faa:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003fac:	480f      	ldr	r0, [pc, #60]	; (8003fec <FillBuffer+0x68>)
 8003fae:	f000 fdf5 	bl	8004b9c <HAL_DMA2D_Init>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d115      	bne.n	8003fe4 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8003fb8:	68f9      	ldr	r1, [r7, #12]
 8003fba:	480c      	ldr	r0, [pc, #48]	; (8003fec <FillBuffer+0x68>)
 8003fbc:	f001 f85c 	bl	8005078 <HAL_DMA2D_ConfigLayer>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10e      	bne.n	8003fe4 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	69f9      	ldr	r1, [r7, #28]
 8003fd0:	4806      	ldr	r0, [pc, #24]	; (8003fec <FillBuffer+0x68>)
 8003fd2:	f000 fe2c 	bl	8004c2e <HAL_DMA2D_Start>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d103      	bne.n	8003fe4 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003fdc:	210a      	movs	r1, #10
 8003fde:	4803      	ldr	r0, [pc, #12]	; (8003fec <FillBuffer+0x68>)
 8003fe0:	f000 fe50 	bl	8004c84 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003fe4:	bf00      	nop
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	20000198 	.word	0x20000198
 8003ff0:	4002b000 	.word	0x4002b000

08003ff4 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003ff8:	4b29      	ldr	r3, [pc, #164]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8003ffa:	4a2a      	ldr	r2, [pc, #168]	; (80040a4 <BSP_SDRAM_Init+0xb0>)
 8003ffc:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003ffe:	4b2a      	ldr	r3, [pc, #168]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 8004000:	2202      	movs	r2, #2
 8004002:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8004004:	4b28      	ldr	r3, [pc, #160]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 8004006:	2207      	movs	r2, #7
 8004008:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800400a:	4b27      	ldr	r3, [pc, #156]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 800400c:	2204      	movs	r2, #4
 800400e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8004010:	4b25      	ldr	r3, [pc, #148]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 8004012:	2207      	movs	r2, #7
 8004014:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8004016:	4b24      	ldr	r3, [pc, #144]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 8004018:	2202      	movs	r2, #2
 800401a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 800401c:	4b22      	ldr	r3, [pc, #136]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 800401e:	2202      	movs	r2, #2
 8004020:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8004022:	4b21      	ldr	r3, [pc, #132]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 8004024:	2202      	movs	r2, #2
 8004026:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8004028:	4b1d      	ldr	r3, [pc, #116]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 800402a:	2201      	movs	r2, #1
 800402c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800402e:	4b1c      	ldr	r3, [pc, #112]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004030:	2200      	movs	r2, #0
 8004032:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8004034:	4b1a      	ldr	r3, [pc, #104]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004036:	2204      	movs	r2, #4
 8004038:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800403a:	4b19      	ldr	r3, [pc, #100]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 800403c:	2210      	movs	r2, #16
 800403e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8004040:	4b17      	ldr	r3, [pc, #92]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004042:	2240      	movs	r2, #64	; 0x40
 8004044:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8004046:	4b16      	ldr	r3, [pc, #88]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004048:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800404c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800404e:	4b14      	ldr	r3, [pc, #80]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004050:	2200      	movs	r2, #0
 8004052:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8004054:	4b12      	ldr	r3, [pc, #72]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004056:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800405a:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 800405c:	4b10      	ldr	r3, [pc, #64]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 800405e:	2200      	movs	r2, #0
 8004060:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8004062:	4b0f      	ldr	r3, [pc, #60]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004064:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004068:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 800406a:	2100      	movs	r1, #0
 800406c:	480c      	ldr	r0, [pc, #48]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 800406e:	f000 f87f 	bl	8004170 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8004072:	490d      	ldr	r1, [pc, #52]	; (80040a8 <BSP_SDRAM_Init+0xb4>)
 8004074:	480a      	ldr	r0, [pc, #40]	; (80040a0 <BSP_SDRAM_Init+0xac>)
 8004076:	f005 f835 	bl	80090e4 <HAL_SDRAM_Init>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8004080:	4b0a      	ldr	r3, [pc, #40]	; (80040ac <BSP_SDRAM_Init+0xb8>)
 8004082:	2201      	movs	r2, #1
 8004084:	701a      	strb	r2, [r3, #0]
 8004086:	e002      	b.n	800408e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8004088:	4b08      	ldr	r3, [pc, #32]	; (80040ac <BSP_SDRAM_Init+0xb8>)
 800408a:	2200      	movs	r2, #0
 800408c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800408e:	f240 506a 	movw	r0, #1386	; 0x56a
 8004092:	f000 f80d 	bl	80040b0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8004096:	4b05      	ldr	r3, [pc, #20]	; (80040ac <BSP_SDRAM_Init+0xb8>)
 8004098:	781b      	ldrb	r3, [r3, #0]
}
 800409a:	4618      	mov	r0, r3
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000224 	.word	0x20000224
 80040a4:	a0000140 	.word	0xa0000140
 80040a8:	20000258 	.word	0x20000258
 80040ac:	2000007c 	.word	0x2000007c

080040b0 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80040bc:	4b2a      	ldr	r3, [pc, #168]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040be:	2201      	movs	r2, #1
 80040c0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80040c2:	4b29      	ldr	r3, [pc, #164]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040c4:	2208      	movs	r2, #8
 80040c6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80040c8:	4b27      	ldr	r3, [pc, #156]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040ca:	2201      	movs	r2, #1
 80040cc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80040ce:	4b26      	ldr	r3, [pc, #152]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80040d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040d8:	4923      	ldr	r1, [pc, #140]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040da:	4824      	ldr	r0, [pc, #144]	; (800416c <BSP_SDRAM_Initialization_sequence+0xbc>)
 80040dc:	f005 f836 	bl	800914c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80040e0:	2001      	movs	r0, #1
 80040e2:	f000 fa7f 	bl	80045e4 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 80040e6:	4b20      	ldr	r3, [pc, #128]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040e8:	2202      	movs	r2, #2
 80040ea:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80040ec:	4b1e      	ldr	r3, [pc, #120]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040ee:	2208      	movs	r2, #8
 80040f0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80040f2:	4b1d      	ldr	r3, [pc, #116]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040f4:	2201      	movs	r2, #1
 80040f6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80040f8:	4b1b      	ldr	r3, [pc, #108]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 80040fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004102:	4919      	ldr	r1, [pc, #100]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004104:	4819      	ldr	r0, [pc, #100]	; (800416c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004106:	f005 f821 	bl	800914c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800410a:	4b17      	ldr	r3, [pc, #92]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800410c:	2203      	movs	r2, #3
 800410e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8004110:	4b15      	ldr	r3, [pc, #84]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004112:	2208      	movs	r2, #8
 8004114:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8004116:	4b14      	ldr	r3, [pc, #80]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004118:	2204      	movs	r2, #4
 800411a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800411c:	4b12      	ldr	r3, [pc, #72]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800411e:	2200      	movs	r2, #0
 8004120:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8004122:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004126:	4910      	ldr	r1, [pc, #64]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004128:	4810      	ldr	r0, [pc, #64]	; (800416c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800412a:	f005 f80f 	bl	800914c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800412e:	f44f 730c 	mov.w	r3, #560	; 0x230
 8004132:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8004134:	4b0c      	ldr	r3, [pc, #48]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004136:	2204      	movs	r2, #4
 8004138:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800413a:	4b0b      	ldr	r3, [pc, #44]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800413c:	2208      	movs	r2, #8
 800413e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8004140:	4b09      	ldr	r3, [pc, #36]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004142:	2201      	movs	r2, #1
 8004144:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	4a07      	ldr	r2, [pc, #28]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800414a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800414c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004150:	4905      	ldr	r1, [pc, #20]	; (8004168 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004152:	4806      	ldr	r0, [pc, #24]	; (800416c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004154:	f004 fffa 	bl	800914c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4804      	ldr	r0, [pc, #16]	; (800416c <BSP_SDRAM_Initialization_sequence+0xbc>)
 800415c:	f005 f821 	bl	80091a2 <HAL_SDRAM_ProgramRefreshRate>
}
 8004160:	bf00      	nop
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20000274 	.word	0x20000274
 800416c:	20000224 	.word	0x20000224

08004170 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b090      	sub	sp, #64	; 0x40
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2b00      	cmp	r3, #0
 800417e:	f000 80ec 	beq.w	800435a <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	62bb      	str	r3, [r7, #40]	; 0x28
 8004186:	4b77      	ldr	r3, [pc, #476]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418a:	4a76      	ldr	r2, [pc, #472]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 800418c:	f043 0301 	orr.w	r3, r3, #1
 8004190:	6393      	str	r3, [r2, #56]	; 0x38
 8004192:	4b74      	ldr	r3, [pc, #464]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	62bb      	str	r3, [r7, #40]	; 0x28
 800419c:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800419e:	2300      	movs	r3, #0
 80041a0:	627b      	str	r3, [r7, #36]	; 0x24
 80041a2:	4b70      	ldr	r3, [pc, #448]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a6:	4a6f      	ldr	r2, [pc, #444]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80041ac:	6313      	str	r3, [r2, #48]	; 0x30
 80041ae:	4b6d      	ldr	r3, [pc, #436]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041b6:	627b      	str	r3, [r7, #36]	; 0x24
 80041b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041ba:	2300      	movs	r3, #0
 80041bc:	623b      	str	r3, [r7, #32]
 80041be:	4b69      	ldr	r3, [pc, #420]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c2:	4a68      	ldr	r2, [pc, #416]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041c4:	f043 0302 	orr.w	r3, r3, #2
 80041c8:	6313      	str	r3, [r2, #48]	; 0x30
 80041ca:	4b66      	ldr	r3, [pc, #408]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	623b      	str	r3, [r7, #32]
 80041d4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80041d6:	2300      	movs	r3, #0
 80041d8:	61fb      	str	r3, [r7, #28]
 80041da:	4b62      	ldr	r3, [pc, #392]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	4a61      	ldr	r2, [pc, #388]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041e0:	f043 0304 	orr.w	r3, r3, #4
 80041e4:	6313      	str	r3, [r2, #48]	; 0x30
 80041e6:	4b5f      	ldr	r3, [pc, #380]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	f003 0304 	and.w	r3, r3, #4
 80041ee:	61fb      	str	r3, [r7, #28]
 80041f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041f2:	2300      	movs	r3, #0
 80041f4:	61bb      	str	r3, [r7, #24]
 80041f6:	4b5b      	ldr	r3, [pc, #364]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fa:	4a5a      	ldr	r2, [pc, #360]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 80041fc:	f043 0308 	orr.w	r3, r3, #8
 8004200:	6313      	str	r3, [r2, #48]	; 0x30
 8004202:	4b58      	ldr	r3, [pc, #352]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	61bb      	str	r3, [r7, #24]
 800420c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	4b54      	ldr	r3, [pc, #336]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004216:	4a53      	ldr	r2, [pc, #332]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004218:	f043 0310 	orr.w	r3, r3, #16
 800421c:	6313      	str	r3, [r2, #48]	; 0x30
 800421e:	4b51      	ldr	r3, [pc, #324]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004222:	f003 0310 	and.w	r3, r3, #16
 8004226:	617b      	str	r3, [r7, #20]
 8004228:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800422a:	2300      	movs	r3, #0
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	4b4d      	ldr	r3, [pc, #308]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004232:	4a4c      	ldr	r2, [pc, #304]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004234:	f043 0320 	orr.w	r3, r3, #32
 8004238:	6313      	str	r3, [r2, #48]	; 0x30
 800423a:	4b4a      	ldr	r3, [pc, #296]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 800423c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423e:	f003 0320 	and.w	r3, r3, #32
 8004242:	613b      	str	r3, [r7, #16]
 8004244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004246:	2300      	movs	r3, #0
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	4b46      	ldr	r3, [pc, #280]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 800424c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424e:	4a45      	ldr	r2, [pc, #276]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004254:	6313      	str	r3, [r2, #48]	; 0x30
 8004256:	4b43      	ldr	r3, [pc, #268]	; (8004364 <BSP_SDRAM_MspInit+0x1f4>)
 8004258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8004262:	2302      	movs	r3, #2
 8004264:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8004266:	2302      	movs	r3, #2
 8004268:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800426a:	2300      	movs	r3, #0
 800426c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800426e:	230c      	movs	r3, #12
 8004270:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8004272:	2360      	movs	r3, #96	; 0x60
 8004274:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8004276:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800427a:	4619      	mov	r1, r3
 800427c:	483a      	ldr	r0, [pc, #232]	; (8004368 <BSP_SDRAM_MspInit+0x1f8>)
 800427e:	f001 f829 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8004282:	2301      	movs	r3, #1
 8004284:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8004286:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800428a:	4619      	mov	r1, r3
 800428c:	4837      	ldr	r0, [pc, #220]	; (800436c <BSP_SDRAM_MspInit+0x1fc>)
 800428e:	f001 f821 	bl	80052d4 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8004292:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004296:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004298:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800429c:	4619      	mov	r1, r3
 800429e:	4834      	ldr	r0, [pc, #208]	; (8004370 <BSP_SDRAM_MspInit+0x200>)
 80042a0:	f001 f818 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80042a4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80042a8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80042aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80042ae:	4619      	mov	r1, r3
 80042b0:	4830      	ldr	r0, [pc, #192]	; (8004374 <BSP_SDRAM_MspInit+0x204>)
 80042b2:	f001 f80f 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80042b6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80042ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80042bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80042c0:	4619      	mov	r1, r3
 80042c2:	482d      	ldr	r0, [pc, #180]	; (8004378 <BSP_SDRAM_MspInit+0x208>)
 80042c4:	f001 f806 	bl	80052d4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80042c8:	f248 1333 	movw	r3, #33075	; 0x8133
 80042cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80042ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80042d2:	4619      	mov	r1, r3
 80042d4:	4829      	ldr	r0, [pc, #164]	; (800437c <BSP_SDRAM_MspInit+0x20c>)
 80042d6:	f000 fffd 	bl	80052d4 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80042da:	4b29      	ldr	r3, [pc, #164]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 80042dc:	2200      	movs	r2, #0
 80042de:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80042e0:	4b27      	ldr	r3, [pc, #156]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 80042e2:	2280      	movs	r2, #128	; 0x80
 80042e4:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80042e6:	4b26      	ldr	r3, [pc, #152]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 80042e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ec:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80042ee:	4b24      	ldr	r3, [pc, #144]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 80042f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042f4:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80042f6:	4b22      	ldr	r3, [pc, #136]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 80042f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80042fc:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80042fe:	4b20      	ldr	r3, [pc, #128]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004300:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004304:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8004306:	4b1e      	ldr	r3, [pc, #120]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004308:	2200      	movs	r2, #0
 800430a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800430c:	4b1c      	ldr	r3, [pc, #112]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 800430e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004312:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8004314:	4b1a      	ldr	r3, [pc, #104]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004316:	2200      	movs	r2, #0
 8004318:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800431a:	4b19      	ldr	r3, [pc, #100]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 800431c:	2203      	movs	r2, #3
 800431e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004320:	4b17      	ldr	r3, [pc, #92]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004322:	2200      	movs	r2, #0
 8004324:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004326:	4b16      	ldr	r3, [pc, #88]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004328:	2200      	movs	r2, #0
 800432a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800432c:	4b14      	ldr	r3, [pc, #80]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 800432e:	4a15      	ldr	r2, [pc, #84]	; (8004384 <BSP_SDRAM_MspInit+0x214>)
 8004330:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a12      	ldr	r2, [pc, #72]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004336:	631a      	str	r2, [r3, #48]	; 0x30
 8004338:	4a11      	ldr	r2, [pc, #68]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 800433e:	4810      	ldr	r0, [pc, #64]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004340:	f000 fb1e 	bl	8004980 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8004344:	480e      	ldr	r0, [pc, #56]	; (8004380 <BSP_SDRAM_MspInit+0x210>)
 8004346:	f000 fa6d 	bl	8004824 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800434a:	2200      	movs	r2, #0
 800434c:	210f      	movs	r1, #15
 800434e:	2038      	movs	r0, #56	; 0x38
 8004350:	f000 fa22 	bl	8004798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8004354:	2038      	movs	r0, #56	; 0x38
 8004356:	f000 fa3b 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800435a:	bf00      	nop
 800435c:	3740      	adds	r7, #64	; 0x40
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	40023800 	.word	0x40023800
 8004368:	40020400 	.word	0x40020400
 800436c:	40020800 	.word	0x40020800
 8004370:	40020c00 	.word	0x40020c00
 8004374:	40021000 	.word	0x40021000
 8004378:	40021400 	.word	0x40021400
 800437c:	40021800 	.word	0x40021800
 8004380:	20000284 	.word	0x20000284
 8004384:	40026410 	.word	0x40026410

08004388 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	460a      	mov	r2, r1
 8004392:	80fb      	strh	r3, [r7, #6]
 8004394:	4613      	mov	r3, r2
 8004396:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 800439c:	4a13      	ldr	r2, [pc, #76]	; (80043ec <BSP_TS_Init+0x64>)
 800439e:	88fb      	ldrh	r3, [r7, #6]
 80043a0:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80043a2:	4a13      	ldr	r2, [pc, #76]	; (80043f0 <BSP_TS_Init+0x68>)
 80043a4:	88bb      	ldrh	r3, [r7, #4]
 80043a6:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80043a8:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <BSP_TS_Init+0x6c>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2082      	movs	r0, #130	; 0x82
 80043ae:	4798      	blx	r3
 80043b0:	4603      	mov	r3, r0
 80043b2:	461a      	mov	r2, r3
 80043b4:	f640 0311 	movw	r3, #2065	; 0x811
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d104      	bne.n	80043c6 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 80043bc:	4b0e      	ldr	r3, [pc, #56]	; (80043f8 <BSP_TS_Init+0x70>)
 80043be:	4a0d      	ldr	r2, [pc, #52]	; (80043f4 <BSP_TS_Init+0x6c>)
 80043c0:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d109      	bne.n	80043e0 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 80043cc:	4b0a      	ldr	r3, [pc, #40]	; (80043f8 <BSP_TS_Init+0x70>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2082      	movs	r0, #130	; 0x82
 80043d4:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 80043d6:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <BSP_TS_Init+0x70>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	2082      	movs	r0, #130	; 0x82
 80043de:	4798      	blx	r3
  }

  return ret;
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	200002e8 	.word	0x200002e8
 80043f0:	200002ea 	.word	0x200002ea
 80043f4:	2000003c 	.word	0x2000003c
 80043f8:	200002e4 	.word	0x200002e4

080043fc <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8004404:	4b4f      	ldr	r3, [pc, #316]	; (8004544 <BSP_TS_GetState+0x148>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	2082      	movs	r0, #130	; 0x82
 800440c:	4798      	blx	r3
 800440e:	4603      	mov	r3, r0
 8004410:	b29a      	uxth	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	881b      	ldrh	r3, [r3, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 808d 	beq.w	800453a <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8004420:	4b48      	ldr	r3, [pc, #288]	; (8004544 <BSP_TS_GetState+0x148>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	f107 020c 	add.w	r2, r7, #12
 800442a:	f107 010e 	add.w	r1, r7, #14
 800442e:	2082      	movs	r0, #130	; 0x82
 8004430:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8004432:	89bb      	ldrh	r3, [r7, #12]
 8004434:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004438:	b29b      	uxth	r3, r3
 800443a:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 800443c:	89bb      	ldrh	r3, [r7, #12]
 800443e:	4a42      	ldr	r2, [pc, #264]	; (8004548 <BSP_TS_GetState+0x14c>)
 8004440:	fba2 2303 	umull	r2, r3, r2, r3
 8004444:	08db      	lsrs	r3, r3, #3
 8004446:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 8004448:	8abb      	ldrh	r3, [r7, #20]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d102      	bne.n	8004454 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 800444e:	2300      	movs	r3, #0
 8004450:	82bb      	strh	r3, [r7, #20]
 8004452:	e008      	b.n	8004466 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8004454:	4b3d      	ldr	r3, [pc, #244]	; (800454c <BSP_TS_GetState+0x150>)
 8004456:	881b      	ldrh	r3, [r3, #0]
 8004458:	8aba      	ldrh	r2, [r7, #20]
 800445a:	429a      	cmp	r2, r3
 800445c:	d903      	bls.n	8004466 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 800445e:	4b3b      	ldr	r3, [pc, #236]	; (800454c <BSP_TS_GetState+0x150>)
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	3b01      	subs	r3, #1
 8004464:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 8004466:	8abb      	ldrh	r3, [r7, #20]
 8004468:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 800446a:	89fb      	ldrh	r3, [r7, #14]
 800446c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8004470:	4293      	cmp	r3, r2
 8004472:	d806      	bhi.n	8004482 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 8004474:	89fb      	ldrh	r3, [r7, #14]
 8004476:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 800447a:	330e      	adds	r3, #14
 800447c:	b29b      	uxth	r3, r3
 800447e:	81fb      	strh	r3, [r7, #14]
 8004480:	e005      	b.n	800448e <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 8004482:	89fb      	ldrh	r3, [r7, #14]
 8004484:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 8004488:	3308      	adds	r3, #8
 800448a:	b29b      	uxth	r3, r3
 800448c:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 800448e:	89fb      	ldrh	r3, [r7, #14]
 8004490:	4a2f      	ldr	r2, [pc, #188]	; (8004550 <BSP_TS_GetState+0x154>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	08db      	lsrs	r3, r3, #3
 8004498:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 800449a:	8afb      	ldrh	r3, [r7, #22]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d102      	bne.n	80044a6 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80044a0:	2300      	movs	r3, #0
 80044a2:	82fb      	strh	r3, [r7, #22]
 80044a4:	e008      	b.n	80044b8 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80044a6:	4b2b      	ldr	r3, [pc, #172]	; (8004554 <BSP_TS_GetState+0x158>)
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	8afa      	ldrh	r2, [r7, #22]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d903      	bls.n	80044b8 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 80044b0:	4b28      	ldr	r3, [pc, #160]	; (8004554 <BSP_TS_GetState+0x158>)
 80044b2:	881b      	ldrh	r3, [r3, #0]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 80044b8:	8afb      	ldrh	r3, [r7, #22]
 80044ba:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 80044bc:	89fb      	ldrh	r3, [r7, #14]
 80044be:	461a      	mov	r2, r3
 80044c0:	4b25      	ldr	r3, [pc, #148]	; (8004558 <BSP_TS_GetState+0x15c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d906      	bls.n	80044d6 <BSP_TS_GetState+0xda>
 80044c8:	89fa      	ldrh	r2, [r7, #14]
 80044ca:	4b23      	ldr	r3, [pc, #140]	; (8004558 <BSP_TS_GetState+0x15c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	e005      	b.n	80044e2 <BSP_TS_GetState+0xe6>
 80044d6:	4b20      	ldr	r3, [pc, #128]	; (8004558 <BSP_TS_GetState+0x15c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	b29a      	uxth	r2, r3
 80044dc:	89fb      	ldrh	r3, [r7, #14]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 80044e4:	89bb      	ldrh	r3, [r7, #12]
 80044e6:	461a      	mov	r2, r3
 80044e8:	4b1c      	ldr	r3, [pc, #112]	; (800455c <BSP_TS_GetState+0x160>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d906      	bls.n	80044fe <BSP_TS_GetState+0x102>
 80044f0:	89ba      	ldrh	r2, [r7, #12]
 80044f2:	4b1a      	ldr	r3, [pc, #104]	; (800455c <BSP_TS_GetState+0x160>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	e005      	b.n	800450a <BSP_TS_GetState+0x10e>
 80044fe:	4b17      	ldr	r3, [pc, #92]	; (800455c <BSP_TS_GetState+0x160>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	b29a      	uxth	r2, r3
 8004504:	89bb      	ldrh	r3, [r7, #12]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	b29b      	uxth	r3, r3
 800450a:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 800450c:	8a7a      	ldrh	r2, [r7, #18]
 800450e:	8a3b      	ldrh	r3, [r7, #16]
 8004510:	4413      	add	r3, r2
 8004512:	2b05      	cmp	r3, #5
 8004514:	dd07      	ble.n	8004526 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 8004516:	89fb      	ldrh	r3, [r7, #14]
 8004518:	461a      	mov	r2, r3
 800451a:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <BSP_TS_GetState+0x15c>)
 800451c:	601a      	str	r2, [r3, #0]
      _y = y; 
 800451e:	89bb      	ldrh	r3, [r7, #12]
 8004520:	461a      	mov	r2, r3
 8004522:	4b0e      	ldr	r3, [pc, #56]	; (800455c <BSP_TS_GetState+0x160>)
 8004524:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 8004526:	4b0c      	ldr	r3, [pc, #48]	; (8004558 <BSP_TS_GetState+0x15c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	b29a      	uxth	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8004530:	4b0a      	ldr	r3, [pc, #40]	; (800455c <BSP_TS_GetState+0x160>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	b29a      	uxth	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	809a      	strh	r2, [r3, #4]
  }
}
 800453a:	bf00      	nop
 800453c:	3718      	adds	r7, #24
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	200002e4 	.word	0x200002e4
 8004548:	ba2e8ba3 	.word	0xba2e8ba3
 800454c:	200002ea 	.word	0x200002ea
 8004550:	88888889 	.word	0x88888889
 8004554:	200002e8 	.word	0x200002e8
 8004558:	200002ec 	.word	0x200002ec
 800455c:	200002f0 	.word	0x200002f0

08004560 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004564:	4b0e      	ldr	r3, [pc, #56]	; (80045a0 <HAL_Init+0x40>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a0d      	ldr	r2, [pc, #52]	; (80045a0 <HAL_Init+0x40>)
 800456a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800456e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004570:	4b0b      	ldr	r3, [pc, #44]	; (80045a0 <HAL_Init+0x40>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a0a      	ldr	r2, [pc, #40]	; (80045a0 <HAL_Init+0x40>)
 8004576:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800457a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800457c:	4b08      	ldr	r3, [pc, #32]	; (80045a0 <HAL_Init+0x40>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a07      	ldr	r2, [pc, #28]	; (80045a0 <HAL_Init+0x40>)
 8004582:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004586:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004588:	2003      	movs	r0, #3
 800458a:	f000 f8fa 	bl	8004782 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800458e:	2000      	movs	r0, #0
 8004590:	f7fd fad6 	bl	8001b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004594:	f7fd faa8 	bl	8001ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	40023c00 	.word	0x40023c00

080045a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045a8:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <HAL_IncTick+0x20>)
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	4b06      	ldr	r3, [pc, #24]	; (80045c8 <HAL_IncTick+0x24>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4413      	add	r3, r2
 80045b4:	4a04      	ldr	r2, [pc, #16]	; (80045c8 <HAL_IncTick+0x24>)
 80045b6:	6013      	str	r3, [r2, #0]
}
 80045b8:	bf00      	nop
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	20000084 	.word	0x20000084
 80045c8:	2000077c 	.word	0x2000077c

080045cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
  return uwTick;
 80045d0:	4b03      	ldr	r3, [pc, #12]	; (80045e0 <HAL_GetTick+0x14>)
 80045d2:	681b      	ldr	r3, [r3, #0]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	2000077c 	.word	0x2000077c

080045e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045ec:	f7ff ffee 	bl	80045cc <HAL_GetTick>
 80045f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d005      	beq.n	800460a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045fe:	4b09      	ldr	r3, [pc, #36]	; (8004624 <HAL_Delay+0x40>)
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4413      	add	r3, r2
 8004608:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800460a:	bf00      	nop
 800460c:	f7ff ffde 	bl	80045cc <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	429a      	cmp	r2, r3
 800461a:	d8f7      	bhi.n	800460c <HAL_Delay+0x28>
  {
  }
}
 800461c:	bf00      	nop
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000084 	.word	0x20000084

08004628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004638:	4b0c      	ldr	r3, [pc, #48]	; (800466c <__NVIC_SetPriorityGrouping+0x44>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004644:	4013      	ands	r3, r2
 8004646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004650:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004654:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800465a:	4a04      	ldr	r2, [pc, #16]	; (800466c <__NVIC_SetPriorityGrouping+0x44>)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	60d3      	str	r3, [r2, #12]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	e000ed00 	.word	0xe000ed00

08004670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004674:	4b04      	ldr	r3, [pc, #16]	; (8004688 <__NVIC_GetPriorityGrouping+0x18>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	0a1b      	lsrs	r3, r3, #8
 800467a:	f003 0307 	and.w	r3, r3, #7
}
 800467e:	4618      	mov	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	e000ed00 	.word	0xe000ed00

0800468c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	4603      	mov	r3, r0
 8004694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800469a:	2b00      	cmp	r3, #0
 800469c:	db0b      	blt.n	80046b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	f003 021f 	and.w	r2, r3, #31
 80046a4:	4907      	ldr	r1, [pc, #28]	; (80046c4 <__NVIC_EnableIRQ+0x38>)
 80046a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046aa:	095b      	lsrs	r3, r3, #5
 80046ac:	2001      	movs	r0, #1
 80046ae:	fa00 f202 	lsl.w	r2, r0, r2
 80046b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	e000e100 	.word	0xe000e100

080046c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	6039      	str	r1, [r7, #0]
 80046d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	db0a      	blt.n	80046f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	490c      	ldr	r1, [pc, #48]	; (8004714 <__NVIC_SetPriority+0x4c>)
 80046e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e6:	0112      	lsls	r2, r2, #4
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	440b      	add	r3, r1
 80046ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046f0:	e00a      	b.n	8004708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	4908      	ldr	r1, [pc, #32]	; (8004718 <__NVIC_SetPriority+0x50>)
 80046f8:	79fb      	ldrb	r3, [r7, #7]
 80046fa:	f003 030f 	and.w	r3, r3, #15
 80046fe:	3b04      	subs	r3, #4
 8004700:	0112      	lsls	r2, r2, #4
 8004702:	b2d2      	uxtb	r2, r2
 8004704:	440b      	add	r3, r1
 8004706:	761a      	strb	r2, [r3, #24]
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	e000e100 	.word	0xe000e100
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800471c:	b480      	push	{r7}
 800471e:	b089      	sub	sp, #36	; 0x24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f003 0307 	and.w	r3, r3, #7
 800472e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f1c3 0307 	rsb	r3, r3, #7
 8004736:	2b04      	cmp	r3, #4
 8004738:	bf28      	it	cs
 800473a:	2304      	movcs	r3, #4
 800473c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3304      	adds	r3, #4
 8004742:	2b06      	cmp	r3, #6
 8004744:	d902      	bls.n	800474c <NVIC_EncodePriority+0x30>
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	3b03      	subs	r3, #3
 800474a:	e000      	b.n	800474e <NVIC_EncodePriority+0x32>
 800474c:	2300      	movs	r3, #0
 800474e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004750:	f04f 32ff 	mov.w	r2, #4294967295
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43da      	mvns	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	401a      	ands	r2, r3
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004764:	f04f 31ff 	mov.w	r1, #4294967295
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	fa01 f303 	lsl.w	r3, r1, r3
 800476e:	43d9      	mvns	r1, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004774:	4313      	orrs	r3, r2
         );
}
 8004776:	4618      	mov	r0, r3
 8004778:	3724      	adds	r7, #36	; 0x24
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr

08004782 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b082      	sub	sp, #8
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f7ff ff4c 	bl	8004628 <__NVIC_SetPriorityGrouping>
}
 8004790:	bf00      	nop
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	4603      	mov	r3, r0
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
 80047a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047aa:	f7ff ff61 	bl	8004670 <__NVIC_GetPriorityGrouping>
 80047ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	68b9      	ldr	r1, [r7, #8]
 80047b4:	6978      	ldr	r0, [r7, #20]
 80047b6:	f7ff ffb1 	bl	800471c <NVIC_EncodePriority>
 80047ba:	4602      	mov	r2, r0
 80047bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047c0:	4611      	mov	r1, r2
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff ff80 	bl	80046c8 <__NVIC_SetPriority>
}
 80047c8:	bf00      	nop
 80047ca:	3718      	adds	r7, #24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4603      	mov	r3, r0
 80047d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047de:	4618      	mov	r0, r3
 80047e0:	f7ff ff54 	bl	800468c <__NVIC_EnableIRQ>
}
 80047e4:	bf00      	nop
 80047e6:	3708      	adds	r7, #8
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e00e      	b.n	800481c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	795b      	ldrb	r3, [r3, #5]
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	d105      	bne.n	8004814 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fc f86e 	bl	80008f0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b086      	sub	sp, #24
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004830:	f7ff fecc 	bl	80045cc <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d101      	bne.n	8004840 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e099      	b.n	8004974 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0201 	bic.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004860:	e00f      	b.n	8004882 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004862:	f7ff feb3 	bl	80045cc <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b05      	cmp	r3, #5
 800486e:	d908      	bls.n	8004882 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2220      	movs	r2, #32
 8004874:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2203      	movs	r2, #3
 800487a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e078      	b.n	8004974 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0301 	and.w	r3, r3, #1
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1e8      	bne.n	8004862 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	4b38      	ldr	r3, [pc, #224]	; (800497c <HAL_DMA_Init+0x158>)
 800489c:	4013      	ands	r3, r2
 800489e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d107      	bne.n	80048ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e4:	4313      	orrs	r3, r2
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	f023 0307 	bic.w	r3, r3, #7
 8004902:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004908:	697a      	ldr	r2, [r7, #20]
 800490a:	4313      	orrs	r3, r2
 800490c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004912:	2b04      	cmp	r3, #4
 8004914:	d117      	bne.n	8004946 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4313      	orrs	r3, r2
 800491e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00e      	beq.n	8004946 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f8bd 	bl	8004aa8 <DMA_CheckFifoParam>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d008      	beq.n	8004946 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2240      	movs	r2, #64	; 0x40
 8004938:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004942:	2301      	movs	r3, #1
 8004944:	e016      	b.n	8004974 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f874 	bl	8004a3c <DMA_CalcBaseAndBitshift>
 8004954:	4603      	mov	r3, r0
 8004956:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800495c:	223f      	movs	r2, #63	; 0x3f
 800495e:	409a      	lsls	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	f010803f 	.word	0xf010803f

08004980 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e050      	b.n	8004a34 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d101      	bne.n	80049a2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800499e:	2302      	movs	r3, #2
 80049a0:	e048      	b.n	8004a34 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0201 	bic.w	r2, r2, #1
 80049b0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2200      	movs	r2, #0
 80049b8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2200      	movs	r2, #0
 80049c0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2200      	movs	r2, #0
 80049c8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2200      	movs	r2, #0
 80049d0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2200      	movs	r2, #0
 80049d8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2221      	movs	r2, #33	; 0x21
 80049e0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f82a 	bl	8004a3c <DMA_CalcBaseAndBitshift>
 80049e8:	4603      	mov	r3, r0
 80049ea:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a14:	223f      	movs	r2, #63	; 0x3f
 8004a16:	409a      	lsls	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	3b10      	subs	r3, #16
 8004a4c:	4a14      	ldr	r2, [pc, #80]	; (8004aa0 <DMA_CalcBaseAndBitshift+0x64>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	091b      	lsrs	r3, r3, #4
 8004a54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a56:	4a13      	ldr	r2, [pc, #76]	; (8004aa4 <DMA_CalcBaseAndBitshift+0x68>)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	461a      	mov	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b03      	cmp	r3, #3
 8004a68:	d909      	bls.n	8004a7e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a72:	f023 0303 	bic.w	r3, r3, #3
 8004a76:	1d1a      	adds	r2, r3, #4
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	659a      	str	r2, [r3, #88]	; 0x58
 8004a7c:	e007      	b.n	8004a8e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004a86:	f023 0303 	bic.w	r3, r3, #3
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3714      	adds	r7, #20
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	aaaaaaab 	.word	0xaaaaaaab
 8004aa4:	0800e8f8 	.word	0x0800e8f8

08004aa8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d11f      	bne.n	8004b02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b03      	cmp	r3, #3
 8004ac6:	d855      	bhi.n	8004b74 <DMA_CheckFifoParam+0xcc>
 8004ac8:	a201      	add	r2, pc, #4	; (adr r2, 8004ad0 <DMA_CheckFifoParam+0x28>)
 8004aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ace:	bf00      	nop
 8004ad0:	08004ae1 	.word	0x08004ae1
 8004ad4:	08004af3 	.word	0x08004af3
 8004ad8:	08004ae1 	.word	0x08004ae1
 8004adc:	08004b75 	.word	0x08004b75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d045      	beq.n	8004b78 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004af0:	e042      	b.n	8004b78 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004afa:	d13f      	bne.n	8004b7c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b00:	e03c      	b.n	8004b7c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b0a:	d121      	bne.n	8004b50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b03      	cmp	r3, #3
 8004b10:	d836      	bhi.n	8004b80 <DMA_CheckFifoParam+0xd8>
 8004b12:	a201      	add	r2, pc, #4	; (adr r2, 8004b18 <DMA_CheckFifoParam+0x70>)
 8004b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b18:	08004b29 	.word	0x08004b29
 8004b1c:	08004b2f 	.word	0x08004b2f
 8004b20:	08004b29 	.word	0x08004b29
 8004b24:	08004b41 	.word	0x08004b41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b2c:	e02f      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d024      	beq.n	8004b84 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b3e:	e021      	b.n	8004b84 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b44:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b48:	d11e      	bne.n	8004b88 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b4e:	e01b      	b.n	8004b88 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d902      	bls.n	8004b5c <DMA_CheckFifoParam+0xb4>
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d003      	beq.n	8004b62 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004b5a:	e018      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b60:	e015      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00e      	beq.n	8004b8c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	73fb      	strb	r3, [r7, #15]
      break;
 8004b72:	e00b      	b.n	8004b8c <DMA_CheckFifoParam+0xe4>
      break;
 8004b74:	bf00      	nop
 8004b76:	e00a      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      break;
 8004b78:	bf00      	nop
 8004b7a:	e008      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      break;
 8004b7c:	bf00      	nop
 8004b7e:	e006      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      break;
 8004b80:	bf00      	nop
 8004b82:	e004      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      break;
 8004b84:	bf00      	nop
 8004b86:	e002      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      break;   
 8004b88:	bf00      	nop
 8004b8a:	e000      	b.n	8004b8e <DMA_CheckFifoParam+0xe6>
      break;
 8004b8c:	bf00      	nop
    }
  } 
  
  return status; 
 8004b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e03b      	b.n	8004c26 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d106      	bne.n	8004bc8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7fb fee8 	bl	8000998 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bec:	f023 0107 	bic.w	r1, r3, #7
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c02:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004c06:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	68d1      	ldr	r1, [r2, #12]
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	6812      	ldr	r2, [r2, #0]
 8004c12:	430b      	orrs	r3, r1
 8004c14:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b086      	sub	sp, #24
 8004c32:	af02      	add	r7, sp, #8
 8004c34:	60f8      	str	r0, [r7, #12]
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	607a      	str	r2, [r7, #4]
 8004c3a:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_DMA2D_Start+0x1c>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e018      	b.n	8004c7c <HAL_DMA2D_Start+0x4e>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2202      	movs	r2, #2
 8004c56:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	68b9      	ldr	r1, [r7, #8]
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f000 fa99 	bl	800519c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f042 0201 	orr.w	r2, r2, #1
 8004c78:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d056      	beq.n	8004d4e <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8004ca0:	f7ff fc94 	bl	80045cc <HAL_GetTick>
 8004ca4:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004ca6:	e04b      	b.n	8004d40 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d023      	beq.n	8004d02 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f003 0320 	and.w	r3, r3, #32
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc8:	f043 0202 	orr.w	r2, r3, #2
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d005      	beq.n	8004ce6 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cde:	f043 0201 	orr.w	r2, r3, #1
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2221      	movs	r2, #33	; 0x21
 8004cec:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2204      	movs	r2, #4
 8004cf2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e0a5      	b.n	8004e4e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d08:	d01a      	beq.n	8004d40 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004d0a:	f7ff fc5f 	bl	80045cc <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d302      	bcc.n	8004d20 <HAL_DMA2D_PollForTransfer+0x9c>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d10f      	bne.n	8004d40 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d24:	f043 0220 	orr.w	r2, r3, #32
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2203      	movs	r2, #3
 8004d30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e086      	b.n	8004e4e <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d0ac      	beq.n	8004ca8 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	f003 0320 	and.w	r3, r3, #32
 8004d58:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	f003 0320 	and.w	r3, r3, #32
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d061      	beq.n	8004e34 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d70:	f7ff fc2c 	bl	80045cc <HAL_GetTick>
 8004d74:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004d76:	e056      	b.n	8004e26 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d02e      	beq.n	8004de8 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d005      	beq.n	8004da0 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d98:	f043 0204 	orr.w	r2, r3, #4
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f003 0320 	and.w	r3, r3, #32
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d005      	beq.n	8004db6 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dae:	f043 0202 	orr.w	r2, r3, #2
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc4:	f043 0201 	orr.w	r2, r3, #1
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2229      	movs	r2, #41	; 0x29
 8004dd2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2204      	movs	r2, #4
 8004dd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e032      	b.n	8004e4e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dee:	d01a      	beq.n	8004e26 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004df0:	f7ff fbec 	bl	80045cc <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d302      	bcc.n	8004e06 <HAL_DMA2D_PollForTransfer+0x182>
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10f      	bne.n	8004e26 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e0a:	f043 0220 	orr.w	r2, r3, #32
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2203      	movs	r2, #3
 8004e16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e013      	b.n	8004e4e <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f003 0310 	and.w	r3, r3, #16
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d0a1      	beq.n	8004d78 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2212      	movs	r2, #18
 8004e3a:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b084      	sub	sp, #16
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d026      	beq.n	8004ec6 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d021      	beq.n	8004ec6 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e90:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e96:	f043 0201 	orr.w	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2204      	movs	r2, #4
 8004eaa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f003 0320 	and.w	r3, r3, #32
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d026      	beq.n	8004f1e <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d021      	beq.n	8004f1e <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ee8:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef6:	f043 0202 	orr.w	r2, r3, #2
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2204      	movs	r2, #4
 8004f02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d026      	beq.n	8004f76 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d021      	beq.n	8004f76 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f40:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2208      	movs	r2, #8
 8004f48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4e:	f043 0204 	orr.w	r2, r3, #4
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2204      	movs	r2, #4
 8004f5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d003      	beq.n	8004f76 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f003 0304 	and.w	r3, r3, #4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d013      	beq.n	8004fa8 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00e      	beq.n	8004fa8 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f98:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2204      	movs	r2, #4
 8004fa0:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f853 	bl	800504e <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d024      	beq.n	8004ffc <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d01f      	beq.n	8004ffc <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004fca:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2202      	movs	r2, #2
 8004fd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d003      	beq.n	8004ffc <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f003 0310 	and.w	r3, r3, #16
 8005002:	2b00      	cmp	r3, #0
 8005004:	d01f      	beq.n	8005046 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d01a      	beq.n	8005046 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800501e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2210      	movs	r2, #16
 8005026:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 f80e 	bl	8005062 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005046:	bf00      	nop
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800506a:	bf00      	nop
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
	...

08005078 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005078:	b480      	push	{r7}
 800507a:	b087      	sub	sp, #28
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005090:	2b01      	cmp	r3, #1
 8005092:	d101      	bne.n	8005098 <HAL_DMA2D_ConfigLayer+0x20>
 8005094:	2302      	movs	r3, #2
 8005096:	e079      	b.n	800518c <HAL_DMA2D_ConfigLayer+0x114>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	011b      	lsls	r3, r3, #4
 80050ac:	3318      	adds	r3, #24
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	4413      	add	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	041b      	lsls	r3, r3, #16
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80050c2:	4b35      	ldr	r3, [pc, #212]	; (8005198 <HAL_DMA2D_ConfigLayer+0x120>)
 80050c4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2b0a      	cmp	r3, #10
 80050cc:	d003      	beq.n	80050d6 <HAL_DMA2D_ConfigLayer+0x5e>
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	2b09      	cmp	r3, #9
 80050d4:	d107      	bne.n	80050e6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	e005      	b.n	80050f2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	061b      	lsls	r3, r3, #24
 80050ec:	697a      	ldr	r2, [r7, #20]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d120      	bne.n	800513a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	43db      	mvns	r3, r3
 8005102:	ea02 0103 	and.w	r1, r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	430a      	orrs	r2, r1
 800510e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	6812      	ldr	r2, [r2, #0]
 8005118:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b0a      	cmp	r3, #10
 8005120:	d003      	beq.n	800512a <HAL_DMA2D_ConfigLayer+0xb2>
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b09      	cmp	r3, #9
 8005128:	d127      	bne.n	800517a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	68da      	ldr	r2, [r3, #12]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005136:	629a      	str	r2, [r3, #40]	; 0x28
 8005138:	e01f      	b.n	800517a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	69da      	ldr	r2, [r3, #28]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	43db      	mvns	r3, r3
 8005144:	ea02 0103 	and.w	r1, r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	430a      	orrs	r2, r1
 8005150:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	6812      	ldr	r2, [r2, #0]
 800515a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2b0a      	cmp	r3, #10
 8005162:	d003      	beq.n	800516c <HAL_DMA2D_ConfigLayer+0xf4>
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	2b09      	cmp	r3, #9
 800516a:	d106      	bne.n	800517a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005178:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800518a:	2300      	movs	r3, #0
}
 800518c:	4618      	mov	r0, r3
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	ff03000f 	.word	0xff03000f

0800519c <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 800519c:	b480      	push	{r7}
 800519e:	b08b      	sub	sp, #44	; 0x2c
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
 80051a8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b0:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	041a      	lsls	r2, r3, #16
 80051b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ba:	431a      	orrs	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	430a      	orrs	r2, r1
 80051c2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80051d4:	d174      	bne.n	80052c0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80051dc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80051e4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80051ec:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d108      	bne.n	800520e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	431a      	orrs	r2, r3
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	4313      	orrs	r3, r2
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	4313      	orrs	r3, r2
 800520a:	627b      	str	r3, [r7, #36]	; 0x24
 800520c:	e053      	b.n	80052b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d106      	bne.n	8005224 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	4313      	orrs	r3, r2
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	4313      	orrs	r3, r2
 8005220:	627b      	str	r3, [r7, #36]	; 0x24
 8005222:	e048      	b.n	80052b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	2b02      	cmp	r3, #2
 800522a:	d111      	bne.n	8005250 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	0cdb      	lsrs	r3, r3, #19
 8005230:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	0a9b      	lsrs	r3, r3, #10
 8005236:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	08db      	lsrs	r3, r3, #3
 800523c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	015a      	lsls	r2, r3, #5
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	02db      	lsls	r3, r3, #11
 8005246:	4313      	orrs	r3, r2
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	627b      	str	r3, [r7, #36]	; 0x24
 800524e:	e032      	b.n	80052b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	2b03      	cmp	r3, #3
 8005256:	d117      	bne.n	8005288 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	0fdb      	lsrs	r3, r3, #31
 800525c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	0cdb      	lsrs	r3, r3, #19
 8005262:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	0adb      	lsrs	r3, r3, #11
 8005268:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	08db      	lsrs	r3, r3, #3
 800526e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	015a      	lsls	r2, r3, #5
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	029b      	lsls	r3, r3, #10
 8005278:	431a      	orrs	r2, r3
 800527a:	6a3b      	ldr	r3, [r7, #32]
 800527c:	03db      	lsls	r3, r3, #15
 800527e:	4313      	orrs	r3, r2
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	4313      	orrs	r3, r2
 8005284:	627b      	str	r3, [r7, #36]	; 0x24
 8005286:	e016      	b.n	80052b6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005288:	6a3b      	ldr	r3, [r7, #32]
 800528a:	0f1b      	lsrs	r3, r3, #28
 800528c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	0d1b      	lsrs	r3, r3, #20
 8005292:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	0b1b      	lsrs	r3, r3, #12
 8005298:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	091b      	lsrs	r3, r3, #4
 800529e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	011a      	lsls	r2, r3, #4
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	021b      	lsls	r3, r3, #8
 80052a8:	431a      	orrs	r2, r3
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	031b      	lsls	r3, r3, #12
 80052ae:	4313      	orrs	r3, r2
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052bc:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80052be:	e003      	b.n	80052c8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	60da      	str	r2, [r3, #12]
}
 80052c8:	bf00      	nop
 80052ca:	372c      	adds	r7, #44	; 0x2c
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b089      	sub	sp, #36	; 0x24
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80052de:	2300      	movs	r3, #0
 80052e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80052e2:	2300      	movs	r3, #0
 80052e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052ea:	2300      	movs	r3, #0
 80052ec:	61fb      	str	r3, [r7, #28]
 80052ee:	e177      	b.n	80055e0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80052f0:	2201      	movs	r2, #1
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	4013      	ands	r3, r2
 8005302:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	429a      	cmp	r2, r3
 800530a:	f040 8166 	bne.w	80055da <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d00b      	beq.n	800532e <HAL_GPIO_Init+0x5a>
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	2b02      	cmp	r3, #2
 800531c:	d007      	beq.n	800532e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005322:	2b11      	cmp	r3, #17
 8005324:	d003      	beq.n	800532e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2b12      	cmp	r3, #18
 800532c:	d130      	bne.n	8005390 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	2203      	movs	r2, #3
 800533a:	fa02 f303 	lsl.w	r3, r2, r3
 800533e:	43db      	mvns	r3, r3
 8005340:	69ba      	ldr	r2, [r7, #24]
 8005342:	4013      	ands	r3, r2
 8005344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	fa02 f303 	lsl.w	r3, r2, r3
 8005352:	69ba      	ldr	r2, [r7, #24]
 8005354:	4313      	orrs	r3, r2
 8005356:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	69ba      	ldr	r2, [r7, #24]
 800535c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005364:	2201      	movs	r2, #1
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	fa02 f303 	lsl.w	r3, r2, r3
 800536c:	43db      	mvns	r3, r3
 800536e:	69ba      	ldr	r2, [r7, #24]
 8005370:	4013      	ands	r3, r2
 8005372:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	091b      	lsrs	r3, r3, #4
 800537a:	f003 0201 	and.w	r2, r3, #1
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	fa02 f303 	lsl.w	r3, r2, r3
 8005384:	69ba      	ldr	r2, [r7, #24]
 8005386:	4313      	orrs	r3, r2
 8005388:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	69ba      	ldr	r2, [r7, #24]
 800538e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	005b      	lsls	r3, r3, #1
 800539a:	2203      	movs	r2, #3
 800539c:	fa02 f303 	lsl.w	r3, r2, r3
 80053a0:	43db      	mvns	r3, r3
 80053a2:	69ba      	ldr	r2, [r7, #24]
 80053a4:	4013      	ands	r3, r2
 80053a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	689a      	ldr	r2, [r3, #8]
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	005b      	lsls	r3, r3, #1
 80053b0:	fa02 f303 	lsl.w	r3, r2, r3
 80053b4:	69ba      	ldr	r2, [r7, #24]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	69ba      	ldr	r2, [r7, #24]
 80053be:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d003      	beq.n	80053d0 <HAL_GPIO_Init+0xfc>
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	2b12      	cmp	r3, #18
 80053ce:	d123      	bne.n	8005418 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	08da      	lsrs	r2, r3, #3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	3208      	adds	r2, #8
 80053d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	f003 0307 	and.w	r3, r3, #7
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	220f      	movs	r2, #15
 80053e8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ec:	43db      	mvns	r3, r3
 80053ee:	69ba      	ldr	r2, [r7, #24]
 80053f0:	4013      	ands	r3, r2
 80053f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	691a      	ldr	r2, [r3, #16]
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	f003 0307 	and.w	r3, r3, #7
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	fa02 f303 	lsl.w	r3, r2, r3
 8005404:	69ba      	ldr	r2, [r7, #24]
 8005406:	4313      	orrs	r3, r2
 8005408:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	08da      	lsrs	r2, r3, #3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	3208      	adds	r2, #8
 8005412:	69b9      	ldr	r1, [r7, #24]
 8005414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	005b      	lsls	r3, r3, #1
 8005422:	2203      	movs	r2, #3
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	43db      	mvns	r3, r3
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	4013      	ands	r3, r2
 800542e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f003 0203 	and.w	r2, r3, #3
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	005b      	lsls	r3, r3, #1
 800543c:	fa02 f303 	lsl.w	r3, r2, r3
 8005440:	69ba      	ldr	r2, [r7, #24]
 8005442:	4313      	orrs	r3, r2
 8005444:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69ba      	ldr	r2, [r7, #24]
 800544a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 80c0 	beq.w	80055da <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800545a:	2300      	movs	r3, #0
 800545c:	60fb      	str	r3, [r7, #12]
 800545e:	4b65      	ldr	r3, [pc, #404]	; (80055f4 <HAL_GPIO_Init+0x320>)
 8005460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005462:	4a64      	ldr	r2, [pc, #400]	; (80055f4 <HAL_GPIO_Init+0x320>)
 8005464:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005468:	6453      	str	r3, [r2, #68]	; 0x44
 800546a:	4b62      	ldr	r3, [pc, #392]	; (80055f4 <HAL_GPIO_Init+0x320>)
 800546c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005472:	60fb      	str	r3, [r7, #12]
 8005474:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005476:	4a60      	ldr	r2, [pc, #384]	; (80055f8 <HAL_GPIO_Init+0x324>)
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	089b      	lsrs	r3, r3, #2
 800547c:	3302      	adds	r3, #2
 800547e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005482:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	f003 0303 	and.w	r3, r3, #3
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	220f      	movs	r2, #15
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	43db      	mvns	r3, r3
 8005494:	69ba      	ldr	r2, [r7, #24]
 8005496:	4013      	ands	r3, r2
 8005498:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a57      	ldr	r2, [pc, #348]	; (80055fc <HAL_GPIO_Init+0x328>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d037      	beq.n	8005512 <HAL_GPIO_Init+0x23e>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a56      	ldr	r2, [pc, #344]	; (8005600 <HAL_GPIO_Init+0x32c>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d031      	beq.n	800550e <HAL_GPIO_Init+0x23a>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a55      	ldr	r2, [pc, #340]	; (8005604 <HAL_GPIO_Init+0x330>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d02b      	beq.n	800550a <HAL_GPIO_Init+0x236>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a54      	ldr	r2, [pc, #336]	; (8005608 <HAL_GPIO_Init+0x334>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d025      	beq.n	8005506 <HAL_GPIO_Init+0x232>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a53      	ldr	r2, [pc, #332]	; (800560c <HAL_GPIO_Init+0x338>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d01f      	beq.n	8005502 <HAL_GPIO_Init+0x22e>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a52      	ldr	r2, [pc, #328]	; (8005610 <HAL_GPIO_Init+0x33c>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d019      	beq.n	80054fe <HAL_GPIO_Init+0x22a>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a51      	ldr	r2, [pc, #324]	; (8005614 <HAL_GPIO_Init+0x340>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d013      	beq.n	80054fa <HAL_GPIO_Init+0x226>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a50      	ldr	r2, [pc, #320]	; (8005618 <HAL_GPIO_Init+0x344>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d00d      	beq.n	80054f6 <HAL_GPIO_Init+0x222>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a4f      	ldr	r2, [pc, #316]	; (800561c <HAL_GPIO_Init+0x348>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d007      	beq.n	80054f2 <HAL_GPIO_Init+0x21e>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a4e      	ldr	r2, [pc, #312]	; (8005620 <HAL_GPIO_Init+0x34c>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d101      	bne.n	80054ee <HAL_GPIO_Init+0x21a>
 80054ea:	2309      	movs	r3, #9
 80054ec:	e012      	b.n	8005514 <HAL_GPIO_Init+0x240>
 80054ee:	230a      	movs	r3, #10
 80054f0:	e010      	b.n	8005514 <HAL_GPIO_Init+0x240>
 80054f2:	2308      	movs	r3, #8
 80054f4:	e00e      	b.n	8005514 <HAL_GPIO_Init+0x240>
 80054f6:	2307      	movs	r3, #7
 80054f8:	e00c      	b.n	8005514 <HAL_GPIO_Init+0x240>
 80054fa:	2306      	movs	r3, #6
 80054fc:	e00a      	b.n	8005514 <HAL_GPIO_Init+0x240>
 80054fe:	2305      	movs	r3, #5
 8005500:	e008      	b.n	8005514 <HAL_GPIO_Init+0x240>
 8005502:	2304      	movs	r3, #4
 8005504:	e006      	b.n	8005514 <HAL_GPIO_Init+0x240>
 8005506:	2303      	movs	r3, #3
 8005508:	e004      	b.n	8005514 <HAL_GPIO_Init+0x240>
 800550a:	2302      	movs	r3, #2
 800550c:	e002      	b.n	8005514 <HAL_GPIO_Init+0x240>
 800550e:	2301      	movs	r3, #1
 8005510:	e000      	b.n	8005514 <HAL_GPIO_Init+0x240>
 8005512:	2300      	movs	r3, #0
 8005514:	69fa      	ldr	r2, [r7, #28]
 8005516:	f002 0203 	and.w	r2, r2, #3
 800551a:	0092      	lsls	r2, r2, #2
 800551c:	4093      	lsls	r3, r2
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	4313      	orrs	r3, r2
 8005522:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005524:	4934      	ldr	r1, [pc, #208]	; (80055f8 <HAL_GPIO_Init+0x324>)
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	089b      	lsrs	r3, r3, #2
 800552a:	3302      	adds	r3, #2
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005532:	4b3c      	ldr	r3, [pc, #240]	; (8005624 <HAL_GPIO_Init+0x350>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	43db      	mvns	r3, r3
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	4013      	ands	r3, r2
 8005540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	4313      	orrs	r3, r2
 8005554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005556:	4a33      	ldr	r2, [pc, #204]	; (8005624 <HAL_GPIO_Init+0x350>)
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800555c:	4b31      	ldr	r3, [pc, #196]	; (8005624 <HAL_GPIO_Init+0x350>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	43db      	mvns	r3, r3
 8005566:	69ba      	ldr	r2, [r7, #24]
 8005568:	4013      	ands	r3, r2
 800556a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d003      	beq.n	8005580 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	4313      	orrs	r3, r2
 800557e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005580:	4a28      	ldr	r2, [pc, #160]	; (8005624 <HAL_GPIO_Init+0x350>)
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005586:	4b27      	ldr	r3, [pc, #156]	; (8005624 <HAL_GPIO_Init+0x350>)
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	43db      	mvns	r3, r3
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	4013      	ands	r3, r2
 8005594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d003      	beq.n	80055aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80055a2:	69ba      	ldr	r2, [r7, #24]
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80055aa:	4a1e      	ldr	r2, [pc, #120]	; (8005624 <HAL_GPIO_Init+0x350>)
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80055b0:	4b1c      	ldr	r3, [pc, #112]	; (8005624 <HAL_GPIO_Init+0x350>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	43db      	mvns	r3, r3
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	4013      	ands	r3, r2
 80055be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80055d4:	4a13      	ldr	r2, [pc, #76]	; (8005624 <HAL_GPIO_Init+0x350>)
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	3301      	adds	r3, #1
 80055de:	61fb      	str	r3, [r7, #28]
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	2b0f      	cmp	r3, #15
 80055e4:	f67f ae84 	bls.w	80052f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80055e8:	bf00      	nop
 80055ea:	3724      	adds	r7, #36	; 0x24
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr
 80055f4:	40023800 	.word	0x40023800
 80055f8:	40013800 	.word	0x40013800
 80055fc:	40020000 	.word	0x40020000
 8005600:	40020400 	.word	0x40020400
 8005604:	40020800 	.word	0x40020800
 8005608:	40020c00 	.word	0x40020c00
 800560c:	40021000 	.word	0x40021000
 8005610:	40021400 	.word	0x40021400
 8005614:	40021800 	.word	0x40021800
 8005618:	40021c00 	.word	0x40021c00
 800561c:	40022000 	.word	0x40022000
 8005620:	40022400 	.word	0x40022400
 8005624:	40013c00 	.word	0x40013c00

08005628 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005628:	b480      	push	{r7}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005632:	2300      	movs	r3, #0
 8005634:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005636:	2300      	movs	r3, #0
 8005638:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800563a:	2300      	movs	r3, #0
 800563c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]
 8005642:	e0d9      	b.n	80057f8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005644:	2201      	movs	r2, #1
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800564e:	683a      	ldr	r2, [r7, #0]
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	4013      	ands	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	429a      	cmp	r2, r3
 800565c:	f040 80c9 	bne.w	80057f2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005660:	4a6a      	ldr	r2, [pc, #424]	; (800580c <HAL_GPIO_DeInit+0x1e4>)
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	089b      	lsrs	r3, r3, #2
 8005666:	3302      	adds	r3, #2
 8005668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800566c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f003 0303 	and.w	r3, r3, #3
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	220f      	movs	r2, #15
 8005678:	fa02 f303 	lsl.w	r3, r2, r3
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	4013      	ands	r3, r2
 8005680:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a62      	ldr	r2, [pc, #392]	; (8005810 <HAL_GPIO_DeInit+0x1e8>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d037      	beq.n	80056fa <HAL_GPIO_DeInit+0xd2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a61      	ldr	r2, [pc, #388]	; (8005814 <HAL_GPIO_DeInit+0x1ec>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d031      	beq.n	80056f6 <HAL_GPIO_DeInit+0xce>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a60      	ldr	r2, [pc, #384]	; (8005818 <HAL_GPIO_DeInit+0x1f0>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d02b      	beq.n	80056f2 <HAL_GPIO_DeInit+0xca>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a5f      	ldr	r2, [pc, #380]	; (800581c <HAL_GPIO_DeInit+0x1f4>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d025      	beq.n	80056ee <HAL_GPIO_DeInit+0xc6>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a5e      	ldr	r2, [pc, #376]	; (8005820 <HAL_GPIO_DeInit+0x1f8>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d01f      	beq.n	80056ea <HAL_GPIO_DeInit+0xc2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a5d      	ldr	r2, [pc, #372]	; (8005824 <HAL_GPIO_DeInit+0x1fc>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d019      	beq.n	80056e6 <HAL_GPIO_DeInit+0xbe>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a5c      	ldr	r2, [pc, #368]	; (8005828 <HAL_GPIO_DeInit+0x200>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <HAL_GPIO_DeInit+0xba>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a5b      	ldr	r2, [pc, #364]	; (800582c <HAL_GPIO_DeInit+0x204>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00d      	beq.n	80056de <HAL_GPIO_DeInit+0xb6>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a5a      	ldr	r2, [pc, #360]	; (8005830 <HAL_GPIO_DeInit+0x208>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d007      	beq.n	80056da <HAL_GPIO_DeInit+0xb2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a59      	ldr	r2, [pc, #356]	; (8005834 <HAL_GPIO_DeInit+0x20c>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d101      	bne.n	80056d6 <HAL_GPIO_DeInit+0xae>
 80056d2:	2309      	movs	r3, #9
 80056d4:	e012      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056d6:	230a      	movs	r3, #10
 80056d8:	e010      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056da:	2308      	movs	r3, #8
 80056dc:	e00e      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056de:	2307      	movs	r3, #7
 80056e0:	e00c      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056e2:	2306      	movs	r3, #6
 80056e4:	e00a      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056e6:	2305      	movs	r3, #5
 80056e8:	e008      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056ea:	2304      	movs	r3, #4
 80056ec:	e006      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056ee:	2303      	movs	r3, #3
 80056f0:	e004      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056f2:	2302      	movs	r3, #2
 80056f4:	e002      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056f6:	2301      	movs	r3, #1
 80056f8:	e000      	b.n	80056fc <HAL_GPIO_DeInit+0xd4>
 80056fa:	2300      	movs	r3, #0
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	f002 0203 	and.w	r2, r2, #3
 8005702:	0092      	lsls	r2, r2, #2
 8005704:	4093      	lsls	r3, r2
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	429a      	cmp	r2, r3
 800570a:	d132      	bne.n	8005772 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800570c:	4b4a      	ldr	r3, [pc, #296]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	43db      	mvns	r3, r3
 8005714:	4948      	ldr	r1, [pc, #288]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 8005716:	4013      	ands	r3, r2
 8005718:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800571a:	4b47      	ldr	r3, [pc, #284]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 800571c:	685a      	ldr	r2, [r3, #4]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	43db      	mvns	r3, r3
 8005722:	4945      	ldr	r1, [pc, #276]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 8005724:	4013      	ands	r3, r2
 8005726:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005728:	4b43      	ldr	r3, [pc, #268]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	43db      	mvns	r3, r3
 8005730:	4941      	ldr	r1, [pc, #260]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 8005732:	4013      	ands	r3, r2
 8005734:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005736:	4b40      	ldr	r3, [pc, #256]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	43db      	mvns	r3, r3
 800573e:	493e      	ldr	r1, [pc, #248]	; (8005838 <HAL_GPIO_DeInit+0x210>)
 8005740:	4013      	ands	r3, r2
 8005742:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f003 0303 	and.w	r3, r3, #3
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	220f      	movs	r2, #15
 800574e:	fa02 f303 	lsl.w	r3, r2, r3
 8005752:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005754:	4a2d      	ldr	r2, [pc, #180]	; (800580c <HAL_GPIO_DeInit+0x1e4>)
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	089b      	lsrs	r3, r3, #2
 800575a:	3302      	adds	r3, #2
 800575c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	43da      	mvns	r2, r3
 8005764:	4829      	ldr	r0, [pc, #164]	; (800580c <HAL_GPIO_DeInit+0x1e4>)
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	089b      	lsrs	r3, r3, #2
 800576a:	400a      	ands	r2, r1
 800576c:	3302      	adds	r3, #2
 800576e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	2103      	movs	r1, #3
 800577c:	fa01 f303 	lsl.w	r3, r1, r3
 8005780:	43db      	mvns	r3, r3
 8005782:	401a      	ands	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	08da      	lsrs	r2, r3, #3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	3208      	adds	r2, #8
 8005790:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	f003 0307 	and.w	r3, r3, #7
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	220f      	movs	r2, #15
 800579e:	fa02 f303 	lsl.w	r3, r2, r3
 80057a2:	43db      	mvns	r3, r3
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	08d2      	lsrs	r2, r2, #3
 80057a8:	4019      	ands	r1, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	3208      	adds	r2, #8
 80057ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	68da      	ldr	r2, [r3, #12]
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	2103      	movs	r1, #3
 80057bc:	fa01 f303 	lsl.w	r3, r1, r3
 80057c0:	43db      	mvns	r3, r3
 80057c2:	401a      	ands	r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	2101      	movs	r1, #1
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	fa01 f303 	lsl.w	r3, r1, r3
 80057d4:	43db      	mvns	r3, r3
 80057d6:	401a      	ands	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689a      	ldr	r2, [r3, #8]
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	2103      	movs	r1, #3
 80057e6:	fa01 f303 	lsl.w	r3, r1, r3
 80057ea:	43db      	mvns	r3, r3
 80057ec:	401a      	ands	r2, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	3301      	adds	r3, #1
 80057f6:	617b      	str	r3, [r7, #20]
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	2b0f      	cmp	r3, #15
 80057fc:	f67f af22 	bls.w	8005644 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005800:	bf00      	nop
 8005802:	371c      	adds	r7, #28
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr
 800580c:	40013800 	.word	0x40013800
 8005810:	40020000 	.word	0x40020000
 8005814:	40020400 	.word	0x40020400
 8005818:	40020800 	.word	0x40020800
 800581c:	40020c00 	.word	0x40020c00
 8005820:	40021000 	.word	0x40021000
 8005824:	40021400 	.word	0x40021400
 8005828:	40021800 	.word	0x40021800
 800582c:	40021c00 	.word	0x40021c00
 8005830:	40022000 	.word	0x40022000
 8005834:	40022400 	.word	0x40022400
 8005838:	40013c00 	.word	0x40013c00

0800583c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	460b      	mov	r3, r1
 8005846:	807b      	strh	r3, [r7, #2]
 8005848:	4613      	mov	r3, r2
 800584a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800584c:	787b      	ldrb	r3, [r7, #1]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d003      	beq.n	800585a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005852:	887a      	ldrh	r2, [r7, #2]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005858:	e003      	b.n	8005862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800585a:	887b      	ldrh	r3, [r7, #2]
 800585c:	041a      	lsls	r2, r3, #16
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	619a      	str	r2, [r3, #24]
}
 8005862:	bf00      	nop
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b086      	sub	sp, #24
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4618      	mov	r0, r3
 8005886:	f005 fbe9 	bl	800b05c <USB_GetMode>
 800588a:	4603      	mov	r3, r0
 800588c:	2b01      	cmp	r3, #1
 800588e:	f040 80ef 	bne.w	8005a70 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4618      	mov	r0, r3
 8005898:	f005 fbcd 	bl	800b036 <USB_ReadInterrupts>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 80e5 	beq.w	8005a6e <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f005 fbc4 	bl	800b036 <USB_ReadInterrupts>
 80058ae:	4603      	mov	r3, r0
 80058b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058b8:	d104      	bne.n	80058c4 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80058c2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f005 fbb4 	bl	800b036 <USB_ReadInterrupts>
 80058ce:	4603      	mov	r3, r0
 80058d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058d8:	d104      	bne.n	80058e4 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80058e2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4618      	mov	r0, r3
 80058ea:	f005 fba4 	bl	800b036 <USB_ReadInterrupts>
 80058ee:	4603      	mov	r3, r0
 80058f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80058f8:	d104      	bne.n	8005904 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005902:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4618      	mov	r0, r3
 800590a:	f005 fb94 	bl	800b036 <USB_ReadInterrupts>
 800590e:	4603      	mov	r3, r0
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b02      	cmp	r3, #2
 8005916:	d103      	bne.n	8005920 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2202      	movs	r2, #2
 800591e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4618      	mov	r0, r3
 8005926:	f005 fb86 	bl	800b036 <USB_ReadInterrupts>
 800592a:	4603      	mov	r3, r0
 800592c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005930:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005934:	d115      	bne.n	8005962 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800593e:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	d108      	bne.n	8005962 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f006 feab 	bl	800c6ac <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2101      	movs	r1, #1
 800595c:	4618      	mov	r0, r3
 800595e:	f005 fb8b 	bl	800b078 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4618      	mov	r0, r3
 8005968:	f005 fb65 	bl	800b036 <USB_ReadInterrupts>
 800596c:	4603      	mov	r3, r0
 800596e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005972:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005976:	d102      	bne.n	800597e <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f001 f8ef 	bl	8006b5c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4618      	mov	r0, r3
 8005984:	f005 fb57 	bl	800b036 <USB_ReadInterrupts>
 8005988:	4603      	mov	r3, r0
 800598a:	f003 0308 	and.w	r3, r3, #8
 800598e:	2b08      	cmp	r3, #8
 8005990:	d106      	bne.n	80059a0 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f006 fe6e 	bl	800c674 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2208      	movs	r2, #8
 800599e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f005 fb46 	bl	800b036 <USB_ReadInterrupts>
 80059aa:	4603      	mov	r3, r0
 80059ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059b4:	d138      	bne.n	8005a28 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4618      	mov	r0, r3
 80059bc:	f005 fb96 	bl	800b0ec <USB_HC_ReadInterrupt>
 80059c0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80059c2:	2300      	movs	r3, #0
 80059c4:	617b      	str	r3, [r7, #20]
 80059c6:	e025      	b.n	8005a14 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	f003 030f 	and.w	r3, r3, #15
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	fa22 f303 	lsr.w	r3, r2, r3
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d018      	beq.n	8005a0e <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059f2:	d106      	bne.n	8005a02 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	4619      	mov	r1, r3
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f858 	bl	8005ab0 <HCD_HC_IN_IRQHandler>
 8005a00:	e005      	b.n	8005a0e <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	4619      	mov	r1, r3
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fc86 	bl	800631a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	3301      	adds	r3, #1
 8005a12:	617b      	str	r3, [r7, #20]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d3d4      	bcc.n	80059c8 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f005 fb02 	bl	800b036 <USB_ReadInterrupts>
 8005a32:	4603      	mov	r3, r0
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	2b10      	cmp	r3, #16
 8005a3a:	d101      	bne.n	8005a40 <HAL_HCD_IRQHandler+0x1d2>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e000      	b.n	8005a42 <HAL_HCD_IRQHandler+0x1d4>
 8005a40:	2300      	movs	r3, #0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d014      	beq.n	8005a70 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	699a      	ldr	r2, [r3, #24]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 0210 	bic.w	r2, r2, #16
 8005a54:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 ffd4 	bl	8006a04 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	699a      	ldr	r2, [r3, #24]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 0210 	orr.w	r2, r2, #16
 8005a6a:	619a      	str	r2, [r3, #24]
 8005a6c:	e000      	b.n	8005a70 <HAL_HCD_IRQHandler+0x202>
      return;
 8005a6e:	bf00      	nop
    }
  }
}
 8005a70:	3718      	adds	r7, #24
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b082      	sub	sp, #8
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d101      	bne.n	8005a8c <HAL_HCD_Stop+0x16>
 8005a88:	2302      	movs	r3, #2
 8005a8a:	e00d      	b.n	8005aa8 <HAL_HCD_Stop+0x32>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f005 fc37 	bl	800b30c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3708      	adds	r7, #8
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005ac6:	78fb      	ldrb	r3, [r7, #3]
 8005ac8:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	015a      	lsls	r2, r3, #5
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f003 0304 	and.w	r3, r3, #4
 8005adc:	2b04      	cmp	r3, #4
 8005ade:	d119      	bne.n	8005b14 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aec:	461a      	mov	r2, r3
 8005aee:	2304      	movs	r3, #4
 8005af0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	015a      	lsls	r2, r3, #5
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	4413      	add	r3, r2
 8005afa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	0151      	lsls	r1, r2, #5
 8005b04:	693a      	ldr	r2, [r7, #16]
 8005b06:	440a      	add	r2, r1
 8005b08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b0c:	f043 0302 	orr.w	r3, r3, #2
 8005b10:	60d3      	str	r3, [r2, #12]
 8005b12:	e0ce      	b.n	8005cb2 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b2a:	d12c      	bne.n	8005b86 <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	015a      	lsls	r2, r3, #5
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	4413      	add	r3, r2
 8005b34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b38:	461a      	mov	r2, r3
 8005b3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b3e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005b40:	6879      	ldr	r1, [r7, #4]
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	4613      	mov	r3, r2
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	4413      	add	r3, r2
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	440b      	add	r3, r1
 8005b4e:	335d      	adds	r3, #93	; 0x5d
 8005b50:	2207      	movs	r2, #7
 8005b52:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	015a      	lsls	r2, r3, #5
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	0151      	lsls	r1, r2, #5
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	440a      	add	r2, r1
 8005b6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b6e:	f043 0302 	orr.w	r3, r3, #2
 8005b72:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	b2d2      	uxtb	r2, r2
 8005b7c:	4611      	mov	r1, r2
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f005 fac5 	bl	800b10e <USB_HC_Halt>
 8005b84:	e095      	b.n	8005cb2 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	015a      	lsls	r2, r3, #5
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f003 0320 	and.w	r3, r3, #32
 8005b98:	2b20      	cmp	r3, #32
 8005b9a:	d109      	bne.n	8005bb0 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba8:	461a      	mov	r2, r3
 8005baa:	2320      	movs	r3, #32
 8005bac:	6093      	str	r3, [r2, #8]
 8005bae:	e080      	b.n	8005cb2 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	015a      	lsls	r2, r3, #5
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	f003 0308 	and.w	r3, r3, #8
 8005bc2:	2b08      	cmp	r3, #8
 8005bc4:	d134      	bne.n	8005c30 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	0151      	lsls	r1, r2, #5
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	440a      	add	r2, r1
 8005bdc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005be0:	f043 0302 	orr.w	r3, r3, #2
 8005be4:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005be6:	6879      	ldr	r1, [r7, #4]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	4613      	mov	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4413      	add	r3, r2
 8005bf0:	00db      	lsls	r3, r3, #3
 8005bf2:	440b      	add	r3, r1
 8005bf4:	335d      	adds	r3, #93	; 0x5d
 8005bf6:	2205      	movs	r2, #5
 8005bf8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	015a      	lsls	r2, r3, #5
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c06:	461a      	mov	r2, r3
 8005c08:	2310      	movs	r3, #16
 8005c0a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	015a      	lsls	r2, r3, #5
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	4413      	add	r3, r2
 8005c14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c18:	461a      	mov	r2, r3
 8005c1a:	2308      	movs	r3, #8
 8005c1c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	b2d2      	uxtb	r2, r2
 8005c26:	4611      	mov	r1, r2
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f005 fa70 	bl	800b10e <USB_HC_Halt>
 8005c2e:	e040      	b.n	8005cb2 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	015a      	lsls	r2, r3, #5
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	4413      	add	r3, r2
 8005c38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c46:	d134      	bne.n	8005cb2 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	015a      	lsls	r2, r3, #5
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	4413      	add	r3, r2
 8005c50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	0151      	lsls	r1, r2, #5
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	440a      	add	r2, r1
 8005c5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c62:	f043 0302 	orr.w	r3, r3, #2
 8005c66:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	b2d2      	uxtb	r2, r2
 8005c70:	4611      	mov	r1, r2
 8005c72:	4618      	mov	r0, r3
 8005c74:	f005 fa4b 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	015a      	lsls	r2, r3, #5
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c84:	461a      	mov	r2, r3
 8005c86:	2310      	movs	r3, #16
 8005c88:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005c8a:	6879      	ldr	r1, [r7, #4]
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	4413      	add	r3, r2
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	440b      	add	r3, r1
 8005c98:	335d      	adds	r3, #93	; 0x5d
 8005c9a:	2208      	movs	r2, #8
 8005c9c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	015a      	lsls	r2, r3, #5
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	4413      	add	r3, r2
 8005ca6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005caa:	461a      	mov	r2, r3
 8005cac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cb0:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	015a      	lsls	r2, r3, #5
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cc8:	d122      	bne.n	8005d10 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	015a      	lsls	r2, r3, #5
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	0151      	lsls	r1, r2, #5
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	440a      	add	r2, r1
 8005ce0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ce4:	f043 0302 	orr.w	r3, r3, #2
 8005ce8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	b2d2      	uxtb	r2, r2
 8005cf2:	4611      	mov	r1, r2
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f005 fa0a 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d06:	461a      	mov	r2, r3
 8005d08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d0c:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005d0e:	e300      	b.n	8006312 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	f040 80fd 	bne.w	8005f22 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d01b      	beq.n	8005d68 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	4613      	mov	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4413      	add	r3, r2
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	440b      	add	r3, r1
 8005d3e:	3348      	adds	r3, #72	; 0x48
 8005d40:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	0159      	lsls	r1, r3, #5
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	440b      	add	r3, r1
 8005d4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8005d54:	1ad1      	subs	r1, r2, r3
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	4413      	add	r3, r2
 8005d60:	00db      	lsls	r3, r3, #3
 8005d62:	4403      	add	r3, r0
 8005d64:	334c      	adds	r3, #76	; 0x4c
 8005d66:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005d68:	6879      	ldr	r1, [r7, #4]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	00db      	lsls	r3, r3, #3
 8005d74:	440b      	add	r3, r1
 8005d76:	335d      	adds	r3, #93	; 0x5d
 8005d78:	2201      	movs	r2, #1
 8005d7a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005d7c:	6879      	ldr	r1, [r7, #4]
 8005d7e:	68fa      	ldr	r2, [r7, #12]
 8005d80:	4613      	mov	r3, r2
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	4413      	add	r3, r2
 8005d86:	00db      	lsls	r3, r3, #3
 8005d88:	440b      	add	r3, r1
 8005d8a:	3358      	adds	r3, #88	; 0x58
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	015a      	lsls	r2, r3, #5
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	4413      	add	r3, r2
 8005d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	2301      	movs	r3, #1
 8005da0:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005da2:	6879      	ldr	r1, [r7, #4]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	4613      	mov	r3, r2
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	4413      	add	r3, r2
 8005dac:	00db      	lsls	r3, r3, #3
 8005dae:	440b      	add	r3, r1
 8005db0:	333f      	adds	r3, #63	; 0x3f
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d00a      	beq.n	8005dce <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005db8:	6879      	ldr	r1, [r7, #4]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	440b      	add	r3, r1
 8005dc6:	333f      	adds	r3, #63	; 0x3f
 8005dc8:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d121      	bne.n	8005e12 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	015a      	lsls	r2, r3, #5
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	0151      	lsls	r1, r2, #5
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	440a      	add	r2, r1
 8005de4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005de8:	f043 0302 	orr.w	r3, r3, #2
 8005dec:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	4611      	mov	r1, r2
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f005 f988 	bl	800b10e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	2310      	movs	r3, #16
 8005e0e:	6093      	str	r3, [r2, #8]
 8005e10:	e070      	b.n	8005ef4 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005e12:	6879      	ldr	r1, [r7, #4]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	4613      	mov	r3, r2
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	4413      	add	r3, r2
 8005e1c:	00db      	lsls	r3, r3, #3
 8005e1e:	440b      	add	r3, r1
 8005e20:	333f      	adds	r3, #63	; 0x3f
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	2b03      	cmp	r3, #3
 8005e26:	d12a      	bne.n	8005e7e <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	015a      	lsls	r2, r3, #5
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	4413      	add	r3, r2
 8005e30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	0151      	lsls	r1, r2, #5
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	440a      	add	r2, r1
 8005e3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e42:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e46:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005e48:	6879      	ldr	r1, [r7, #4]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	4413      	add	r3, r2
 8005e52:	00db      	lsls	r3, r3, #3
 8005e54:	440b      	add	r3, r1
 8005e56:	335c      	adds	r3, #92	; 0x5c
 8005e58:	2201      	movs	r2, #1
 8005e5a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	b2d8      	uxtb	r0, r3
 8005e60:	6879      	ldr	r1, [r7, #4]
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	4613      	mov	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	440b      	add	r3, r1
 8005e6e:	335c      	adds	r3, #92	; 0x5c
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	4601      	mov	r1, r0
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f006 fc26 	bl	800c6c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005e7c:	e03a      	b.n	8005ef4 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8005e7e:	6879      	ldr	r1, [r7, #4]
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	4613      	mov	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	4413      	add	r3, r2
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	440b      	add	r3, r1
 8005e8c:	333f      	adds	r3, #63	; 0x3f
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d12f      	bne.n	8005ef4 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005e94:	6879      	ldr	r1, [r7, #4]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	4413      	add	r3, r2
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	440b      	add	r3, r1
 8005ea2:	335c      	adds	r3, #92	; 0x5c
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005ea8:	6879      	ldr	r1, [r7, #4]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	4613      	mov	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	440b      	add	r3, r1
 8005eb6:	3350      	adds	r3, #80	; 0x50
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	f083 0301 	eor.w	r3, r3, #1
 8005ebe:	b2d8      	uxtb	r0, r3
 8005ec0:	6879      	ldr	r1, [r7, #4]
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	4413      	add	r3, r2
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	440b      	add	r3, r1
 8005ece:	3350      	adds	r3, #80	; 0x50
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	b2d8      	uxtb	r0, r3
 8005ed8:	6879      	ldr	r1, [r7, #4]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	4613      	mov	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4413      	add	r3, r2
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	440b      	add	r3, r1
 8005ee6:	335c      	adds	r3, #92	; 0x5c
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	4601      	mov	r1, r0
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f006 fbea 	bl	800c6c8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005ef4:	6879      	ldr	r1, [r7, #4]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	440b      	add	r3, r1
 8005f02:	3350      	adds	r3, #80	; 0x50
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	f083 0301 	eor.w	r3, r3, #1
 8005f0a:	b2d8      	uxtb	r0, r3
 8005f0c:	6879      	ldr	r1, [r7, #4]
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	4613      	mov	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4413      	add	r3, r2
 8005f16:	00db      	lsls	r3, r3, #3
 8005f18:	440b      	add	r3, r1
 8005f1a:	3350      	adds	r3, #80	; 0x50
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	701a      	strb	r2, [r3, #0]
}
 8005f20:	e1f7      	b.n	8006312 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	015a      	lsls	r2, r3, #5
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	4413      	add	r3, r2
 8005f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	f040 811a 	bne.w	800616e <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	015a      	lsls	r2, r3, #5
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	4413      	add	r3, r2
 8005f42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	0151      	lsls	r1, r2, #5
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	440a      	add	r2, r1
 8005f50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f54:	f023 0302 	bic.w	r3, r3, #2
 8005f58:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005f5a:	6879      	ldr	r1, [r7, #4]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	4413      	add	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	440b      	add	r3, r1
 8005f68:	335d      	adds	r3, #93	; 0x5d
 8005f6a:	781b      	ldrb	r3, [r3, #0]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d10a      	bne.n	8005f86 <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	4613      	mov	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4413      	add	r3, r2
 8005f7a:	00db      	lsls	r3, r3, #3
 8005f7c:	440b      	add	r3, r1
 8005f7e:	335c      	adds	r3, #92	; 0x5c
 8005f80:	2201      	movs	r2, #1
 8005f82:	701a      	strb	r2, [r3, #0]
 8005f84:	e0d9      	b.n	800613a <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	440b      	add	r3, r1
 8005f94:	335d      	adds	r3, #93	; 0x5d
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	2b05      	cmp	r3, #5
 8005f9a:	d10a      	bne.n	8005fb2 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005f9c:	6879      	ldr	r1, [r7, #4]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4413      	add	r3, r2
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	440b      	add	r3, r1
 8005faa:	335c      	adds	r3, #92	; 0x5c
 8005fac:	2205      	movs	r2, #5
 8005fae:	701a      	strb	r2, [r3, #0]
 8005fb0:	e0c3      	b.n	800613a <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4413      	add	r3, r2
 8005fbc:	00db      	lsls	r3, r3, #3
 8005fbe:	440b      	add	r3, r1
 8005fc0:	335d      	adds	r3, #93	; 0x5d
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	2b06      	cmp	r3, #6
 8005fc6:	d00a      	beq.n	8005fde <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005fc8:	6879      	ldr	r1, [r7, #4]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	4613      	mov	r3, r2
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	4413      	add	r3, r2
 8005fd2:	00db      	lsls	r3, r3, #3
 8005fd4:	440b      	add	r3, r1
 8005fd6:	335d      	adds	r3, #93	; 0x5d
 8005fd8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005fda:	2b08      	cmp	r3, #8
 8005fdc:	d156      	bne.n	800608c <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8005fde:	6879      	ldr	r1, [r7, #4]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	00db      	lsls	r3, r3, #3
 8005fea:	440b      	add	r3, r1
 8005fec:	3358      	adds	r3, #88	; 0x58
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	1c59      	adds	r1, r3, #1
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	4413      	add	r3, r2
 8005ffc:	00db      	lsls	r3, r3, #3
 8005ffe:	4403      	add	r3, r0
 8006000:	3358      	adds	r3, #88	; 0x58
 8006002:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	4613      	mov	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	00db      	lsls	r3, r3, #3
 8006010:	440b      	add	r3, r1
 8006012:	3358      	adds	r3, #88	; 0x58
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2b03      	cmp	r3, #3
 8006018:	d914      	bls.n	8006044 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800601a:	6879      	ldr	r1, [r7, #4]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	4613      	mov	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	4413      	add	r3, r2
 8006024:	00db      	lsls	r3, r3, #3
 8006026:	440b      	add	r3, r1
 8006028:	3358      	adds	r3, #88	; 0x58
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800602e:	6879      	ldr	r1, [r7, #4]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	4613      	mov	r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4413      	add	r3, r2
 8006038:	00db      	lsls	r3, r3, #3
 800603a:	440b      	add	r3, r1
 800603c:	335c      	adds	r3, #92	; 0x5c
 800603e:	2204      	movs	r2, #4
 8006040:	701a      	strb	r2, [r3, #0]
 8006042:	e009      	b.n	8006058 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006044:	6879      	ldr	r1, [r7, #4]
 8006046:	68fa      	ldr	r2, [r7, #12]
 8006048:	4613      	mov	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4413      	add	r3, r2
 800604e:	00db      	lsls	r3, r3, #3
 8006050:	440b      	add	r3, r1
 8006052:	335c      	adds	r3, #92	; 0x5c
 8006054:	2202      	movs	r2, #2
 8006056:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	015a      	lsls	r2, r3, #5
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	4413      	add	r3, r2
 8006060:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800606e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006076:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	015a      	lsls	r2, r3, #5
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	4413      	add	r3, r2
 8006080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006084:	461a      	mov	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	6013      	str	r3, [r2, #0]
 800608a:	e056      	b.n	800613a <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800608c:	6879      	ldr	r1, [r7, #4]
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	4613      	mov	r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4413      	add	r3, r2
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	440b      	add	r3, r1
 800609a:	335d      	adds	r3, #93	; 0x5d
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	2b03      	cmp	r3, #3
 80060a0:	d123      	bne.n	80060ea <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80060a2:	6879      	ldr	r1, [r7, #4]
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	4613      	mov	r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4413      	add	r3, r2
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	440b      	add	r3, r1
 80060b0:	335c      	adds	r3, #92	; 0x5c
 80060b2:	2202      	movs	r2, #2
 80060b4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	015a      	lsls	r2, r3, #5
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	4413      	add	r3, r2
 80060be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80060cc:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060d4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	015a      	lsls	r2, r3, #5
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	4413      	add	r3, r2
 80060de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e2:	461a      	mov	r2, r3
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	e027      	b.n	800613a <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80060ea:	6879      	ldr	r1, [r7, #4]
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	4613      	mov	r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	4413      	add	r3, r2
 80060f4:	00db      	lsls	r3, r3, #3
 80060f6:	440b      	add	r3, r1
 80060f8:	335d      	adds	r3, #93	; 0x5d
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	2b07      	cmp	r3, #7
 80060fe:	d11c      	bne.n	800613a <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8006100:	6879      	ldr	r1, [r7, #4]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4613      	mov	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	440b      	add	r3, r1
 800610e:	3358      	adds	r3, #88	; 0x58
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	1c59      	adds	r1, r3, #1
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	68fa      	ldr	r2, [r7, #12]
 8006118:	4613      	mov	r3, r2
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	4413      	add	r3, r2
 800611e:	00db      	lsls	r3, r3, #3
 8006120:	4403      	add	r3, r0
 8006122:	3358      	adds	r3, #88	; 0x58
 8006124:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006126:	6879      	ldr	r1, [r7, #4]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	4613      	mov	r3, r2
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4413      	add	r3, r2
 8006130:	00db      	lsls	r3, r3, #3
 8006132:	440b      	add	r3, r1
 8006134:	335c      	adds	r3, #92	; 0x5c
 8006136:	2204      	movs	r2, #4
 8006138:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	4413      	add	r3, r2
 8006142:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006146:	461a      	mov	r2, r3
 8006148:	2302      	movs	r3, #2
 800614a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	b2d8      	uxtb	r0, r3
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	4613      	mov	r3, r2
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4413      	add	r3, r2
 800615a:	00db      	lsls	r3, r3, #3
 800615c:	440b      	add	r3, r1
 800615e:	335c      	adds	r3, #92	; 0x5c
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	461a      	mov	r2, r3
 8006164:	4601      	mov	r1, r0
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f006 faae 	bl	800c6c8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800616c:	e0d1      	b.n	8006312 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	015a      	lsls	r2, r3, #5
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	4413      	add	r3, r2
 8006176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006180:	2b80      	cmp	r3, #128	; 0x80
 8006182:	d13e      	bne.n	8006202 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	015a      	lsls	r2, r3, #5
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	4413      	add	r3, r2
 800618c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	0151      	lsls	r1, r2, #5
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	440a      	add	r2, r1
 800619a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800619e:	f043 0302 	orr.w	r3, r3, #2
 80061a2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80061a4:	6879      	ldr	r1, [r7, #4]
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	00db      	lsls	r3, r3, #3
 80061b0:	440b      	add	r3, r1
 80061b2:	3358      	adds	r3, #88	; 0x58
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	1c59      	adds	r1, r3, #1
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	4613      	mov	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4413      	add	r3, r2
 80061c2:	00db      	lsls	r3, r3, #3
 80061c4:	4403      	add	r3, r0
 80061c6:	3358      	adds	r3, #88	; 0x58
 80061c8:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80061ca:	6879      	ldr	r1, [r7, #4]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4613      	mov	r3, r2
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	4413      	add	r3, r2
 80061d4:	00db      	lsls	r3, r3, #3
 80061d6:	440b      	add	r3, r1
 80061d8:	335d      	adds	r3, #93	; 0x5d
 80061da:	2206      	movs	r2, #6
 80061dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	b2d2      	uxtb	r2, r2
 80061e6:	4611      	mov	r1, r2
 80061e8:	4618      	mov	r0, r3
 80061ea:	f004 ff90 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	015a      	lsls	r2, r3, #5
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	4413      	add	r3, r2
 80061f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061fa:	461a      	mov	r2, r3
 80061fc:	2380      	movs	r3, #128	; 0x80
 80061fe:	6093      	str	r3, [r2, #8]
}
 8006200:	e087      	b.n	8006312 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	015a      	lsls	r2, r3, #5
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	4413      	add	r3, r2
 800620a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f003 0310 	and.w	r3, r3, #16
 8006214:	2b10      	cmp	r3, #16
 8006216:	d17c      	bne.n	8006312 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006218:	6879      	ldr	r1, [r7, #4]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	4613      	mov	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	00db      	lsls	r3, r3, #3
 8006224:	440b      	add	r3, r1
 8006226:	333f      	adds	r3, #63	; 0x3f
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	2b03      	cmp	r3, #3
 800622c:	d122      	bne.n	8006274 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800622e:	6879      	ldr	r1, [r7, #4]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4613      	mov	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4413      	add	r3, r2
 8006238:	00db      	lsls	r3, r3, #3
 800623a:	440b      	add	r3, r1
 800623c:	3358      	adds	r3, #88	; 0x58
 800623e:	2200      	movs	r2, #0
 8006240:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	015a      	lsls	r2, r3, #5
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	4413      	add	r3, r2
 800624a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	0151      	lsls	r1, r2, #5
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	440a      	add	r2, r1
 8006258:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800625c:	f043 0302 	orr.w	r3, r3, #2
 8006260:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68fa      	ldr	r2, [r7, #12]
 8006268:	b2d2      	uxtb	r2, r2
 800626a:	4611      	mov	r1, r2
 800626c:	4618      	mov	r0, r3
 800626e:	f004 ff4e 	bl	800b10e <USB_HC_Halt>
 8006272:	e045      	b.n	8006300 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006274:	6879      	ldr	r1, [r7, #4]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4613      	mov	r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	4413      	add	r3, r2
 800627e:	00db      	lsls	r3, r3, #3
 8006280:	440b      	add	r3, r1
 8006282:	333f      	adds	r3, #63	; 0x3f
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d00a      	beq.n	80062a0 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800628a:	6879      	ldr	r1, [r7, #4]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4613      	mov	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4413      	add	r3, r2
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	440b      	add	r3, r1
 8006298:	333f      	adds	r3, #63	; 0x3f
 800629a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800629c:	2b02      	cmp	r3, #2
 800629e:	d12f      	bne.n	8006300 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80062a0:	6879      	ldr	r1, [r7, #4]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4613      	mov	r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4413      	add	r3, r2
 80062aa:	00db      	lsls	r3, r3, #3
 80062ac:	440b      	add	r3, r1
 80062ae:	3358      	adds	r3, #88	; 0x58
 80062b0:	2200      	movs	r2, #0
 80062b2:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d121      	bne.n	8006300 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 80062bc:	6879      	ldr	r1, [r7, #4]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4613      	mov	r3, r2
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	4413      	add	r3, r2
 80062c6:	00db      	lsls	r3, r3, #3
 80062c8:	440b      	add	r3, r1
 80062ca:	335d      	adds	r3, #93	; 0x5d
 80062cc:	2203      	movs	r2, #3
 80062ce:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	0151      	lsls	r1, r2, #5
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	440a      	add	r2, r1
 80062e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062ea:	f043 0302 	orr.w	r3, r3, #2
 80062ee:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	b2d2      	uxtb	r2, r2
 80062f8:	4611      	mov	r1, r2
 80062fa:	4618      	mov	r0, r3
 80062fc:	f004 ff07 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	015a      	lsls	r2, r3, #5
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	4413      	add	r3, r2
 8006308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800630c:	461a      	mov	r2, r3
 800630e:	2310      	movs	r3, #16
 8006310:	6093      	str	r3, [r2, #8]
}
 8006312:	bf00      	nop
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b086      	sub	sp, #24
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
 8006322:	460b      	mov	r3, r1
 8006324:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006330:	78fb      	ldrb	r3, [r7, #3]
 8006332:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	015a      	lsls	r2, r3, #5
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	4413      	add	r3, r2
 800633c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f003 0304 	and.w	r3, r3, #4
 8006346:	2b04      	cmp	r3, #4
 8006348:	d119      	bne.n	800637e <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	4413      	add	r3, r2
 8006352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006356:	461a      	mov	r2, r3
 8006358:	2304      	movs	r3, #4
 800635a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	4413      	add	r3, r2
 8006364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	0151      	lsls	r1, r2, #5
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	440a      	add	r2, r1
 8006372:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006376:	f043 0302 	orr.w	r3, r3, #2
 800637a:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 800637c:	e33e      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	4413      	add	r3, r2
 8006386:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	f003 0320 	and.w	r3, r3, #32
 8006390:	2b20      	cmp	r3, #32
 8006392:	d141      	bne.n	8006418 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	015a      	lsls	r2, r3, #5
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	4413      	add	r3, r2
 800639c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a0:	461a      	mov	r2, r3
 80063a2:	2320      	movs	r3, #32
 80063a4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80063a6:	6879      	ldr	r1, [r7, #4]
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	4613      	mov	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	4413      	add	r3, r2
 80063b0:	00db      	lsls	r3, r3, #3
 80063b2:	440b      	add	r3, r1
 80063b4:	333d      	adds	r3, #61	; 0x3d
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	f040 831f 	bne.w	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 80063be:	6879      	ldr	r1, [r7, #4]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	4613      	mov	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4413      	add	r3, r2
 80063c8:	00db      	lsls	r3, r3, #3
 80063ca:	440b      	add	r3, r1
 80063cc:	333d      	adds	r3, #61	; 0x3d
 80063ce:	2200      	movs	r2, #0
 80063d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80063d2:	6879      	ldr	r1, [r7, #4]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	4613      	mov	r3, r2
 80063d8:	009b      	lsls	r3, r3, #2
 80063da:	4413      	add	r3, r2
 80063dc:	00db      	lsls	r3, r3, #3
 80063de:	440b      	add	r3, r1
 80063e0:	335c      	adds	r3, #92	; 0x5c
 80063e2:	2202      	movs	r2, #2
 80063e4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	015a      	lsls	r2, r3, #5
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	0151      	lsls	r1, r2, #5
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	440a      	add	r2, r1
 80063fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006400:	f043 0302 	orr.w	r3, r3, #2
 8006404:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	b2d2      	uxtb	r2, r2
 800640e:	4611      	mov	r1, r2
 8006410:	4618      	mov	r0, r3
 8006412:	f004 fe7c 	bl	800b10e <USB_HC_Halt>
}
 8006416:	e2f1      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	015a      	lsls	r2, r3, #5
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	4413      	add	r3, r2
 8006420:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800642a:	2b40      	cmp	r3, #64	; 0x40
 800642c:	d13f      	bne.n	80064ae <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800642e:	6879      	ldr	r1, [r7, #4]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	4613      	mov	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	4413      	add	r3, r2
 8006438:	00db      	lsls	r3, r3, #3
 800643a:	440b      	add	r3, r1
 800643c:	335d      	adds	r3, #93	; 0x5d
 800643e:	2204      	movs	r2, #4
 8006440:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	4613      	mov	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4413      	add	r3, r2
 800644c:	00db      	lsls	r3, r3, #3
 800644e:	440b      	add	r3, r1
 8006450:	333d      	adds	r3, #61	; 0x3d
 8006452:	2201      	movs	r2, #1
 8006454:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006456:	6879      	ldr	r1, [r7, #4]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	4613      	mov	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	00db      	lsls	r3, r3, #3
 8006462:	440b      	add	r3, r1
 8006464:	3358      	adds	r3, #88	; 0x58
 8006466:	2200      	movs	r2, #0
 8006468:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	015a      	lsls	r2, r3, #5
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	4413      	add	r3, r2
 8006472:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	0151      	lsls	r1, r2, #5
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	440a      	add	r2, r1
 8006480:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006484:	f043 0302 	orr.w	r3, r3, #2
 8006488:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	b2d2      	uxtb	r2, r2
 8006492:	4611      	mov	r1, r2
 8006494:	4618      	mov	r0, r3
 8006496:	f004 fe3a 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	015a      	lsls	r2, r3, #5
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	4413      	add	r3, r2
 80064a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064a6:	461a      	mov	r2, r3
 80064a8:	2340      	movs	r3, #64	; 0x40
 80064aa:	6093      	str	r3, [r2, #8]
}
 80064ac:	e2a6      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	015a      	lsls	r2, r3, #5
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	4413      	add	r3, r2
 80064b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064c4:	d122      	bne.n	800650c <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	015a      	lsls	r2, r3, #5
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	4413      	add	r3, r2
 80064ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	0151      	lsls	r1, r2, #5
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	440a      	add	r2, r1
 80064dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064e0:	f043 0302 	orr.w	r3, r3, #2
 80064e4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	b2d2      	uxtb	r2, r2
 80064ee:	4611      	mov	r1, r2
 80064f0:	4618      	mov	r0, r3
 80064f2:	f004 fe0c 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	015a      	lsls	r2, r3, #5
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006502:	461a      	mov	r2, r3
 8006504:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006508:	6093      	str	r3, [r2, #8]
}
 800650a:	e277      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	015a      	lsls	r2, r3, #5
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	4413      	add	r3, r2
 8006514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	2b01      	cmp	r3, #1
 8006520:	d135      	bne.n	800658e <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006522:	6879      	ldr	r1, [r7, #4]
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	4613      	mov	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	4413      	add	r3, r2
 800652c:	00db      	lsls	r3, r3, #3
 800652e:	440b      	add	r3, r1
 8006530:	3358      	adds	r3, #88	; 0x58
 8006532:	2200      	movs	r2, #0
 8006534:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	4413      	add	r3, r2
 800653e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	0151      	lsls	r1, r2, #5
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	440a      	add	r2, r1
 800654c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006550:	f043 0302 	orr.w	r3, r3, #2
 8006554:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	b2d2      	uxtb	r2, r2
 800655e:	4611      	mov	r1, r2
 8006560:	4618      	mov	r0, r3
 8006562:	f004 fdd4 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	015a      	lsls	r2, r3, #5
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	4413      	add	r3, r2
 800656e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006572:	461a      	mov	r2, r3
 8006574:	2301      	movs	r3, #1
 8006576:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006578:	6879      	ldr	r1, [r7, #4]
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	4613      	mov	r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4413      	add	r3, r2
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	440b      	add	r3, r1
 8006586:	335d      	adds	r3, #93	; 0x5d
 8006588:	2201      	movs	r2, #1
 800658a:	701a      	strb	r2, [r3, #0]
}
 800658c:	e236      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	015a      	lsls	r2, r3, #5
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	4413      	add	r3, r2
 8006596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f003 0308 	and.w	r3, r3, #8
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d12b      	bne.n	80065fc <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	015a      	lsls	r2, r3, #5
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	4413      	add	r3, r2
 80065ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065b0:	461a      	mov	r2, r3
 80065b2:	2308      	movs	r3, #8
 80065b4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	015a      	lsls	r2, r3, #5
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	4413      	add	r3, r2
 80065be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	0151      	lsls	r1, r2, #5
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	440a      	add	r2, r1
 80065cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065d0:	f043 0302 	orr.w	r3, r3, #2
 80065d4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	b2d2      	uxtb	r2, r2
 80065de:	4611      	mov	r1, r2
 80065e0:	4618      	mov	r0, r3
 80065e2:	f004 fd94 	bl	800b10e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80065e6:	6879      	ldr	r1, [r7, #4]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	4613      	mov	r3, r2
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	4413      	add	r3, r2
 80065f0:	00db      	lsls	r3, r3, #3
 80065f2:	440b      	add	r3, r1
 80065f4:	335d      	adds	r3, #93	; 0x5d
 80065f6:	2205      	movs	r2, #5
 80065f8:	701a      	strb	r2, [r3, #0]
}
 80065fa:	e1ff      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	4413      	add	r3, r2
 8006604:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f003 0310 	and.w	r3, r3, #16
 800660e:	2b10      	cmp	r3, #16
 8006610:	d155      	bne.n	80066be <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006612:	6879      	ldr	r1, [r7, #4]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	4613      	mov	r3, r2
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	4413      	add	r3, r2
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	440b      	add	r3, r1
 8006620:	3358      	adds	r3, #88	; 0x58
 8006622:	2200      	movs	r2, #0
 8006624:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006626:	6879      	ldr	r1, [r7, #4]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	4613      	mov	r3, r2
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4413      	add	r3, r2
 8006630:	00db      	lsls	r3, r3, #3
 8006632:	440b      	add	r3, r1
 8006634:	335d      	adds	r3, #93	; 0x5d
 8006636:	2203      	movs	r2, #3
 8006638:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800663a:	6879      	ldr	r1, [r7, #4]
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	4613      	mov	r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	4413      	add	r3, r2
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	440b      	add	r3, r1
 8006648:	333d      	adds	r3, #61	; 0x3d
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d114      	bne.n	800667a <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8006650:	6879      	ldr	r1, [r7, #4]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	4613      	mov	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4413      	add	r3, r2
 800665a:	00db      	lsls	r3, r3, #3
 800665c:	440b      	add	r3, r1
 800665e:	333c      	adds	r3, #60	; 0x3c
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d109      	bne.n	800667a <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8006666:	6879      	ldr	r1, [r7, #4]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	4613      	mov	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	440b      	add	r3, r1
 8006674:	333d      	adds	r3, #61	; 0x3d
 8006676:	2201      	movs	r2, #1
 8006678:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	015a      	lsls	r2, r3, #5
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	4413      	add	r3, r2
 8006682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	0151      	lsls	r1, r2, #5
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	440a      	add	r2, r1
 8006690:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006694:	f043 0302 	orr.w	r3, r3, #2
 8006698:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	b2d2      	uxtb	r2, r2
 80066a2:	4611      	mov	r1, r2
 80066a4:	4618      	mov	r0, r3
 80066a6:	f004 fd32 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	015a      	lsls	r2, r3, #5
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	4413      	add	r3, r2
 80066b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066b6:	461a      	mov	r2, r3
 80066b8:	2310      	movs	r3, #16
 80066ba:	6093      	str	r3, [r2, #8]
}
 80066bc:	e19e      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	015a      	lsls	r2, r3, #5
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	4413      	add	r3, r2
 80066c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066d0:	2b80      	cmp	r3, #128	; 0x80
 80066d2:	d12b      	bne.n	800672c <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	015a      	lsls	r2, r3, #5
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	4413      	add	r3, r2
 80066dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	0151      	lsls	r1, r2, #5
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	440a      	add	r2, r1
 80066ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066ee:	f043 0302 	orr.w	r3, r3, #2
 80066f2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	b2d2      	uxtb	r2, r2
 80066fc:	4611      	mov	r1, r2
 80066fe:	4618      	mov	r0, r3
 8006700:	f004 fd05 	bl	800b10e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006704:	6879      	ldr	r1, [r7, #4]
 8006706:	68fa      	ldr	r2, [r7, #12]
 8006708:	4613      	mov	r3, r2
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	4413      	add	r3, r2
 800670e:	00db      	lsls	r3, r3, #3
 8006710:	440b      	add	r3, r1
 8006712:	335d      	adds	r3, #93	; 0x5d
 8006714:	2206      	movs	r2, #6
 8006716:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	4413      	add	r3, r2
 8006720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006724:	461a      	mov	r2, r3
 8006726:	2380      	movs	r3, #128	; 0x80
 8006728:	6093      	str	r3, [r2, #8]
}
 800672a:	e167      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	4413      	add	r3, r2
 8006734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800673e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006742:	d135      	bne.n	80067b0 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	015a      	lsls	r2, r3, #5
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	4413      	add	r3, r2
 800674c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	0151      	lsls	r1, r2, #5
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	440a      	add	r2, r1
 800675a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800675e:	f043 0302 	orr.w	r3, r3, #2
 8006762:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	b2d2      	uxtb	r2, r2
 800676c:	4611      	mov	r1, r2
 800676e:	4618      	mov	r0, r3
 8006770:	f004 fccd 	bl	800b10e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	015a      	lsls	r2, r3, #5
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	4413      	add	r3, r2
 800677c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006780:	461a      	mov	r2, r3
 8006782:	2310      	movs	r3, #16
 8006784:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	015a      	lsls	r2, r3, #5
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	4413      	add	r3, r2
 800678e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006792:	461a      	mov	r2, r3
 8006794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006798:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800679a:	6879      	ldr	r1, [r7, #4]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	4613      	mov	r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4413      	add	r3, r2
 80067a4:	00db      	lsls	r3, r3, #3
 80067a6:	440b      	add	r3, r1
 80067a8:	335d      	adds	r3, #93	; 0x5d
 80067aa:	2208      	movs	r2, #8
 80067ac:	701a      	strb	r2, [r3, #0]
}
 80067ae:	e125      	b.n	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	015a      	lsls	r2, r3, #5
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	4413      	add	r3, r2
 80067b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f003 0302 	and.w	r3, r3, #2
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	f040 811a 	bne.w	80069fc <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	015a      	lsls	r2, r3, #5
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	4413      	add	r3, r2
 80067d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	0151      	lsls	r1, r2, #5
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	440a      	add	r2, r1
 80067de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067e2:	f023 0302 	bic.w	r3, r3, #2
 80067e6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80067e8:	6879      	ldr	r1, [r7, #4]
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	4613      	mov	r3, r2
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4413      	add	r3, r2
 80067f2:	00db      	lsls	r3, r3, #3
 80067f4:	440b      	add	r3, r1
 80067f6:	335d      	adds	r3, #93	; 0x5d
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d137      	bne.n	800686e <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80067fe:	6879      	ldr	r1, [r7, #4]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4613      	mov	r3, r2
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	4413      	add	r3, r2
 8006808:	00db      	lsls	r3, r3, #3
 800680a:	440b      	add	r3, r1
 800680c:	335c      	adds	r3, #92	; 0x5c
 800680e:	2201      	movs	r2, #1
 8006810:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006812:	6879      	ldr	r1, [r7, #4]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	4613      	mov	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	4413      	add	r3, r2
 800681c:	00db      	lsls	r3, r3, #3
 800681e:	440b      	add	r3, r1
 8006820:	333f      	adds	r3, #63	; 0x3f
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	2b02      	cmp	r3, #2
 8006826:	d00b      	beq.n	8006840 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8006828:	6879      	ldr	r1, [r7, #4]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4613      	mov	r3, r2
 800682e:	009b      	lsls	r3, r3, #2
 8006830:	4413      	add	r3, r2
 8006832:	00db      	lsls	r3, r3, #3
 8006834:	440b      	add	r3, r1
 8006836:	333f      	adds	r3, #63	; 0x3f
 8006838:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800683a:	2b03      	cmp	r3, #3
 800683c:	f040 80c5 	bne.w	80069ca <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8006840:	6879      	ldr	r1, [r7, #4]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	4613      	mov	r3, r2
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	4413      	add	r3, r2
 800684a:	00db      	lsls	r3, r3, #3
 800684c:	440b      	add	r3, r1
 800684e:	3351      	adds	r3, #81	; 0x51
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	f083 0301 	eor.w	r3, r3, #1
 8006856:	b2d8      	uxtb	r0, r3
 8006858:	6879      	ldr	r1, [r7, #4]
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	4613      	mov	r3, r2
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	4413      	add	r3, r2
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	440b      	add	r3, r1
 8006866:	3351      	adds	r3, #81	; 0x51
 8006868:	4602      	mov	r2, r0
 800686a:	701a      	strb	r2, [r3, #0]
 800686c:	e0ad      	b.n	80069ca <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800686e:	6879      	ldr	r1, [r7, #4]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	4613      	mov	r3, r2
 8006874:	009b      	lsls	r3, r3, #2
 8006876:	4413      	add	r3, r2
 8006878:	00db      	lsls	r3, r3, #3
 800687a:	440b      	add	r3, r1
 800687c:	335d      	adds	r3, #93	; 0x5d
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	2b03      	cmp	r3, #3
 8006882:	d10a      	bne.n	800689a <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006884:	6879      	ldr	r1, [r7, #4]
 8006886:	68fa      	ldr	r2, [r7, #12]
 8006888:	4613      	mov	r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4413      	add	r3, r2
 800688e:	00db      	lsls	r3, r3, #3
 8006890:	440b      	add	r3, r1
 8006892:	335c      	adds	r3, #92	; 0x5c
 8006894:	2202      	movs	r2, #2
 8006896:	701a      	strb	r2, [r3, #0]
 8006898:	e097      	b.n	80069ca <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800689a:	6879      	ldr	r1, [r7, #4]
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	4613      	mov	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	4413      	add	r3, r2
 80068a4:	00db      	lsls	r3, r3, #3
 80068a6:	440b      	add	r3, r1
 80068a8:	335d      	adds	r3, #93	; 0x5d
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	2b04      	cmp	r3, #4
 80068ae:	d10a      	bne.n	80068c6 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80068b0:	6879      	ldr	r1, [r7, #4]
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	4613      	mov	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	4413      	add	r3, r2
 80068ba:	00db      	lsls	r3, r3, #3
 80068bc:	440b      	add	r3, r1
 80068be:	335c      	adds	r3, #92	; 0x5c
 80068c0:	2202      	movs	r2, #2
 80068c2:	701a      	strb	r2, [r3, #0]
 80068c4:	e081      	b.n	80069ca <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80068c6:	6879      	ldr	r1, [r7, #4]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4613      	mov	r3, r2
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	4413      	add	r3, r2
 80068d0:	00db      	lsls	r3, r3, #3
 80068d2:	440b      	add	r3, r1
 80068d4:	335d      	adds	r3, #93	; 0x5d
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	2b05      	cmp	r3, #5
 80068da:	d10a      	bne.n	80068f2 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80068dc:	6879      	ldr	r1, [r7, #4]
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	4613      	mov	r3, r2
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	4413      	add	r3, r2
 80068e6:	00db      	lsls	r3, r3, #3
 80068e8:	440b      	add	r3, r1
 80068ea:	335c      	adds	r3, #92	; 0x5c
 80068ec:	2205      	movs	r2, #5
 80068ee:	701a      	strb	r2, [r3, #0]
 80068f0:	e06b      	b.n	80069ca <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80068f2:	6879      	ldr	r1, [r7, #4]
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4613      	mov	r3, r2
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	00db      	lsls	r3, r3, #3
 80068fe:	440b      	add	r3, r1
 8006900:	335d      	adds	r3, #93	; 0x5d
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	2b06      	cmp	r3, #6
 8006906:	d00a      	beq.n	800691e <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006908:	6879      	ldr	r1, [r7, #4]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	4613      	mov	r3, r2
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	00db      	lsls	r3, r3, #3
 8006914:	440b      	add	r3, r1
 8006916:	335d      	adds	r3, #93	; 0x5d
 8006918:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800691a:	2b08      	cmp	r3, #8
 800691c:	d155      	bne.n	80069ca <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 800691e:	6879      	ldr	r1, [r7, #4]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	4613      	mov	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	4413      	add	r3, r2
 8006928:	00db      	lsls	r3, r3, #3
 800692a:	440b      	add	r3, r1
 800692c:	3358      	adds	r3, #88	; 0x58
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	1c59      	adds	r1, r3, #1
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4613      	mov	r3, r2
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	4413      	add	r3, r2
 800693c:	00db      	lsls	r3, r3, #3
 800693e:	4403      	add	r3, r0
 8006940:	3358      	adds	r3, #88	; 0x58
 8006942:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006944:	6879      	ldr	r1, [r7, #4]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	4613      	mov	r3, r2
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	4413      	add	r3, r2
 800694e:	00db      	lsls	r3, r3, #3
 8006950:	440b      	add	r3, r1
 8006952:	3358      	adds	r3, #88	; 0x58
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b03      	cmp	r3, #3
 8006958:	d914      	bls.n	8006984 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800695a:	6879      	ldr	r1, [r7, #4]
 800695c:	68fa      	ldr	r2, [r7, #12]
 800695e:	4613      	mov	r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4413      	add	r3, r2
 8006964:	00db      	lsls	r3, r3, #3
 8006966:	440b      	add	r3, r1
 8006968:	3358      	adds	r3, #88	; 0x58
 800696a:	2200      	movs	r2, #0
 800696c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800696e:	6879      	ldr	r1, [r7, #4]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	4613      	mov	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4413      	add	r3, r2
 8006978:	00db      	lsls	r3, r3, #3
 800697a:	440b      	add	r3, r1
 800697c:	335c      	adds	r3, #92	; 0x5c
 800697e:	2204      	movs	r2, #4
 8006980:	701a      	strb	r2, [r3, #0]
 8006982:	e009      	b.n	8006998 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006984:	6879      	ldr	r1, [r7, #4]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	4613      	mov	r3, r2
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	4413      	add	r3, r2
 800698e:	00db      	lsls	r3, r3, #3
 8006990:	440b      	add	r3, r1
 8006992:	335c      	adds	r3, #92	; 0x5c
 8006994:	2202      	movs	r2, #2
 8006996:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	015a      	lsls	r2, r3, #5
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	4413      	add	r3, r2
 80069a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80069ae:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80069b6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	015a      	lsls	r2, r3, #5
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	4413      	add	r3, r2
 80069c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069c4:	461a      	mov	r2, r3
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069d6:	461a      	mov	r2, r3
 80069d8:	2302      	movs	r3, #2
 80069da:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	b2d8      	uxtb	r0, r3
 80069e0:	6879      	ldr	r1, [r7, #4]
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4613      	mov	r3, r2
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	4413      	add	r3, r2
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	440b      	add	r3, r1
 80069ee:	335c      	adds	r3, #92	; 0x5c
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	461a      	mov	r2, r3
 80069f4:	4601      	mov	r1, r0
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f005 fe66 	bl	800c6c8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80069fc:	bf00      	nop
 80069fe:	3718      	adds	r7, #24
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b08a      	sub	sp, #40	; 0x28
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a14:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	6a1b      	ldr	r3, [r3, #32]
 8006a1c:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	f003 030f 	and.w	r3, r3, #15
 8006a24:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	0c5b      	lsrs	r3, r3, #17
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	091b      	lsrs	r3, r3, #4
 8006a34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a38:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d003      	beq.n	8006a48 <HCD_RXQLVL_IRQHandler+0x44>
 8006a40:	2b05      	cmp	r3, #5
 8006a42:	f000 8082 	beq.w	8006b4a <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006a46:	e083      	b.n	8006b50 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d07f      	beq.n	8006b4e <HCD_RXQLVL_IRQHandler+0x14a>
 8006a4e:	6879      	ldr	r1, [r7, #4]
 8006a50:	69ba      	ldr	r2, [r7, #24]
 8006a52:	4613      	mov	r3, r2
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	4413      	add	r3, r2
 8006a58:	00db      	lsls	r3, r3, #3
 8006a5a:	440b      	add	r3, r1
 8006a5c:	3344      	adds	r3, #68	; 0x44
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d074      	beq.n	8006b4e <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	6879      	ldr	r1, [r7, #4]
 8006a6a:	69ba      	ldr	r2, [r7, #24]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	00db      	lsls	r3, r3, #3
 8006a74:	440b      	add	r3, r1
 8006a76:	3344      	adds	r3, #68	; 0x44
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	b292      	uxth	r2, r2
 8006a7e:	4619      	mov	r1, r3
 8006a80:	f004 fab0 	bl	800afe4 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006a84:	6879      	ldr	r1, [r7, #4]
 8006a86:	69ba      	ldr	r2, [r7, #24]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	00db      	lsls	r3, r3, #3
 8006a90:	440b      	add	r3, r1
 8006a92:	3344      	adds	r3, #68	; 0x44
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	18d1      	adds	r1, r2, r3
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	69ba      	ldr	r2, [r7, #24]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4413      	add	r3, r2
 8006aa4:	00db      	lsls	r3, r3, #3
 8006aa6:	4403      	add	r3, r0
 8006aa8:	3344      	adds	r3, #68	; 0x44
 8006aaa:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8006aac:	6879      	ldr	r1, [r7, #4]
 8006aae:	69ba      	ldr	r2, [r7, #24]
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	4413      	add	r3, r2
 8006ab6:	00db      	lsls	r3, r3, #3
 8006ab8:	440b      	add	r3, r1
 8006aba:	334c      	adds	r3, #76	; 0x4c
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	18d1      	adds	r1, r2, r3
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	4413      	add	r3, r2
 8006acc:	00db      	lsls	r3, r3, #3
 8006ace:	4403      	add	r3, r0
 8006ad0:	334c      	adds	r3, #76	; 0x4c
 8006ad2:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	015a      	lsls	r2, r3, #5
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	4413      	add	r3, r2
 8006adc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ae0:	691a      	ldr	r2, [r3, #16]
 8006ae2:	4b1d      	ldr	r3, [pc, #116]	; (8006b58 <HCD_RXQLVL_IRQHandler+0x154>)
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d031      	beq.n	8006b4e <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	015a      	lsls	r2, r3, #5
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	4413      	add	r3, r2
 8006af2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b00:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b08:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	015a      	lsls	r2, r3, #5
 8006b0e:	6a3b      	ldr	r3, [r7, #32]
 8006b10:	4413      	add	r3, r2
 8006b12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b16:	461a      	mov	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8006b1c:	6879      	ldr	r1, [r7, #4]
 8006b1e:	69ba      	ldr	r2, [r7, #24]
 8006b20:	4613      	mov	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	00db      	lsls	r3, r3, #3
 8006b28:	440b      	add	r3, r1
 8006b2a:	3350      	adds	r3, #80	; 0x50
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	f083 0301 	eor.w	r3, r3, #1
 8006b32:	b2d8      	uxtb	r0, r3
 8006b34:	6879      	ldr	r1, [r7, #4]
 8006b36:	69ba      	ldr	r2, [r7, #24]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	4413      	add	r3, r2
 8006b3e:	00db      	lsls	r3, r3, #3
 8006b40:	440b      	add	r3, r1
 8006b42:	3350      	adds	r3, #80	; 0x50
 8006b44:	4602      	mov	r2, r0
 8006b46:	701a      	strb	r2, [r3, #0]
      break;
 8006b48:	e001      	b.n	8006b4e <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8006b4a:	bf00      	nop
 8006b4c:	e000      	b.n	8006b50 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8006b4e:	bf00      	nop
  }
}
 8006b50:	bf00      	nop
 8006b52:	3728      	adds	r7, #40	; 0x28
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	1ff80000 	.word	0x1ff80000

08006b5c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006b88:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f003 0302 	and.w	r3, r3, #2
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d10b      	bne.n	8006bac <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f003 0301 	and.w	r3, r3, #1
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d102      	bne.n	8006ba4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f005 fd76 	bl	800c690 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	f043 0302 	orr.w	r3, r3, #2
 8006baa:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f003 0308 	and.w	r3, r3, #8
 8006bb2:	2b08      	cmp	r3, #8
 8006bb4:	d132      	bne.n	8006c1c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f043 0308 	orr.w	r3, r3, #8
 8006bbc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f003 0304 	and.w	r3, r3, #4
 8006bc4:	2b04      	cmp	r3, #4
 8006bc6:	d126      	bne.n	8006c16 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d113      	bne.n	8006bf8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006bd6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006bda:	d106      	bne.n	8006bea <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2102      	movs	r1, #2
 8006be2:	4618      	mov	r0, r3
 8006be4:	f004 fa48 	bl	800b078 <USB_InitFSLSPClkSel>
 8006be8:	e011      	b.n	8006c0e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2101      	movs	r1, #1
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f004 fa41 	bl	800b078 <USB_InitFSLSPClkSel>
 8006bf6:	e00a      	b.n	8006c0e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d106      	bne.n	8006c0e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c06:	461a      	mov	r2, r3
 8006c08:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006c0c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f005 fd6c 	bl	800c6ec <HAL_HCD_PortEnabled_Callback>
 8006c14:	e002      	b.n	8006c1c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f005 fd76 	bl	800c708 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f003 0320 	and.w	r3, r3, #32
 8006c22:	2b20      	cmp	r3, #32
 8006c24:	d103      	bne.n	8006c2e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	f043 0320 	orr.w	r3, r3, #32
 8006c2c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006c34:	461a      	mov	r2, r3
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	6013      	str	r3, [r2, #0]
}
 8006c3a:	bf00      	nop
 8006c3c:	3718      	adds	r7, #24
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
	...

08006c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d101      	bne.n	8006c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e11f      	b.n	8006e96 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d106      	bne.n	8006c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f7fa f904 	bl	8000e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2224      	movs	r2, #36	; 0x24
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 0201 	bic.w	r2, r2, #1
 8006c86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006c96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ca6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006ca8:	f002 f804 	bl	8008cb4 <HAL_RCC_GetPCLK1Freq>
 8006cac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	4a7b      	ldr	r2, [pc, #492]	; (8006ea0 <HAL_I2C_Init+0x25c>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d807      	bhi.n	8006cc8 <HAL_I2C_Init+0x84>
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	4a7a      	ldr	r2, [pc, #488]	; (8006ea4 <HAL_I2C_Init+0x260>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	bf94      	ite	ls
 8006cc0:	2301      	movls	r3, #1
 8006cc2:	2300      	movhi	r3, #0
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	e006      	b.n	8006cd6 <HAL_I2C_Init+0x92>
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	4a77      	ldr	r2, [pc, #476]	; (8006ea8 <HAL_I2C_Init+0x264>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	bf94      	ite	ls
 8006cd0:	2301      	movls	r3, #1
 8006cd2:	2300      	movhi	r3, #0
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d001      	beq.n	8006cde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e0db      	b.n	8006e96 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	4a72      	ldr	r2, [pc, #456]	; (8006eac <HAL_I2C_Init+0x268>)
 8006ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ce6:	0c9b      	lsrs	r3, r3, #18
 8006ce8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	6a1b      	ldr	r3, [r3, #32]
 8006d04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	4a64      	ldr	r2, [pc, #400]	; (8006ea0 <HAL_I2C_Init+0x25c>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d802      	bhi.n	8006d18 <HAL_I2C_Init+0xd4>
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	3301      	adds	r3, #1
 8006d16:	e009      	b.n	8006d2c <HAL_I2C_Init+0xe8>
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006d1e:	fb02 f303 	mul.w	r3, r2, r3
 8006d22:	4a63      	ldr	r2, [pc, #396]	; (8006eb0 <HAL_I2C_Init+0x26c>)
 8006d24:	fba2 2303 	umull	r2, r3, r2, r3
 8006d28:	099b      	lsrs	r3, r3, #6
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	6812      	ldr	r2, [r2, #0]
 8006d30:	430b      	orrs	r3, r1
 8006d32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006d3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	4956      	ldr	r1, [pc, #344]	; (8006ea0 <HAL_I2C_Init+0x25c>)
 8006d48:	428b      	cmp	r3, r1
 8006d4a:	d80d      	bhi.n	8006d68 <HAL_I2C_Init+0x124>
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	1e59      	subs	r1, r3, #1
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	005b      	lsls	r3, r3, #1
 8006d56:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d60:	2b04      	cmp	r3, #4
 8006d62:	bf38      	it	cc
 8006d64:	2304      	movcc	r3, #4
 8006d66:	e04f      	b.n	8006e08 <HAL_I2C_Init+0x1c4>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d111      	bne.n	8006d94 <HAL_I2C_Init+0x150>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	1e58      	subs	r0, r3, #1
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6859      	ldr	r1, [r3, #4]
 8006d78:	460b      	mov	r3, r1
 8006d7a:	005b      	lsls	r3, r3, #1
 8006d7c:	440b      	add	r3, r1
 8006d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d82:	3301      	adds	r3, #1
 8006d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	bf0c      	ite	eq
 8006d8c:	2301      	moveq	r3, #1
 8006d8e:	2300      	movne	r3, #0
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	e012      	b.n	8006dba <HAL_I2C_Init+0x176>
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	1e58      	subs	r0, r3, #1
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6859      	ldr	r1, [r3, #4]
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	440b      	add	r3, r1
 8006da2:	0099      	lsls	r1, r3, #2
 8006da4:	440b      	add	r3, r1
 8006da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006daa:	3301      	adds	r3, #1
 8006dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	bf0c      	ite	eq
 8006db4:	2301      	moveq	r3, #1
 8006db6:	2300      	movne	r3, #0
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d001      	beq.n	8006dc2 <HAL_I2C_Init+0x17e>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e022      	b.n	8006e08 <HAL_I2C_Init+0x1c4>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10e      	bne.n	8006de8 <HAL_I2C_Init+0x1a4>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	1e58      	subs	r0, r3, #1
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6859      	ldr	r1, [r3, #4]
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	005b      	lsls	r3, r3, #1
 8006dd6:	440b      	add	r3, r1
 8006dd8:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ddc:	3301      	adds	r3, #1
 8006dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006de2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006de6:	e00f      	b.n	8006e08 <HAL_I2C_Init+0x1c4>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	1e58      	subs	r0, r3, #1
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6859      	ldr	r1, [r3, #4]
 8006df0:	460b      	mov	r3, r1
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	440b      	add	r3, r1
 8006df6:	0099      	lsls	r1, r3, #2
 8006df8:	440b      	add	r3, r1
 8006dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dfe:	3301      	adds	r3, #1
 8006e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e04:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006e08:	6879      	ldr	r1, [r7, #4]
 8006e0a:	6809      	ldr	r1, [r1, #0]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	69da      	ldr	r2, [r3, #28]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	431a      	orrs	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	430a      	orrs	r2, r1
 8006e2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006e36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	6911      	ldr	r1, [r2, #16]
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	68d2      	ldr	r2, [r2, #12]
 8006e42:	4311      	orrs	r1, r2
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	6812      	ldr	r2, [r2, #0]
 8006e48:	430b      	orrs	r3, r1
 8006e4a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	695a      	ldr	r2, [r3, #20]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	431a      	orrs	r2, r3
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	430a      	orrs	r2, r1
 8006e66:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f042 0201 	orr.w	r2, r2, #1
 8006e76:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2220      	movs	r2, #32
 8006e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	000186a0 	.word	0x000186a0
 8006ea4:	001e847f 	.word	0x001e847f
 8006ea8:	003d08ff 	.word	0x003d08ff
 8006eac:	431bde83 	.word	0x431bde83
 8006eb0:	10624dd3 	.word	0x10624dd3

08006eb4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d101      	bne.n	8006ec6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e021      	b.n	8006f0a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2224      	movs	r2, #36	; 0x24
 8006eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f022 0201 	bic.w	r2, r2, #1
 8006edc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f7fa f834 	bl	8000f4c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
	...

08006f14 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b088      	sub	sp, #32
 8006f18:	af02      	add	r7, sp, #8
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	4608      	mov	r0, r1
 8006f1e:	4611      	mov	r1, r2
 8006f20:	461a      	mov	r2, r3
 8006f22:	4603      	mov	r3, r0
 8006f24:	817b      	strh	r3, [r7, #10]
 8006f26:	460b      	mov	r3, r1
 8006f28:	813b      	strh	r3, [r7, #8]
 8006f2a:	4613      	mov	r3, r2
 8006f2c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006f2e:	f7fd fb4d 	bl	80045cc <HAL_GetTick>
 8006f32:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b20      	cmp	r3, #32
 8006f3e:	f040 80d9 	bne.w	80070f4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	2319      	movs	r3, #25
 8006f48:	2201      	movs	r2, #1
 8006f4a:	496d      	ldr	r1, [pc, #436]	; (8007100 <HAL_I2C_Mem_Write+0x1ec>)
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f000 fc8d 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d001      	beq.n	8006f5c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006f58:	2302      	movs	r3, #2
 8006f5a:	e0cc      	b.n	80070f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d101      	bne.n	8006f6a <HAL_I2C_Mem_Write+0x56>
 8006f66:	2302      	movs	r3, #2
 8006f68:	e0c5      	b.n	80070f6 <HAL_I2C_Mem_Write+0x1e2>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d007      	beq.n	8006f90 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f042 0201 	orr.w	r2, r2, #1
 8006f8e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f9e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2221      	movs	r2, #33	; 0x21
 8006fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2240      	movs	r2, #64	; 0x40
 8006fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6a3a      	ldr	r2, [r7, #32]
 8006fba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006fc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	4a4d      	ldr	r2, [pc, #308]	; (8007104 <HAL_I2C_Mem_Write+0x1f0>)
 8006fd0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006fd2:	88f8      	ldrh	r0, [r7, #6]
 8006fd4:	893a      	ldrh	r2, [r7, #8]
 8006fd6:	8979      	ldrh	r1, [r7, #10]
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	9301      	str	r3, [sp, #4]
 8006fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fde:	9300      	str	r3, [sp, #0]
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f000 fac4 	bl	8007570 <I2C_RequestMemoryWrite>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d052      	beq.n	8007094 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e081      	b.n	80070f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ff2:	697a      	ldr	r2, [r7, #20]
 8006ff4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ff6:	68f8      	ldr	r0, [r7, #12]
 8006ff8:	f000 fd0e 	bl	8007a18 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00d      	beq.n	800701e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007006:	2b04      	cmp	r3, #4
 8007008:	d107      	bne.n	800701a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007018:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e06b      	b.n	80070f6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007022:	781a      	ldrb	r2, [r3, #0]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702e:	1c5a      	adds	r2, r3, #1
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007038:	3b01      	subs	r3, #1
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007044:	b29b      	uxth	r3, r3
 8007046:	3b01      	subs	r3, #1
 8007048:	b29a      	uxth	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	f003 0304 	and.w	r3, r3, #4
 8007058:	2b04      	cmp	r3, #4
 800705a:	d11b      	bne.n	8007094 <HAL_I2C_Mem_Write+0x180>
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007060:	2b00      	cmp	r3, #0
 8007062:	d017      	beq.n	8007094 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007068:	781a      	ldrb	r2, [r3, #0]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007074:	1c5a      	adds	r2, r3, #1
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800707e:	3b01      	subs	r3, #1
 8007080:	b29a      	uxth	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800708a:	b29b      	uxth	r3, r3
 800708c:	3b01      	subs	r3, #1
 800708e:	b29a      	uxth	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1aa      	bne.n	8006ff2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070a0:	68f8      	ldr	r0, [r7, #12]
 80070a2:	f000 fcfa 	bl	8007a9a <I2C_WaitOnBTFFlagUntilTimeout>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00d      	beq.n	80070c8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b0:	2b04      	cmp	r3, #4
 80070b2:	d107      	bne.n	80070c4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070c2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e016      	b.n	80070f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2220      	movs	r2, #32
 80070dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	e000      	b.n	80070f6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80070f4:	2302      	movs	r3, #2
  }
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3718      	adds	r7, #24
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	00100002 	.word	0x00100002
 8007104:	ffff0000 	.word	0xffff0000

08007108 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b08c      	sub	sp, #48	; 0x30
 800710c:	af02      	add	r7, sp, #8
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	4608      	mov	r0, r1
 8007112:	4611      	mov	r1, r2
 8007114:	461a      	mov	r2, r3
 8007116:	4603      	mov	r3, r0
 8007118:	817b      	strh	r3, [r7, #10]
 800711a:	460b      	mov	r3, r1
 800711c:	813b      	strh	r3, [r7, #8]
 800711e:	4613      	mov	r3, r2
 8007120:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007122:	f7fd fa53 	bl	80045cc <HAL_GetTick>
 8007126:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b20      	cmp	r3, #32
 8007132:	f040 8208 	bne.w	8007546 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	2319      	movs	r3, #25
 800713c:	2201      	movs	r2, #1
 800713e:	497b      	ldr	r1, [pc, #492]	; (800732c <HAL_I2C_Mem_Read+0x224>)
 8007140:	68f8      	ldr	r0, [r7, #12]
 8007142:	f000 fb93 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 8007146:	4603      	mov	r3, r0
 8007148:	2b00      	cmp	r3, #0
 800714a:	d001      	beq.n	8007150 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800714c:	2302      	movs	r3, #2
 800714e:	e1fb      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007156:	2b01      	cmp	r3, #1
 8007158:	d101      	bne.n	800715e <HAL_I2C_Mem_Read+0x56>
 800715a:	2302      	movs	r3, #2
 800715c:	e1f4      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0301 	and.w	r3, r3, #1
 8007170:	2b01      	cmp	r3, #1
 8007172:	d007      	beq.n	8007184 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f042 0201 	orr.w	r2, r2, #1
 8007182:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007192:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2222      	movs	r2, #34	; 0x22
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2240      	movs	r2, #64	; 0x40
 80071a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80071b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	4a5b      	ldr	r2, [pc, #364]	; (8007330 <HAL_I2C_Mem_Read+0x228>)
 80071c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80071c6:	88f8      	ldrh	r0, [r7, #6]
 80071c8:	893a      	ldrh	r2, [r7, #8]
 80071ca:	8979      	ldrh	r1, [r7, #10]
 80071cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ce:	9301      	str	r3, [sp, #4]
 80071d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	4603      	mov	r3, r0
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 fa60 	bl	800769c <I2C_RequestMemoryRead>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e1b0      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d113      	bne.n	8007216 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071ee:	2300      	movs	r3, #0
 80071f0:	623b      	str	r3, [r7, #32]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	695b      	ldr	r3, [r3, #20]
 80071f8:	623b      	str	r3, [r7, #32]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	699b      	ldr	r3, [r3, #24]
 8007200:	623b      	str	r3, [r7, #32]
 8007202:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007212:	601a      	str	r2, [r3, #0]
 8007214:	e184      	b.n	8007520 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800721a:	2b01      	cmp	r3, #1
 800721c:	d11b      	bne.n	8007256 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800722c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800722e:	2300      	movs	r3, #0
 8007230:	61fb      	str	r3, [r7, #28]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	695b      	ldr	r3, [r3, #20]
 8007238:	61fb      	str	r3, [r7, #28]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	61fb      	str	r3, [r7, #28]
 8007242:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	e164      	b.n	8007520 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800725a:	2b02      	cmp	r3, #2
 800725c:	d11b      	bne.n	8007296 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800726c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800727c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800727e:	2300      	movs	r3, #0
 8007280:	61bb      	str	r3, [r7, #24]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	695b      	ldr	r3, [r3, #20]
 8007288:	61bb      	str	r3, [r7, #24]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	61bb      	str	r3, [r7, #24]
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	e144      	b.n	8007520 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007296:	2300      	movs	r3, #0
 8007298:	617b      	str	r3, [r7, #20]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	699b      	ldr	r3, [r3, #24]
 80072a8:	617b      	str	r3, [r7, #20]
 80072aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80072ac:	e138      	b.n	8007520 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072b2:	2b03      	cmp	r3, #3
 80072b4:	f200 80f1 	bhi.w	800749a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d123      	bne.n	8007308 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f000 fc29 	bl	8007b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d001      	beq.n	80072d4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e139      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	691a      	ldr	r2, [r3, #16]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072de:	b2d2      	uxtb	r2, r2
 80072e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e6:	1c5a      	adds	r2, r3, #1
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072f0:	3b01      	subs	r3, #1
 80072f2:	b29a      	uxth	r2, r3
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	3b01      	subs	r3, #1
 8007300:	b29a      	uxth	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007306:	e10b      	b.n	8007520 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800730c:	2b02      	cmp	r3, #2
 800730e:	d14e      	bne.n	80073ae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007316:	2200      	movs	r2, #0
 8007318:	4906      	ldr	r1, [pc, #24]	; (8007334 <HAL_I2C_Mem_Read+0x22c>)
 800731a:	68f8      	ldr	r0, [r7, #12]
 800731c:	f000 faa6 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d008      	beq.n	8007338 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e10e      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
 800732a:	bf00      	nop
 800732c:	00100002 	.word	0x00100002
 8007330:	ffff0000 	.word	0xffff0000
 8007334:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007346:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	691a      	ldr	r2, [r3, #16]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	b2d2      	uxtb	r2, r2
 8007354:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735a:	1c5a      	adds	r2, r3, #1
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007364:	3b01      	subs	r3, #1
 8007366:	b29a      	uxth	r2, r3
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007370:	b29b      	uxth	r3, r3
 8007372:	3b01      	subs	r3, #1
 8007374:	b29a      	uxth	r2, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	691a      	ldr	r2, [r3, #16]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007384:	b2d2      	uxtb	r2, r2
 8007386:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738c:	1c5a      	adds	r2, r3, #1
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007396:	3b01      	subs	r3, #1
 8007398:	b29a      	uxth	r2, r3
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	3b01      	subs	r3, #1
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80073ac:	e0b8      	b.n	8007520 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80073ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b4:	2200      	movs	r2, #0
 80073b6:	4966      	ldr	r1, [pc, #408]	; (8007550 <HAL_I2C_Mem_Read+0x448>)
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 fa57 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e0bf      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	691a      	ldr	r2, [r3, #16]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e2:	b2d2      	uxtb	r2, r2
 80073e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ea:	1c5a      	adds	r2, r3, #1
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073f4:	3b01      	subs	r3, #1
 80073f6:	b29a      	uxth	r2, r3
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007400:	b29b      	uxth	r3, r3
 8007402:	3b01      	subs	r3, #1
 8007404:	b29a      	uxth	r2, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800740a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007410:	2200      	movs	r2, #0
 8007412:	494f      	ldr	r1, [pc, #316]	; (8007550 <HAL_I2C_Mem_Read+0x448>)
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 fa29 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d001      	beq.n	8007424 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e091      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007432:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	691a      	ldr	r2, [r3, #16]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743e:	b2d2      	uxtb	r2, r2
 8007440:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007446:	1c5a      	adds	r2, r3, #1
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007450:	3b01      	subs	r3, #1
 8007452:	b29a      	uxth	r2, r3
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800745c:	b29b      	uxth	r3, r3
 800745e:	3b01      	subs	r3, #1
 8007460:	b29a      	uxth	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	691a      	ldr	r2, [r3, #16]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007470:	b2d2      	uxtb	r2, r2
 8007472:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007478:	1c5a      	adds	r2, r3, #1
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007482:	3b01      	subs	r3, #1
 8007484:	b29a      	uxth	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800748e:	b29b      	uxth	r3, r3
 8007490:	3b01      	subs	r3, #1
 8007492:	b29a      	uxth	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007498:	e042      	b.n	8007520 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800749a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800749c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800749e:	68f8      	ldr	r0, [r7, #12]
 80074a0:	f000 fb3c 	bl	8007b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d001      	beq.n	80074ae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e04c      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	691a      	ldr	r2, [r3, #16]
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b8:	b2d2      	uxtb	r2, r2
 80074ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ca:	3b01      	subs	r3, #1
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	f003 0304 	and.w	r3, r3, #4
 80074ea:	2b04      	cmp	r3, #4
 80074ec:	d118      	bne.n	8007520 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	691a      	ldr	r2, [r3, #16]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f8:	b2d2      	uxtb	r2, r2
 80074fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007500:	1c5a      	adds	r2, r3, #1
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800750a:	3b01      	subs	r3, #1
 800750c:	b29a      	uxth	r2, r3
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007516:	b29b      	uxth	r3, r3
 8007518:	3b01      	subs	r3, #1
 800751a:	b29a      	uxth	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007524:	2b00      	cmp	r3, #0
 8007526:	f47f aec2 	bne.w	80072ae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2220      	movs	r2, #32
 800752e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007542:	2300      	movs	r3, #0
 8007544:	e000      	b.n	8007548 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007546:	2302      	movs	r3, #2
  }
}
 8007548:	4618      	mov	r0, r3
 800754a:	3728      	adds	r7, #40	; 0x28
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}
 8007550:	00010004 	.word	0x00010004

08007554 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007554:	b480      	push	{r7}
 8007556:	b083      	sub	sp, #12
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007562:	b2db      	uxtb	r3, r3
}
 8007564:	4618      	mov	r0, r3
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af02      	add	r7, sp, #8
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	4608      	mov	r0, r1
 800757a:	4611      	mov	r1, r2
 800757c:	461a      	mov	r2, r3
 800757e:	4603      	mov	r3, r0
 8007580:	817b      	strh	r3, [r7, #10]
 8007582:	460b      	mov	r3, r1
 8007584:	813b      	strh	r3, [r7, #8]
 8007586:	4613      	mov	r3, r2
 8007588:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007598:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800759a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	6a3b      	ldr	r3, [r7, #32]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f000 f960 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00d      	beq.n	80075ce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075c0:	d103      	bne.n	80075ca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e05f      	b.n	800768e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80075ce:	897b      	ldrh	r3, [r7, #10]
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	461a      	mov	r2, r3
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80075dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e0:	6a3a      	ldr	r2, [r7, #32]
 80075e2:	492d      	ldr	r1, [pc, #180]	; (8007698 <I2C_RequestMemoryWrite+0x128>)
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 f998 	bl	800791a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d001      	beq.n	80075f4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e04c      	b.n	800768e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075f4:	2300      	movs	r3, #0
 80075f6:	617b      	str	r3, [r7, #20]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	695b      	ldr	r3, [r3, #20]
 80075fe:	617b      	str	r3, [r7, #20]
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	617b      	str	r3, [r7, #20]
 8007608:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800760a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800760c:	6a39      	ldr	r1, [r7, #32]
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f000 fa02 	bl	8007a18 <I2C_WaitOnTXEFlagUntilTimeout>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00d      	beq.n	8007636 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	2b04      	cmp	r3, #4
 8007620:	d107      	bne.n	8007632 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007630:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	e02b      	b.n	800768e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007636:	88fb      	ldrh	r3, [r7, #6]
 8007638:	2b01      	cmp	r3, #1
 800763a:	d105      	bne.n	8007648 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800763c:	893b      	ldrh	r3, [r7, #8]
 800763e:	b2da      	uxtb	r2, r3
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	611a      	str	r2, [r3, #16]
 8007646:	e021      	b.n	800768c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007648:	893b      	ldrh	r3, [r7, #8]
 800764a:	0a1b      	lsrs	r3, r3, #8
 800764c:	b29b      	uxth	r3, r3
 800764e:	b2da      	uxtb	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007658:	6a39      	ldr	r1, [r7, #32]
 800765a:	68f8      	ldr	r0, [r7, #12]
 800765c:	f000 f9dc 	bl	8007a18 <I2C_WaitOnTXEFlagUntilTimeout>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00d      	beq.n	8007682 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766a:	2b04      	cmp	r3, #4
 800766c:	d107      	bne.n	800767e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800767c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e005      	b.n	800768e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007682:	893b      	ldrh	r3, [r7, #8]
 8007684:	b2da      	uxtb	r2, r3
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3718      	adds	r7, #24
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
 8007696:	bf00      	nop
 8007698:	00010002 	.word	0x00010002

0800769c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b088      	sub	sp, #32
 80076a0:	af02      	add	r7, sp, #8
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	4608      	mov	r0, r1
 80076a6:	4611      	mov	r1, r2
 80076a8:	461a      	mov	r2, r3
 80076aa:	4603      	mov	r3, r0
 80076ac:	817b      	strh	r3, [r7, #10]
 80076ae:	460b      	mov	r3, r1
 80076b0:	813b      	strh	r3, [r7, #8]
 80076b2:	4613      	mov	r3, r2
 80076b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	9300      	str	r3, [sp, #0]
 80076da:	6a3b      	ldr	r3, [r7, #32]
 80076dc:	2200      	movs	r2, #0
 80076de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 f8c2 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d00d      	beq.n	800770a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076fc:	d103      	bne.n	8007706 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007704:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007706:	2303      	movs	r3, #3
 8007708:	e0aa      	b.n	8007860 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800770a:	897b      	ldrh	r3, [r7, #10]
 800770c:	b2db      	uxtb	r3, r3
 800770e:	461a      	mov	r2, r3
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007718:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800771a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771c:	6a3a      	ldr	r2, [r7, #32]
 800771e:	4952      	ldr	r1, [pc, #328]	; (8007868 <I2C_RequestMemoryRead+0x1cc>)
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 f8fa 	bl	800791a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e097      	b.n	8007860 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007730:	2300      	movs	r3, #0
 8007732:	617b      	str	r3, [r7, #20]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	695b      	ldr	r3, [r3, #20]
 800773a:	617b      	str	r3, [r7, #20]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	699b      	ldr	r3, [r3, #24]
 8007742:	617b      	str	r3, [r7, #20]
 8007744:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007746:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007748:	6a39      	ldr	r1, [r7, #32]
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f000 f964 	bl	8007a18 <I2C_WaitOnTXEFlagUntilTimeout>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00d      	beq.n	8007772 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775a:	2b04      	cmp	r3, #4
 800775c:	d107      	bne.n	800776e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800776c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e076      	b.n	8007860 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007772:	88fb      	ldrh	r3, [r7, #6]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d105      	bne.n	8007784 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007778:	893b      	ldrh	r3, [r7, #8]
 800777a:	b2da      	uxtb	r2, r3
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	611a      	str	r2, [r3, #16]
 8007782:	e021      	b.n	80077c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007784:	893b      	ldrh	r3, [r7, #8]
 8007786:	0a1b      	lsrs	r3, r3, #8
 8007788:	b29b      	uxth	r3, r3
 800778a:	b2da      	uxtb	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007794:	6a39      	ldr	r1, [r7, #32]
 8007796:	68f8      	ldr	r0, [r7, #12]
 8007798:	f000 f93e 	bl	8007a18 <I2C_WaitOnTXEFlagUntilTimeout>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00d      	beq.n	80077be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a6:	2b04      	cmp	r3, #4
 80077a8:	d107      	bne.n	80077ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e050      	b.n	8007860 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80077be:	893b      	ldrh	r3, [r7, #8]
 80077c0:	b2da      	uxtb	r2, r3
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ca:	6a39      	ldr	r1, [r7, #32]
 80077cc:	68f8      	ldr	r0, [r7, #12]
 80077ce:	f000 f923 	bl	8007a18 <I2C_WaitOnTXEFlagUntilTimeout>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d00d      	beq.n	80077f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077dc:	2b04      	cmp	r3, #4
 80077de:	d107      	bne.n	80077f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e035      	b.n	8007860 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007802:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007806:	9300      	str	r3, [sp, #0]
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	2200      	movs	r2, #0
 800780c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	f000 f82b 	bl	800786c <I2C_WaitOnFlagUntilTimeout>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00d      	beq.n	8007838 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800782a:	d103      	bne.n	8007834 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007832:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007834:	2303      	movs	r3, #3
 8007836:	e013      	b.n	8007860 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007838:	897b      	ldrh	r3, [r7, #10]
 800783a:	b2db      	uxtb	r3, r3
 800783c:	f043 0301 	orr.w	r3, r3, #1
 8007840:	b2da      	uxtb	r2, r3
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784a:	6a3a      	ldr	r2, [r7, #32]
 800784c:	4906      	ldr	r1, [pc, #24]	; (8007868 <I2C_RequestMemoryRead+0x1cc>)
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 f863 	bl	800791a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007854:	4603      	mov	r3, r0
 8007856:	2b00      	cmp	r3, #0
 8007858:	d001      	beq.n	800785e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e000      	b.n	8007860 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3718      	adds	r7, #24
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}
 8007868:	00010002 	.word	0x00010002

0800786c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	603b      	str	r3, [r7, #0]
 8007878:	4613      	mov	r3, r2
 800787a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800787c:	e025      	b.n	80078ca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007884:	d021      	beq.n	80078ca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007886:	f7fc fea1 	bl	80045cc <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	429a      	cmp	r2, r3
 8007894:	d302      	bcc.n	800789c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d116      	bne.n	80078ca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2200      	movs	r2, #0
 80078a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2220      	movs	r2, #32
 80078a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2200      	movs	r2, #0
 80078ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b6:	f043 0220 	orr.w	r2, r3, #32
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e023      	b.n	8007912 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	0c1b      	lsrs	r3, r3, #16
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d10d      	bne.n	80078f0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	695b      	ldr	r3, [r3, #20]
 80078da:	43da      	mvns	r2, r3
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	4013      	ands	r3, r2
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	bf0c      	ite	eq
 80078e6:	2301      	moveq	r3, #1
 80078e8:	2300      	movne	r3, #0
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	461a      	mov	r2, r3
 80078ee:	e00c      	b.n	800790a <I2C_WaitOnFlagUntilTimeout+0x9e>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	43da      	mvns	r2, r3
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	4013      	ands	r3, r2
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	bf0c      	ite	eq
 8007902:	2301      	moveq	r3, #1
 8007904:	2300      	movne	r3, #0
 8007906:	b2db      	uxtb	r3, r3
 8007908:	461a      	mov	r2, r3
 800790a:	79fb      	ldrb	r3, [r7, #7]
 800790c:	429a      	cmp	r2, r3
 800790e:	d0b6      	beq.n	800787e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007910:	2300      	movs	r3, #0
}
 8007912:	4618      	mov	r0, r3
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}

0800791a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b084      	sub	sp, #16
 800791e:	af00      	add	r7, sp, #0
 8007920:	60f8      	str	r0, [r7, #12]
 8007922:	60b9      	str	r1, [r7, #8]
 8007924:	607a      	str	r2, [r7, #4]
 8007926:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007928:	e051      	b.n	80079ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	695b      	ldr	r3, [r3, #20]
 8007930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007938:	d123      	bne.n	8007982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007948:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007952:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2200      	movs	r2, #0
 8007958:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2220      	movs	r2, #32
 800795e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2200      	movs	r2, #0
 8007966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800796e:	f043 0204 	orr.w	r2, r3, #4
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e046      	b.n	8007a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007988:	d021      	beq.n	80079ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800798a:	f7fc fe1f 	bl	80045cc <HAL_GetTick>
 800798e:	4602      	mov	r2, r0
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	1ad3      	subs	r3, r2, r3
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	429a      	cmp	r2, r3
 8007998:	d302      	bcc.n	80079a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d116      	bne.n	80079ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2220      	movs	r2, #32
 80079aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ba:	f043 0220 	orr.w	r2, r3, #32
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e020      	b.n	8007a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	0c1b      	lsrs	r3, r3, #16
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	2b01      	cmp	r3, #1
 80079d6:	d10c      	bne.n	80079f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	695b      	ldr	r3, [r3, #20]
 80079de:	43da      	mvns	r2, r3
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	4013      	ands	r3, r2
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	bf14      	ite	ne
 80079ea:	2301      	movne	r3, #1
 80079ec:	2300      	moveq	r3, #0
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	e00b      	b.n	8007a0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	43da      	mvns	r2, r3
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	4013      	ands	r3, r2
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	bf14      	ite	ne
 8007a04:	2301      	movne	r3, #1
 8007a06:	2300      	moveq	r3, #0
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d18d      	bne.n	800792a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3710      	adds	r7, #16
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a24:	e02d      	b.n	8007a82 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f000 f8ce 	bl	8007bc8 <I2C_IsAcknowledgeFailed>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d001      	beq.n	8007a36 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e02d      	b.n	8007a92 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a3c:	d021      	beq.n	8007a82 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a3e:	f7fc fdc5 	bl	80045cc <HAL_GetTick>
 8007a42:	4602      	mov	r2, r0
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	1ad3      	subs	r3, r2, r3
 8007a48:	68ba      	ldr	r2, [r7, #8]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d302      	bcc.n	8007a54 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d116      	bne.n	8007a82 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2200      	movs	r2, #0
 8007a58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2220      	movs	r2, #32
 8007a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6e:	f043 0220 	orr.w	r2, r3, #32
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e007      	b.n	8007a92 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	695b      	ldr	r3, [r3, #20]
 8007a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a8c:	2b80      	cmp	r3, #128	; 0x80
 8007a8e:	d1ca      	bne.n	8007a26 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b084      	sub	sp, #16
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	60f8      	str	r0, [r7, #12]
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007aa6:	e02d      	b.n	8007b04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007aa8:	68f8      	ldr	r0, [r7, #12]
 8007aaa:	f000 f88d 	bl	8007bc8 <I2C_IsAcknowledgeFailed>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d001      	beq.n	8007ab8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e02d      	b.n	8007b14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007abe:	d021      	beq.n	8007b04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ac0:	f7fc fd84 	bl	80045cc <HAL_GetTick>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	68ba      	ldr	r2, [r7, #8]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d302      	bcc.n	8007ad6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d116      	bne.n	8007b04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2220      	movs	r2, #32
 8007ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af0:	f043 0220 	orr.w	r2, r3, #32
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e007      	b.n	8007b14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	695b      	ldr	r3, [r3, #20]
 8007b0a:	f003 0304 	and.w	r3, r3, #4
 8007b0e:	2b04      	cmp	r3, #4
 8007b10:	d1ca      	bne.n	8007aa8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3710      	adds	r7, #16
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007b28:	e042      	b.n	8007bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	f003 0310 	and.w	r3, r3, #16
 8007b34:	2b10      	cmp	r3, #16
 8007b36:	d119      	bne.n	8007b6c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f06f 0210 	mvn.w	r2, #16
 8007b40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2200      	movs	r2, #0
 8007b46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e029      	b.n	8007bc0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b6c:	f7fc fd2e 	bl	80045cc <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d302      	bcc.n	8007b82 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d116      	bne.n	8007bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2220      	movs	r2, #32
 8007b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	f043 0220 	orr.w	r2, r3, #32
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007bac:	2301      	movs	r3, #1
 8007bae:	e007      	b.n	8007bc0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bba:	2b40      	cmp	r3, #64	; 0x40
 8007bbc:	d1b5      	bne.n	8007b2a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	695b      	ldr	r3, [r3, #20]
 8007bd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bde:	d11b      	bne.n	8007c18 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007be8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c04:	f043 0204 	orr.w	r2, r3, #4
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e000      	b.n	8007c1a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	370c      	adds	r7, #12
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr

08007c26 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007c26:	b480      	push	{r7}
 8007c28:	b083      	sub	sp, #12
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
 8007c2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	2b20      	cmp	r3, #32
 8007c3a:	d129      	bne.n	8007c90 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2224      	movs	r2, #36	; 0x24
 8007c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f022 0201 	bic.w	r2, r2, #1
 8007c52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f022 0210 	bic.w	r2, r2, #16
 8007c62:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	683a      	ldr	r2, [r7, #0]
 8007c70:	430a      	orrs	r2, r1
 8007c72:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0201 	orr.w	r2, r2, #1
 8007c82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2220      	movs	r2, #32
 8007c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	e000      	b.n	8007c92 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8007c90:	2302      	movs	r3, #2
  }
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	370c      	adds	r7, #12
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b085      	sub	sp, #20
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	d12a      	bne.n	8007d0e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2224      	movs	r2, #36	; 0x24
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f022 0201 	bic.w	r2, r2, #1
 8007cce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd6:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007cd8:	89fb      	ldrh	r3, [r7, #14]
 8007cda:	f023 030f 	bic.w	r3, r3, #15
 8007cde:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	89fb      	ldrh	r3, [r7, #14]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	89fa      	ldrh	r2, [r7, #14]
 8007cf0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f042 0201 	orr.w	r2, r2, #1
 8007d00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2220      	movs	r2, #32
 8007d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	e000      	b.n	8007d10 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007d0e:	2302      	movs	r3, #2
  }
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3714      	adds	r7, #20
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr

08007d1c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d101      	bne.n	8007d2e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e0bf      	b.n	8007eae <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d106      	bne.n	8007d48 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7f9 fadc 	bl	8001300 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	699a      	ldr	r2, [r3, #24]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007d5e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6999      	ldr	r1, [r3, #24]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007d74:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	430a      	orrs	r2, r1
 8007d82:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	6899      	ldr	r1, [r3, #8]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	4b4a      	ldr	r3, [pc, #296]	; (8007eb8 <HAL_LTDC_Init+0x19c>)
 8007d90:	400b      	ands	r3, r1
 8007d92:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	695b      	ldr	r3, [r3, #20]
 8007d98:	041b      	lsls	r3, r3, #16
 8007d9a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	6899      	ldr	r1, [r3, #8]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	699a      	ldr	r2, [r3, #24]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	431a      	orrs	r2, r3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	430a      	orrs	r2, r1
 8007db0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68d9      	ldr	r1, [r3, #12]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	4b3e      	ldr	r3, [pc, #248]	; (8007eb8 <HAL_LTDC_Init+0x19c>)
 8007dbe:	400b      	ands	r3, r1
 8007dc0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	041b      	lsls	r3, r3, #16
 8007dc8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68d9      	ldr	r1, [r3, #12]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6a1a      	ldr	r2, [r3, #32]
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	430a      	orrs	r2, r1
 8007dde:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	6919      	ldr	r1, [r3, #16]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	4b33      	ldr	r3, [pc, #204]	; (8007eb8 <HAL_LTDC_Init+0x19c>)
 8007dec:	400b      	ands	r3, r1
 8007dee:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df4:	041b      	lsls	r3, r3, #16
 8007df6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	6919      	ldr	r1, [r3, #16]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	431a      	orrs	r2, r3
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	430a      	orrs	r2, r1
 8007e0c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	6959      	ldr	r1, [r3, #20]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	4b27      	ldr	r3, [pc, #156]	; (8007eb8 <HAL_LTDC_Init+0x19c>)
 8007e1a:	400b      	ands	r3, r1
 8007e1c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e22:	041b      	lsls	r3, r3, #16
 8007e24:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	6959      	ldr	r1, [r3, #20]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	431a      	orrs	r2, r3
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	430a      	orrs	r2, r1
 8007e3a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007e42:	021b      	lsls	r3, r3, #8
 8007e44:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007e4c:	041b      	lsls	r3, r3, #16
 8007e4e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007e5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007e66:	68ba      	ldr	r2, [r7, #8]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8007e72:	431a      	orrs	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	430a      	orrs	r2, r1
 8007e7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f042 0206 	orr.w	r2, r2, #6
 8007e8a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	699a      	ldr	r2, [r3, #24]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f042 0201 	orr.w	r2, r2, #1
 8007e9a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	f000f800 	.word	0xf000f800

08007ebc <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eca:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ed2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f003 0304 	and.w	r3, r3, #4
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d023      	beq.n	8007f26 <HAL_LTDC_IRQHandler+0x6a>
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	f003 0304 	and.w	r3, r3, #4
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d01e      	beq.n	8007f26 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f022 0204 	bic.w	r2, r2, #4
 8007ef6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2204      	movs	r2, #4
 8007efe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007f06:	f043 0201 	orr.w	r2, r3, #1
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2204      	movs	r2, #4
 8007f14:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 f86f 	bl	8008004 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f003 0302 	and.w	r3, r3, #2
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d023      	beq.n	8007f78 <HAL_LTDC_IRQHandler+0xbc>
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	f003 0302 	and.w	r3, r3, #2
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d01e      	beq.n	8007f78 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f022 0202 	bic.w	r2, r2, #2
 8007f48:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2202      	movs	r2, #2
 8007f50:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007f58:	f043 0202 	orr.w	r2, r3, #2
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2204      	movs	r2, #4
 8007f66:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f846 	bl	8008004 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d01b      	beq.n	8007fba <HAL_LTDC_IRQHandler+0xfe>
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	f003 0301 	and.w	r3, r3, #1
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d016      	beq.n	8007fba <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 0201 	bic.w	r2, r2, #1
 8007f9a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f000 f82f 	bl	8008018 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f003 0308 	and.w	r3, r3, #8
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d01b      	beq.n	8007ffc <HAL_LTDC_IRQHandler+0x140>
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	f003 0308 	and.w	r3, r3, #8
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d016      	beq.n	8007ffc <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f022 0208 	bic.w	r2, r2, #8
 8007fdc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	2208      	movs	r2, #8
 8007fe4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f818 	bl	800802c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007ffc:	bf00      	nop
 8007ffe:	3710      	adds	r7, #16
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8008034:	bf00      	nop
 8008036:	370c      	adds	r7, #12
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008040:	b5b0      	push	{r4, r5, r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8008052:	2b01      	cmp	r3, #1
 8008054:	d101      	bne.n	800805a <HAL_LTDC_ConfigLayer+0x1a>
 8008056:	2302      	movs	r3, #2
 8008058:	e02c      	b.n	80080b4 <HAL_LTDC_ConfigLayer+0x74>
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2202      	movs	r2, #2
 8008066:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2134      	movs	r1, #52	; 0x34
 8008070:	fb01 f303 	mul.w	r3, r1, r3
 8008074:	4413      	add	r3, r2
 8008076:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	4614      	mov	r4, r2
 800807e:	461d      	mov	r5, r3
 8008080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008088:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800808a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	68b9      	ldr	r1, [r7, #8]
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 f83b 	bl	8008110 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2201      	movs	r2, #1
 80080a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bdb0      	pop	{r4, r5, r7, pc}

080080bc <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d101      	bne.n	80080d2 <HAL_LTDC_EnableDither+0x16>
 80080ce:	2302      	movs	r3, #2
 80080d0:	e016      	b.n	8008100 <HAL_LTDC_EnableDither+0x44>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2201      	movs	r2, #1
 80080d6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2202      	movs	r2, #2
 80080de:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80080e2:	4b0a      	ldr	r3, [pc, #40]	; (800810c <HAL_LTDC_EnableDither+0x50>)
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	4a09      	ldr	r2, [pc, #36]	; (800810c <HAL_LTDC_EnableDither+0x50>)
 80080e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080ec:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80080fe:	2300      	movs	r3, #0
}
 8008100:	4618      	mov	r0, r3
 8008102:	370c      	adds	r7, #12
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr
 800810c:	40016800 	.word	0x40016800

08008110 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008110:	b480      	push	{r7}
 8008112:	b089      	sub	sp, #36	; 0x24
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68db      	ldr	r3, [r3, #12]
 8008126:	0c1b      	lsrs	r3, r3, #16
 8008128:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800812c:	4413      	add	r3, r2
 800812e:	041b      	lsls	r3, r3, #16
 8008130:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	01db      	lsls	r3, r3, #7
 800813c:	4413      	add	r3, r2
 800813e:	3384      	adds	r3, #132	; 0x84
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	6812      	ldr	r2, [r2, #0]
 8008146:	4611      	mov	r1, r2
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	01d2      	lsls	r2, r2, #7
 800814c:	440a      	add	r2, r1
 800814e:	3284      	adds	r2, #132	; 0x84
 8008150:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008154:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	0c1b      	lsrs	r3, r3, #16
 8008162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008166:	4413      	add	r3, r2
 8008168:	1c5a      	adds	r2, r3, #1
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4619      	mov	r1, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	01db      	lsls	r3, r3, #7
 8008174:	440b      	add	r3, r1
 8008176:	3384      	adds	r3, #132	; 0x84
 8008178:	4619      	mov	r1, r3
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	4313      	orrs	r3, r2
 800817e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	68da      	ldr	r2, [r3, #12]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800818e:	4413      	add	r3, r2
 8008190:	041b      	lsls	r3, r3, #16
 8008192:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	461a      	mov	r2, r3
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	01db      	lsls	r3, r3, #7
 800819e:	4413      	add	r3, r2
 80081a0:	3384      	adds	r3, #132	; 0x84
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	6812      	ldr	r2, [r2, #0]
 80081a8:	4611      	mov	r1, r2
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	01d2      	lsls	r2, r2, #7
 80081ae:	440a      	add	r2, r1
 80081b0:	3284      	adds	r2, #132	; 0x84
 80081b2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80081b6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	689a      	ldr	r2, [r3, #8]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80081c6:	4413      	add	r3, r2
 80081c8:	1c5a      	adds	r2, r3, #1
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4619      	mov	r1, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	01db      	lsls	r3, r3, #7
 80081d4:	440b      	add	r3, r1
 80081d6:	3384      	adds	r3, #132	; 0x84
 80081d8:	4619      	mov	r1, r3
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	4313      	orrs	r3, r2
 80081de:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	461a      	mov	r2, r3
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	01db      	lsls	r3, r3, #7
 80081ea:	4413      	add	r3, r2
 80081ec:	3384      	adds	r3, #132	; 0x84
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	6812      	ldr	r2, [r2, #0]
 80081f4:	4611      	mov	r1, r2
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	01d2      	lsls	r2, r2, #7
 80081fa:	440a      	add	r2, r1
 80081fc:	3284      	adds	r2, #132	; 0x84
 80081fe:	f023 0307 	bic.w	r3, r3, #7
 8008202:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	461a      	mov	r2, r3
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	01db      	lsls	r3, r3, #7
 800820e:	4413      	add	r3, r2
 8008210:	3384      	adds	r3, #132	; 0x84
 8008212:	461a      	mov	r2, r3
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008220:	021b      	lsls	r3, r3, #8
 8008222:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800822a:	041b      	lsls	r3, r3, #16
 800822c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	699b      	ldr	r3, [r3, #24]
 8008232:	061b      	lsls	r3, r3, #24
 8008234:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	461a      	mov	r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	01db      	lsls	r3, r3, #7
 8008240:	4413      	add	r3, r2
 8008242:	3384      	adds	r3, #132	; 0x84
 8008244:	699b      	ldr	r3, [r3, #24]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	01db      	lsls	r3, r3, #7
 8008250:	4413      	add	r3, r2
 8008252:	3384      	adds	r3, #132	; 0x84
 8008254:	461a      	mov	r2, r3
 8008256:	2300      	movs	r3, #0
 8008258:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008260:	461a      	mov	r2, r3
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	431a      	orrs	r2, r3
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	431a      	orrs	r2, r3
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4619      	mov	r1, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	01db      	lsls	r3, r3, #7
 8008274:	440b      	add	r3, r1
 8008276:	3384      	adds	r3, #132	; 0x84
 8008278:	4619      	mov	r1, r3
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	4313      	orrs	r3, r2
 800827e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	461a      	mov	r2, r3
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	01db      	lsls	r3, r3, #7
 800828a:	4413      	add	r3, r2
 800828c:	3384      	adds	r3, #132	; 0x84
 800828e:	695b      	ldr	r3, [r3, #20]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	6812      	ldr	r2, [r2, #0]
 8008294:	4611      	mov	r1, r2
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	01d2      	lsls	r2, r2, #7
 800829a:	440a      	add	r2, r1
 800829c:	3284      	adds	r2, #132	; 0x84
 800829e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80082a2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	461a      	mov	r2, r3
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	01db      	lsls	r3, r3, #7
 80082ae:	4413      	add	r3, r2
 80082b0:	3384      	adds	r3, #132	; 0x84
 80082b2:	461a      	mov	r2, r3
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	695b      	ldr	r3, [r3, #20]
 80082b8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	461a      	mov	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	01db      	lsls	r3, r3, #7
 80082c4:	4413      	add	r3, r2
 80082c6:	3384      	adds	r3, #132	; 0x84
 80082c8:	69db      	ldr	r3, [r3, #28]
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	6812      	ldr	r2, [r2, #0]
 80082ce:	4611      	mov	r1, r2
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	01d2      	lsls	r2, r2, #7
 80082d4:	440a      	add	r2, r1
 80082d6:	3284      	adds	r2, #132	; 0x84
 80082d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80082dc:	f023 0307 	bic.w	r3, r3, #7
 80082e0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	69da      	ldr	r2, [r3, #28]
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	6a1b      	ldr	r3, [r3, #32]
 80082ea:	68f9      	ldr	r1, [r7, #12]
 80082ec:	6809      	ldr	r1, [r1, #0]
 80082ee:	4608      	mov	r0, r1
 80082f0:	6879      	ldr	r1, [r7, #4]
 80082f2:	01c9      	lsls	r1, r1, #7
 80082f4:	4401      	add	r1, r0
 80082f6:	3184      	adds	r1, #132	; 0x84
 80082f8:	4313      	orrs	r3, r2
 80082fa:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	461a      	mov	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	01db      	lsls	r3, r3, #7
 8008306:	4413      	add	r3, r2
 8008308:	3384      	adds	r3, #132	; 0x84
 800830a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	461a      	mov	r2, r3
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	01db      	lsls	r3, r3, #7
 8008316:	4413      	add	r3, r2
 8008318:	3384      	adds	r3, #132	; 0x84
 800831a:	461a      	mov	r2, r3
 800831c:	2300      	movs	r3, #0
 800831e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	461a      	mov	r2, r3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	01db      	lsls	r3, r3, #7
 800832a:	4413      	add	r3, r2
 800832c:	3384      	adds	r3, #132	; 0x84
 800832e:	461a      	mov	r2, r3
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008334:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	691b      	ldr	r3, [r3, #16]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d102      	bne.n	8008344 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800833e:	2304      	movs	r3, #4
 8008340:	61fb      	str	r3, [r7, #28]
 8008342:	e01b      	b.n	800837c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	2b01      	cmp	r3, #1
 800834a:	d102      	bne.n	8008352 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800834c:	2303      	movs	r3, #3
 800834e:	61fb      	str	r3, [r7, #28]
 8008350:	e014      	b.n	800837c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	2b04      	cmp	r3, #4
 8008358:	d00b      	beq.n	8008372 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800835e:	2b02      	cmp	r3, #2
 8008360:	d007      	beq.n	8008372 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008366:	2b03      	cmp	r3, #3
 8008368:	d003      	beq.n	8008372 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800836e:	2b07      	cmp	r3, #7
 8008370:	d102      	bne.n	8008378 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8008372:	2302      	movs	r3, #2
 8008374:	61fb      	str	r3, [r7, #28]
 8008376:	e001      	b.n	800837c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8008378:	2301      	movs	r3, #1
 800837a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	01db      	lsls	r3, r3, #7
 8008386:	4413      	add	r3, r2
 8008388:	3384      	adds	r3, #132	; 0x84
 800838a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	6812      	ldr	r2, [r2, #0]
 8008390:	4611      	mov	r1, r2
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	01d2      	lsls	r2, r2, #7
 8008396:	440a      	add	r2, r1
 8008398:	3284      	adds	r2, #132	; 0x84
 800839a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800839e:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a4:	69fa      	ldr	r2, [r7, #28]
 80083a6:	fb02 f303 	mul.w	r3, r2, r3
 80083aa:	041a      	lsls	r2, r3, #16
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	6859      	ldr	r1, [r3, #4]
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	1acb      	subs	r3, r1, r3
 80083b6:	69f9      	ldr	r1, [r7, #28]
 80083b8:	fb01 f303 	mul.w	r3, r1, r3
 80083bc:	3303      	adds	r3, #3
 80083be:	68f9      	ldr	r1, [r7, #12]
 80083c0:	6809      	ldr	r1, [r1, #0]
 80083c2:	4608      	mov	r0, r1
 80083c4:	6879      	ldr	r1, [r7, #4]
 80083c6:	01c9      	lsls	r1, r1, #7
 80083c8:	4401      	add	r1, r0
 80083ca:	3184      	adds	r1, #132	; 0x84
 80083cc:	4313      	orrs	r3, r2
 80083ce:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	461a      	mov	r2, r3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	01db      	lsls	r3, r3, #7
 80083da:	4413      	add	r3, r2
 80083dc:	3384      	adds	r3, #132	; 0x84
 80083de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	6812      	ldr	r2, [r2, #0]
 80083e4:	4611      	mov	r1, r2
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	01d2      	lsls	r2, r2, #7
 80083ea:	440a      	add	r2, r1
 80083ec:	3284      	adds	r2, #132	; 0x84
 80083ee:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80083f2:	f023 0307 	bic.w	r3, r3, #7
 80083f6:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	461a      	mov	r2, r3
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	01db      	lsls	r3, r3, #7
 8008402:	4413      	add	r3, r2
 8008404:	3384      	adds	r3, #132	; 0x84
 8008406:	461a      	mov	r2, r3
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	461a      	mov	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	01db      	lsls	r3, r3, #7
 8008418:	4413      	add	r3, r2
 800841a:	3384      	adds	r3, #132	; 0x84
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	6812      	ldr	r2, [r2, #0]
 8008422:	4611      	mov	r1, r2
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	01d2      	lsls	r2, r2, #7
 8008428:	440a      	add	r2, r1
 800842a:	3284      	adds	r2, #132	; 0x84
 800842c:	f043 0301 	orr.w	r3, r3, #1
 8008430:	6013      	str	r3, [r2, #0]
}
 8008432:	bf00      	nop
 8008434:	3724      	adds	r7, #36	; 0x24
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
	...

08008440 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b086      	sub	sp, #24
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d101      	bne.n	8008452 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e25b      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f003 0301 	and.w	r3, r3, #1
 800845a:	2b00      	cmp	r3, #0
 800845c:	d075      	beq.n	800854a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800845e:	4ba3      	ldr	r3, [pc, #652]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	f003 030c 	and.w	r3, r3, #12
 8008466:	2b04      	cmp	r3, #4
 8008468:	d00c      	beq.n	8008484 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800846a:	4ba0      	ldr	r3, [pc, #640]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008472:	2b08      	cmp	r3, #8
 8008474:	d112      	bne.n	800849c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008476:	4b9d      	ldr	r3, [pc, #628]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800847e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008482:	d10b      	bne.n	800849c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008484:	4b99      	ldr	r3, [pc, #612]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800848c:	2b00      	cmp	r3, #0
 800848e:	d05b      	beq.n	8008548 <HAL_RCC_OscConfig+0x108>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d157      	bne.n	8008548 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	e236      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084a4:	d106      	bne.n	80084b4 <HAL_RCC_OscConfig+0x74>
 80084a6:	4b91      	ldr	r3, [pc, #580]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a90      	ldr	r2, [pc, #576]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084b0:	6013      	str	r3, [r2, #0]
 80084b2:	e01d      	b.n	80084f0 <HAL_RCC_OscConfig+0xb0>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80084bc:	d10c      	bne.n	80084d8 <HAL_RCC_OscConfig+0x98>
 80084be:	4b8b      	ldr	r3, [pc, #556]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a8a      	ldr	r2, [pc, #552]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084c8:	6013      	str	r3, [r2, #0]
 80084ca:	4b88      	ldr	r3, [pc, #544]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a87      	ldr	r2, [pc, #540]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084d4:	6013      	str	r3, [r2, #0]
 80084d6:	e00b      	b.n	80084f0 <HAL_RCC_OscConfig+0xb0>
 80084d8:	4b84      	ldr	r3, [pc, #528]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a83      	ldr	r2, [pc, #524]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084e2:	6013      	str	r3, [r2, #0]
 80084e4:	4b81      	ldr	r3, [pc, #516]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a80      	ldr	r2, [pc, #512]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80084ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d013      	beq.n	8008520 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084f8:	f7fc f868 	bl	80045cc <HAL_GetTick>
 80084fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084fe:	e008      	b.n	8008512 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008500:	f7fc f864 	bl	80045cc <HAL_GetTick>
 8008504:	4602      	mov	r2, r0
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	2b64      	cmp	r3, #100	; 0x64
 800850c:	d901      	bls.n	8008512 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800850e:	2303      	movs	r3, #3
 8008510:	e1fb      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008512:	4b76      	ldr	r3, [pc, #472]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d0f0      	beq.n	8008500 <HAL_RCC_OscConfig+0xc0>
 800851e:	e014      	b.n	800854a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008520:	f7fc f854 	bl	80045cc <HAL_GetTick>
 8008524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008526:	e008      	b.n	800853a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008528:	f7fc f850 	bl	80045cc <HAL_GetTick>
 800852c:	4602      	mov	r2, r0
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	2b64      	cmp	r3, #100	; 0x64
 8008534:	d901      	bls.n	800853a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	e1e7      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800853a:	4b6c      	ldr	r3, [pc, #432]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1f0      	bne.n	8008528 <HAL_RCC_OscConfig+0xe8>
 8008546:	e000      	b.n	800854a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 0302 	and.w	r3, r3, #2
 8008552:	2b00      	cmp	r3, #0
 8008554:	d063      	beq.n	800861e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008556:	4b65      	ldr	r3, [pc, #404]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	f003 030c 	and.w	r3, r3, #12
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00b      	beq.n	800857a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008562:	4b62      	ldr	r3, [pc, #392]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800856a:	2b08      	cmp	r3, #8
 800856c:	d11c      	bne.n	80085a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800856e:	4b5f      	ldr	r3, [pc, #380]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008576:	2b00      	cmp	r3, #0
 8008578:	d116      	bne.n	80085a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800857a:	4b5c      	ldr	r3, [pc, #368]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f003 0302 	and.w	r3, r3, #2
 8008582:	2b00      	cmp	r3, #0
 8008584:	d005      	beq.n	8008592 <HAL_RCC_OscConfig+0x152>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	2b01      	cmp	r3, #1
 800858c:	d001      	beq.n	8008592 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	e1bb      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008592:	4b56      	ldr	r3, [pc, #344]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	691b      	ldr	r3, [r3, #16]
 800859e:	00db      	lsls	r3, r3, #3
 80085a0:	4952      	ldr	r1, [pc, #328]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80085a2:	4313      	orrs	r3, r2
 80085a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085a6:	e03a      	b.n	800861e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	68db      	ldr	r3, [r3, #12]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d020      	beq.n	80085f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80085b0:	4b4f      	ldr	r3, [pc, #316]	; (80086f0 <HAL_RCC_OscConfig+0x2b0>)
 80085b2:	2201      	movs	r2, #1
 80085b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085b6:	f7fc f809 	bl	80045cc <HAL_GetTick>
 80085ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085bc:	e008      	b.n	80085d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80085be:	f7fc f805 	bl	80045cc <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d901      	bls.n	80085d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80085cc:	2303      	movs	r3, #3
 80085ce:	e19c      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085d0:	4b46      	ldr	r3, [pc, #280]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 0302 	and.w	r3, r3, #2
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d0f0      	beq.n	80085be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085dc:	4b43      	ldr	r3, [pc, #268]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	691b      	ldr	r3, [r3, #16]
 80085e8:	00db      	lsls	r3, r3, #3
 80085ea:	4940      	ldr	r1, [pc, #256]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80085ec:	4313      	orrs	r3, r2
 80085ee:	600b      	str	r3, [r1, #0]
 80085f0:	e015      	b.n	800861e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085f2:	4b3f      	ldr	r3, [pc, #252]	; (80086f0 <HAL_RCC_OscConfig+0x2b0>)
 80085f4:	2200      	movs	r2, #0
 80085f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f8:	f7fb ffe8 	bl	80045cc <HAL_GetTick>
 80085fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085fe:	e008      	b.n	8008612 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008600:	f7fb ffe4 	bl	80045cc <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	2b02      	cmp	r3, #2
 800860c:	d901      	bls.n	8008612 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e17b      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008612:	4b36      	ldr	r3, [pc, #216]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f003 0302 	and.w	r3, r3, #2
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1f0      	bne.n	8008600 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0308 	and.w	r3, r3, #8
 8008626:	2b00      	cmp	r3, #0
 8008628:	d030      	beq.n	800868c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d016      	beq.n	8008660 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008632:	4b30      	ldr	r3, [pc, #192]	; (80086f4 <HAL_RCC_OscConfig+0x2b4>)
 8008634:	2201      	movs	r2, #1
 8008636:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008638:	f7fb ffc8 	bl	80045cc <HAL_GetTick>
 800863c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800863e:	e008      	b.n	8008652 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008640:	f7fb ffc4 	bl	80045cc <HAL_GetTick>
 8008644:	4602      	mov	r2, r0
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	1ad3      	subs	r3, r2, r3
 800864a:	2b02      	cmp	r3, #2
 800864c:	d901      	bls.n	8008652 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	e15b      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008652:	4b26      	ldr	r3, [pc, #152]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008656:	f003 0302 	and.w	r3, r3, #2
 800865a:	2b00      	cmp	r3, #0
 800865c:	d0f0      	beq.n	8008640 <HAL_RCC_OscConfig+0x200>
 800865e:	e015      	b.n	800868c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008660:	4b24      	ldr	r3, [pc, #144]	; (80086f4 <HAL_RCC_OscConfig+0x2b4>)
 8008662:	2200      	movs	r2, #0
 8008664:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008666:	f7fb ffb1 	bl	80045cc <HAL_GetTick>
 800866a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800866c:	e008      	b.n	8008680 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800866e:	f7fb ffad 	bl	80045cc <HAL_GetTick>
 8008672:	4602      	mov	r2, r0
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	2b02      	cmp	r3, #2
 800867a:	d901      	bls.n	8008680 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e144      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008680:	4b1a      	ldr	r3, [pc, #104]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 8008682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008684:	f003 0302 	and.w	r3, r3, #2
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1f0      	bne.n	800866e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f003 0304 	and.w	r3, r3, #4
 8008694:	2b00      	cmp	r3, #0
 8008696:	f000 80a0 	beq.w	80087da <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800869a:	2300      	movs	r3, #0
 800869c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800869e:	4b13      	ldr	r3, [pc, #76]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80086a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10f      	bne.n	80086ca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086aa:	2300      	movs	r3, #0
 80086ac:	60bb      	str	r3, [r7, #8]
 80086ae:	4b0f      	ldr	r3, [pc, #60]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80086b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b2:	4a0e      	ldr	r2, [pc, #56]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80086b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086b8:	6413      	str	r3, [r2, #64]	; 0x40
 80086ba:	4b0c      	ldr	r3, [pc, #48]	; (80086ec <HAL_RCC_OscConfig+0x2ac>)
 80086bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086c2:	60bb      	str	r3, [r7, #8]
 80086c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086c6:	2301      	movs	r3, #1
 80086c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086ca:	4b0b      	ldr	r3, [pc, #44]	; (80086f8 <HAL_RCC_OscConfig+0x2b8>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d121      	bne.n	800871a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80086d6:	4b08      	ldr	r3, [pc, #32]	; (80086f8 <HAL_RCC_OscConfig+0x2b8>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a07      	ldr	r2, [pc, #28]	; (80086f8 <HAL_RCC_OscConfig+0x2b8>)
 80086dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086e2:	f7fb ff73 	bl	80045cc <HAL_GetTick>
 80086e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086e8:	e011      	b.n	800870e <HAL_RCC_OscConfig+0x2ce>
 80086ea:	bf00      	nop
 80086ec:	40023800 	.word	0x40023800
 80086f0:	42470000 	.word	0x42470000
 80086f4:	42470e80 	.word	0x42470e80
 80086f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086fc:	f7fb ff66 	bl	80045cc <HAL_GetTick>
 8008700:	4602      	mov	r2, r0
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	2b02      	cmp	r3, #2
 8008708:	d901      	bls.n	800870e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800870a:	2303      	movs	r3, #3
 800870c:	e0fd      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800870e:	4b81      	ldr	r3, [pc, #516]	; (8008914 <HAL_RCC_OscConfig+0x4d4>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008716:	2b00      	cmp	r3, #0
 8008718:	d0f0      	beq.n	80086fc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	2b01      	cmp	r3, #1
 8008720:	d106      	bne.n	8008730 <HAL_RCC_OscConfig+0x2f0>
 8008722:	4b7d      	ldr	r3, [pc, #500]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008726:	4a7c      	ldr	r2, [pc, #496]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008728:	f043 0301 	orr.w	r3, r3, #1
 800872c:	6713      	str	r3, [r2, #112]	; 0x70
 800872e:	e01c      	b.n	800876a <HAL_RCC_OscConfig+0x32a>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	2b05      	cmp	r3, #5
 8008736:	d10c      	bne.n	8008752 <HAL_RCC_OscConfig+0x312>
 8008738:	4b77      	ldr	r3, [pc, #476]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 800873a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800873c:	4a76      	ldr	r2, [pc, #472]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 800873e:	f043 0304 	orr.w	r3, r3, #4
 8008742:	6713      	str	r3, [r2, #112]	; 0x70
 8008744:	4b74      	ldr	r3, [pc, #464]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008748:	4a73      	ldr	r2, [pc, #460]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 800874a:	f043 0301 	orr.w	r3, r3, #1
 800874e:	6713      	str	r3, [r2, #112]	; 0x70
 8008750:	e00b      	b.n	800876a <HAL_RCC_OscConfig+0x32a>
 8008752:	4b71      	ldr	r3, [pc, #452]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008756:	4a70      	ldr	r2, [pc, #448]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008758:	f023 0301 	bic.w	r3, r3, #1
 800875c:	6713      	str	r3, [r2, #112]	; 0x70
 800875e:	4b6e      	ldr	r3, [pc, #440]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008762:	4a6d      	ldr	r2, [pc, #436]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008764:	f023 0304 	bic.w	r3, r3, #4
 8008768:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d015      	beq.n	800879e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008772:	f7fb ff2b 	bl	80045cc <HAL_GetTick>
 8008776:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008778:	e00a      	b.n	8008790 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800877a:	f7fb ff27 	bl	80045cc <HAL_GetTick>
 800877e:	4602      	mov	r2, r0
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	1ad3      	subs	r3, r2, r3
 8008784:	f241 3288 	movw	r2, #5000	; 0x1388
 8008788:	4293      	cmp	r3, r2
 800878a:	d901      	bls.n	8008790 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800878c:	2303      	movs	r3, #3
 800878e:	e0bc      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008790:	4b61      	ldr	r3, [pc, #388]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008794:	f003 0302 	and.w	r3, r3, #2
 8008798:	2b00      	cmp	r3, #0
 800879a:	d0ee      	beq.n	800877a <HAL_RCC_OscConfig+0x33a>
 800879c:	e014      	b.n	80087c8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800879e:	f7fb ff15 	bl	80045cc <HAL_GetTick>
 80087a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087a4:	e00a      	b.n	80087bc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80087a6:	f7fb ff11 	bl	80045cc <HAL_GetTick>
 80087aa:	4602      	mov	r2, r0
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d901      	bls.n	80087bc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80087b8:	2303      	movs	r3, #3
 80087ba:	e0a6      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087bc:	4b56      	ldr	r3, [pc, #344]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 80087be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087c0:	f003 0302 	and.w	r3, r3, #2
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d1ee      	bne.n	80087a6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80087c8:	7dfb      	ldrb	r3, [r7, #23]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d105      	bne.n	80087da <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087ce:	4b52      	ldr	r3, [pc, #328]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 80087d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d2:	4a51      	ldr	r2, [pc, #324]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 80087d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	699b      	ldr	r3, [r3, #24]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f000 8092 	beq.w	8008908 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80087e4:	4b4c      	ldr	r3, [pc, #304]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	f003 030c 	and.w	r3, r3, #12
 80087ec:	2b08      	cmp	r3, #8
 80087ee:	d05c      	beq.n	80088aa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	699b      	ldr	r3, [r3, #24]
 80087f4:	2b02      	cmp	r3, #2
 80087f6:	d141      	bne.n	800887c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087f8:	4b48      	ldr	r3, [pc, #288]	; (800891c <HAL_RCC_OscConfig+0x4dc>)
 80087fa:	2200      	movs	r2, #0
 80087fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087fe:	f7fb fee5 	bl	80045cc <HAL_GetTick>
 8008802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008804:	e008      	b.n	8008818 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008806:	f7fb fee1 	bl	80045cc <HAL_GetTick>
 800880a:	4602      	mov	r2, r0
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	1ad3      	subs	r3, r2, r3
 8008810:	2b02      	cmp	r3, #2
 8008812:	d901      	bls.n	8008818 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008814:	2303      	movs	r3, #3
 8008816:	e078      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008818:	4b3f      	ldr	r3, [pc, #252]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1f0      	bne.n	8008806 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	69da      	ldr	r2, [r3, #28]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6a1b      	ldr	r3, [r3, #32]
 800882c:	431a      	orrs	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008832:	019b      	lsls	r3, r3, #6
 8008834:	431a      	orrs	r2, r3
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800883a:	085b      	lsrs	r3, r3, #1
 800883c:	3b01      	subs	r3, #1
 800883e:	041b      	lsls	r3, r3, #16
 8008840:	431a      	orrs	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008846:	061b      	lsls	r3, r3, #24
 8008848:	4933      	ldr	r1, [pc, #204]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 800884a:	4313      	orrs	r3, r2
 800884c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800884e:	4b33      	ldr	r3, [pc, #204]	; (800891c <HAL_RCC_OscConfig+0x4dc>)
 8008850:	2201      	movs	r2, #1
 8008852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008854:	f7fb feba 	bl	80045cc <HAL_GetTick>
 8008858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800885a:	e008      	b.n	800886e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800885c:	f7fb feb6 	bl	80045cc <HAL_GetTick>
 8008860:	4602      	mov	r2, r0
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	2b02      	cmp	r3, #2
 8008868:	d901      	bls.n	800886e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800886a:	2303      	movs	r3, #3
 800886c:	e04d      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800886e:	4b2a      	ldr	r3, [pc, #168]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d0f0      	beq.n	800885c <HAL_RCC_OscConfig+0x41c>
 800887a:	e045      	b.n	8008908 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800887c:	4b27      	ldr	r3, [pc, #156]	; (800891c <HAL_RCC_OscConfig+0x4dc>)
 800887e:	2200      	movs	r2, #0
 8008880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008882:	f7fb fea3 	bl	80045cc <HAL_GetTick>
 8008886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008888:	e008      	b.n	800889c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800888a:	f7fb fe9f 	bl	80045cc <HAL_GetTick>
 800888e:	4602      	mov	r2, r0
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	1ad3      	subs	r3, r2, r3
 8008894:	2b02      	cmp	r3, #2
 8008896:	d901      	bls.n	800889c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008898:	2303      	movs	r3, #3
 800889a:	e036      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800889c:	4b1e      	ldr	r3, [pc, #120]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d1f0      	bne.n	800888a <HAL_RCC_OscConfig+0x44a>
 80088a8:	e02e      	b.n	8008908 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	699b      	ldr	r3, [r3, #24]
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d101      	bne.n	80088b6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e029      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80088b6:	4b18      	ldr	r3, [pc, #96]	; (8008918 <HAL_RCC_OscConfig+0x4d8>)
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	69db      	ldr	r3, [r3, #28]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d11c      	bne.n	8008904 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d115      	bne.n	8008904 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80088de:	4013      	ands	r3, r2
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d10d      	bne.n	8008904 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d106      	bne.n	8008904 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008900:	429a      	cmp	r2, r3
 8008902:	d001      	beq.n	8008908 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	e000      	b.n	800890a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3718      	adds	r7, #24
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
 8008912:	bf00      	nop
 8008914:	40007000 	.word	0x40007000
 8008918:	40023800 	.word	0x40023800
 800891c:	42470060 	.word	0x42470060

08008920 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d101      	bne.n	8008934 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	e0cc      	b.n	8008ace <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008934:	4b68      	ldr	r3, [pc, #416]	; (8008ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f003 030f 	and.w	r3, r3, #15
 800893c:	683a      	ldr	r2, [r7, #0]
 800893e:	429a      	cmp	r2, r3
 8008940:	d90c      	bls.n	800895c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008942:	4b65      	ldr	r3, [pc, #404]	; (8008ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8008944:	683a      	ldr	r2, [r7, #0]
 8008946:	b2d2      	uxtb	r2, r2
 8008948:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800894a:	4b63      	ldr	r3, [pc, #396]	; (8008ad8 <HAL_RCC_ClockConfig+0x1b8>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f003 030f 	and.w	r3, r3, #15
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	429a      	cmp	r2, r3
 8008956:	d001      	beq.n	800895c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e0b8      	b.n	8008ace <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f003 0302 	and.w	r3, r3, #2
 8008964:	2b00      	cmp	r3, #0
 8008966:	d020      	beq.n	80089aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f003 0304 	and.w	r3, r3, #4
 8008970:	2b00      	cmp	r3, #0
 8008972:	d005      	beq.n	8008980 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008974:	4b59      	ldr	r3, [pc, #356]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	4a58      	ldr	r2, [pc, #352]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 800897a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800897e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 0308 	and.w	r3, r3, #8
 8008988:	2b00      	cmp	r3, #0
 800898a:	d005      	beq.n	8008998 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800898c:	4b53      	ldr	r3, [pc, #332]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	4a52      	ldr	r2, [pc, #328]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008992:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008996:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008998:	4b50      	ldr	r3, [pc, #320]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	494d      	ldr	r1, [pc, #308]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 80089a6:	4313      	orrs	r3, r2
 80089a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f003 0301 	and.w	r3, r3, #1
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d044      	beq.n	8008a40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	2b01      	cmp	r3, #1
 80089bc:	d107      	bne.n	80089ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089be:	4b47      	ldr	r3, [pc, #284]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d119      	bne.n	80089fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e07f      	b.n	8008ace <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	d003      	beq.n	80089de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089da:	2b03      	cmp	r3, #3
 80089dc:	d107      	bne.n	80089ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089de:	4b3f      	ldr	r3, [pc, #252]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d109      	bne.n	80089fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e06f      	b.n	8008ace <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089ee:	4b3b      	ldr	r3, [pc, #236]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f003 0302 	and.w	r3, r3, #2
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d101      	bne.n	80089fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	e067      	b.n	8008ace <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80089fe:	4b37      	ldr	r3, [pc, #220]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008a00:	689b      	ldr	r3, [r3, #8]
 8008a02:	f023 0203 	bic.w	r2, r3, #3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	4934      	ldr	r1, [pc, #208]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008a10:	f7fb fddc 	bl	80045cc <HAL_GetTick>
 8008a14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a16:	e00a      	b.n	8008a2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a18:	f7fb fdd8 	bl	80045cc <HAL_GetTick>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	1ad3      	subs	r3, r2, r3
 8008a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d901      	bls.n	8008a2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008a2a:	2303      	movs	r3, #3
 8008a2c:	e04f      	b.n	8008ace <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a2e:	4b2b      	ldr	r3, [pc, #172]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	f003 020c 	and.w	r2, r3, #12
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d1eb      	bne.n	8008a18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008a40:	4b25      	ldr	r3, [pc, #148]	; (8008ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f003 030f 	and.w	r3, r3, #15
 8008a48:	683a      	ldr	r2, [r7, #0]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d20c      	bcs.n	8008a68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a4e:	4b22      	ldr	r3, [pc, #136]	; (8008ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8008a50:	683a      	ldr	r2, [r7, #0]
 8008a52:	b2d2      	uxtb	r2, r2
 8008a54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a56:	4b20      	ldr	r3, [pc, #128]	; (8008ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 030f 	and.w	r3, r3, #15
 8008a5e:	683a      	ldr	r2, [r7, #0]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d001      	beq.n	8008a68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	e032      	b.n	8008ace <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f003 0304 	and.w	r3, r3, #4
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d008      	beq.n	8008a86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a74:	4b19      	ldr	r3, [pc, #100]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008a76:	689b      	ldr	r3, [r3, #8]
 8008a78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	4916      	ldr	r1, [pc, #88]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008a82:	4313      	orrs	r3, r2
 8008a84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f003 0308 	and.w	r3, r3, #8
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d009      	beq.n	8008aa6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a92:	4b12      	ldr	r3, [pc, #72]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	691b      	ldr	r3, [r3, #16]
 8008a9e:	00db      	lsls	r3, r3, #3
 8008aa0:	490e      	ldr	r1, [pc, #56]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008aa6:	f000 f821 	bl	8008aec <HAL_RCC_GetSysClockFreq>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	4b0b      	ldr	r3, [pc, #44]	; (8008adc <HAL_RCC_ClockConfig+0x1bc>)
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	091b      	lsrs	r3, r3, #4
 8008ab2:	f003 030f 	and.w	r3, r3, #15
 8008ab6:	4a0a      	ldr	r2, [pc, #40]	; (8008ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8008ab8:	5cd3      	ldrb	r3, [r2, r3]
 8008aba:	fa21 f303 	lsr.w	r3, r1, r3
 8008abe:	4a09      	ldr	r2, [pc, #36]	; (8008ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8008ac0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008ac2:	4b09      	ldr	r3, [pc, #36]	; (8008ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7f9 f83a 	bl	8001b40 <HAL_InitTick>

  return HAL_OK;
 8008acc:	2300      	movs	r3, #0
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	40023c00 	.word	0x40023c00
 8008adc:	40023800 	.word	0x40023800
 8008ae0:	0800c9b4 	.word	0x0800c9b4
 8008ae4:	20000000 	.word	0x20000000
 8008ae8:	20000080 	.word	0x20000080

08008aec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008af2:	2300      	movs	r3, #0
 8008af4:	607b      	str	r3, [r7, #4]
 8008af6:	2300      	movs	r3, #0
 8008af8:	60fb      	str	r3, [r7, #12]
 8008afa:	2300      	movs	r3, #0
 8008afc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008afe:	2300      	movs	r3, #0
 8008b00:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b02:	4b63      	ldr	r3, [pc, #396]	; (8008c90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f003 030c 	and.w	r3, r3, #12
 8008b0a:	2b04      	cmp	r3, #4
 8008b0c:	d007      	beq.n	8008b1e <HAL_RCC_GetSysClockFreq+0x32>
 8008b0e:	2b08      	cmp	r3, #8
 8008b10:	d008      	beq.n	8008b24 <HAL_RCC_GetSysClockFreq+0x38>
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f040 80b4 	bne.w	8008c80 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008b18:	4b5e      	ldr	r3, [pc, #376]	; (8008c94 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008b1a:	60bb      	str	r3, [r7, #8]
       break;
 8008b1c:	e0b3      	b.n	8008c86 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008b1e:	4b5e      	ldr	r3, [pc, #376]	; (8008c98 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8008b20:	60bb      	str	r3, [r7, #8]
      break;
 8008b22:	e0b0      	b.n	8008c86 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b24:	4b5a      	ldr	r3, [pc, #360]	; (8008c90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b2c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008b2e:	4b58      	ldr	r3, [pc, #352]	; (8008c90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d04a      	beq.n	8008bd0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b3a:	4b55      	ldr	r3, [pc, #340]	; (8008c90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	099b      	lsrs	r3, r3, #6
 8008b40:	f04f 0400 	mov.w	r4, #0
 8008b44:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008b48:	f04f 0200 	mov.w	r2, #0
 8008b4c:	ea03 0501 	and.w	r5, r3, r1
 8008b50:	ea04 0602 	and.w	r6, r4, r2
 8008b54:	4629      	mov	r1, r5
 8008b56:	4632      	mov	r2, r6
 8008b58:	f04f 0300 	mov.w	r3, #0
 8008b5c:	f04f 0400 	mov.w	r4, #0
 8008b60:	0154      	lsls	r4, r2, #5
 8008b62:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008b66:	014b      	lsls	r3, r1, #5
 8008b68:	4619      	mov	r1, r3
 8008b6a:	4622      	mov	r2, r4
 8008b6c:	1b49      	subs	r1, r1, r5
 8008b6e:	eb62 0206 	sbc.w	r2, r2, r6
 8008b72:	f04f 0300 	mov.w	r3, #0
 8008b76:	f04f 0400 	mov.w	r4, #0
 8008b7a:	0194      	lsls	r4, r2, #6
 8008b7c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008b80:	018b      	lsls	r3, r1, #6
 8008b82:	1a5b      	subs	r3, r3, r1
 8008b84:	eb64 0402 	sbc.w	r4, r4, r2
 8008b88:	f04f 0100 	mov.w	r1, #0
 8008b8c:	f04f 0200 	mov.w	r2, #0
 8008b90:	00e2      	lsls	r2, r4, #3
 8008b92:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008b96:	00d9      	lsls	r1, r3, #3
 8008b98:	460b      	mov	r3, r1
 8008b9a:	4614      	mov	r4, r2
 8008b9c:	195b      	adds	r3, r3, r5
 8008b9e:	eb44 0406 	adc.w	r4, r4, r6
 8008ba2:	f04f 0100 	mov.w	r1, #0
 8008ba6:	f04f 0200 	mov.w	r2, #0
 8008baa:	0262      	lsls	r2, r4, #9
 8008bac:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008bb0:	0259      	lsls	r1, r3, #9
 8008bb2:	460b      	mov	r3, r1
 8008bb4:	4614      	mov	r4, r2
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	4621      	mov	r1, r4
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f04f 0400 	mov.w	r4, #0
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	4623      	mov	r3, r4
 8008bc4:	f7f7 fb14 	bl	80001f0 <__aeabi_uldivmod>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	460c      	mov	r4, r1
 8008bcc:	60fb      	str	r3, [r7, #12]
 8008bce:	e049      	b.n	8008c64 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bd0:	4b2f      	ldr	r3, [pc, #188]	; (8008c90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	099b      	lsrs	r3, r3, #6
 8008bd6:	f04f 0400 	mov.w	r4, #0
 8008bda:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008bde:	f04f 0200 	mov.w	r2, #0
 8008be2:	ea03 0501 	and.w	r5, r3, r1
 8008be6:	ea04 0602 	and.w	r6, r4, r2
 8008bea:	4629      	mov	r1, r5
 8008bec:	4632      	mov	r2, r6
 8008bee:	f04f 0300 	mov.w	r3, #0
 8008bf2:	f04f 0400 	mov.w	r4, #0
 8008bf6:	0154      	lsls	r4, r2, #5
 8008bf8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008bfc:	014b      	lsls	r3, r1, #5
 8008bfe:	4619      	mov	r1, r3
 8008c00:	4622      	mov	r2, r4
 8008c02:	1b49      	subs	r1, r1, r5
 8008c04:	eb62 0206 	sbc.w	r2, r2, r6
 8008c08:	f04f 0300 	mov.w	r3, #0
 8008c0c:	f04f 0400 	mov.w	r4, #0
 8008c10:	0194      	lsls	r4, r2, #6
 8008c12:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008c16:	018b      	lsls	r3, r1, #6
 8008c18:	1a5b      	subs	r3, r3, r1
 8008c1a:	eb64 0402 	sbc.w	r4, r4, r2
 8008c1e:	f04f 0100 	mov.w	r1, #0
 8008c22:	f04f 0200 	mov.w	r2, #0
 8008c26:	00e2      	lsls	r2, r4, #3
 8008c28:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008c2c:	00d9      	lsls	r1, r3, #3
 8008c2e:	460b      	mov	r3, r1
 8008c30:	4614      	mov	r4, r2
 8008c32:	195b      	adds	r3, r3, r5
 8008c34:	eb44 0406 	adc.w	r4, r4, r6
 8008c38:	f04f 0100 	mov.w	r1, #0
 8008c3c:	f04f 0200 	mov.w	r2, #0
 8008c40:	02a2      	lsls	r2, r4, #10
 8008c42:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008c46:	0299      	lsls	r1, r3, #10
 8008c48:	460b      	mov	r3, r1
 8008c4a:	4614      	mov	r4, r2
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	4621      	mov	r1, r4
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f04f 0400 	mov.w	r4, #0
 8008c56:	461a      	mov	r2, r3
 8008c58:	4623      	mov	r3, r4
 8008c5a:	f7f7 fac9 	bl	80001f0 <__aeabi_uldivmod>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	460c      	mov	r4, r1
 8008c62:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008c64:	4b0a      	ldr	r3, [pc, #40]	; (8008c90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	0c1b      	lsrs	r3, r3, #16
 8008c6a:	f003 0303 	and.w	r3, r3, #3
 8008c6e:	3301      	adds	r3, #1
 8008c70:	005b      	lsls	r3, r3, #1
 8008c72:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008c74:	68fa      	ldr	r2, [r7, #12]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c7c:	60bb      	str	r3, [r7, #8]
      break;
 8008c7e:	e002      	b.n	8008c86 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c80:	4b04      	ldr	r3, [pc, #16]	; (8008c94 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008c82:	60bb      	str	r3, [r7, #8]
      break;
 8008c84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c86:	68bb      	ldr	r3, [r7, #8]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c90:	40023800 	.word	0x40023800
 8008c94:	00f42400 	.word	0x00f42400
 8008c98:	007a1200 	.word	0x007a1200

08008c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008ca0:	4b03      	ldr	r3, [pc, #12]	; (8008cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop
 8008cb0:	20000000 	.word	0x20000000

08008cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008cb8:	f7ff fff0 	bl	8008c9c <HAL_RCC_GetHCLKFreq>
 8008cbc:	4601      	mov	r1, r0
 8008cbe:	4b05      	ldr	r3, [pc, #20]	; (8008cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	0a9b      	lsrs	r3, r3, #10
 8008cc4:	f003 0307 	and.w	r3, r3, #7
 8008cc8:	4a03      	ldr	r2, [pc, #12]	; (8008cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008cca:	5cd3      	ldrb	r3, [r2, r3]
 8008ccc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	bd80      	pop	{r7, pc}
 8008cd4:	40023800 	.word	0x40023800
 8008cd8:	0800c9c4 	.word	0x0800c9c4

08008cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008ce0:	f7ff ffdc 	bl	8008c9c <HAL_RCC_GetHCLKFreq>
 8008ce4:	4601      	mov	r1, r0
 8008ce6:	4b05      	ldr	r3, [pc, #20]	; (8008cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	0b5b      	lsrs	r3, r3, #13
 8008cec:	f003 0307 	and.w	r3, r3, #7
 8008cf0:	4a03      	ldr	r2, [pc, #12]	; (8008d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008cf2:	5cd3      	ldrb	r3, [r2, r3]
 8008cf4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	40023800 	.word	0x40023800
 8008d00:	0800c9c4 	.word	0x0800c9c4

08008d04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	220f      	movs	r2, #15
 8008d12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d14:	4b12      	ldr	r3, [pc, #72]	; (8008d60 <HAL_RCC_GetClockConfig+0x5c>)
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	f003 0203 	and.w	r2, r3, #3
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008d20:	4b0f      	ldr	r3, [pc, #60]	; (8008d60 <HAL_RCC_GetClockConfig+0x5c>)
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008d2c:	4b0c      	ldr	r3, [pc, #48]	; (8008d60 <HAL_RCC_GetClockConfig+0x5c>)
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008d38:	4b09      	ldr	r3, [pc, #36]	; (8008d60 <HAL_RCC_GetClockConfig+0x5c>)
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	08db      	lsrs	r3, r3, #3
 8008d3e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008d46:	4b07      	ldr	r3, [pc, #28]	; (8008d64 <HAL_RCC_GetClockConfig+0x60>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 020f 	and.w	r2, r3, #15
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	601a      	str	r2, [r3, #0]
}
 8008d52:	bf00      	nop
 8008d54:	370c      	adds	r7, #12
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop
 8008d60:	40023800 	.word	0x40023800
 8008d64:	40023c00 	.word	0x40023c00

08008d68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008d70:	2300      	movs	r3, #0
 8008d72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008d74:	2300      	movs	r3, #0
 8008d76:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f003 0301 	and.w	r3, r3, #1
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d10b      	bne.n	8008d9c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d105      	bne.n	8008d9c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d075      	beq.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008d9c:	4bad      	ldr	r3, [pc, #692]	; (8009054 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008d9e:	2200      	movs	r2, #0
 8008da0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008da2:	f7fb fc13 	bl	80045cc <HAL_GetTick>
 8008da6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008da8:	e008      	b.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008daa:	f7fb fc0f 	bl	80045cc <HAL_GetTick>
 8008dae:	4602      	mov	r2, r0
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	1ad3      	subs	r3, r2, r3
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d901      	bls.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e18b      	b.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008dbc:	4ba6      	ldr	r3, [pc, #664]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d1f0      	bne.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f003 0301 	and.w	r3, r3, #1
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d009      	beq.n	8008de8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	019a      	lsls	r2, r3, #6
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	071b      	lsls	r3, r3, #28
 8008de0:	499d      	ldr	r1, [pc, #628]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008de2:	4313      	orrs	r3, r2
 8008de4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f003 0302 	and.w	r3, r3, #2
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d01f      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008df4:	4b98      	ldr	r3, [pc, #608]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008df6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008dfa:	0f1b      	lsrs	r3, r3, #28
 8008dfc:	f003 0307 	and.w	r3, r3, #7
 8008e00:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	019a      	lsls	r2, r3, #6
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	061b      	lsls	r3, r3, #24
 8008e0e:	431a      	orrs	r2, r3
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	071b      	lsls	r3, r3, #28
 8008e14:	4990      	ldr	r1, [pc, #576]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008e16:	4313      	orrs	r3, r2
 8008e18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008e1c:	4b8e      	ldr	r3, [pc, #568]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e22:	f023 021f 	bic.w	r2, r3, #31
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	69db      	ldr	r3, [r3, #28]
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	498a      	ldr	r1, [pc, #552]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d00d      	beq.n	8008e5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	019a      	lsls	r2, r3, #6
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	061b      	lsls	r3, r3, #24
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	071b      	lsls	r3, r3, #28
 8008e54:	4980      	ldr	r1, [pc, #512]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008e56:	4313      	orrs	r3, r2
 8008e58:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008e5c:	4b7d      	ldr	r3, [pc, #500]	; (8009054 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008e5e:	2201      	movs	r2, #1
 8008e60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008e62:	f7fb fbb3 	bl	80045cc <HAL_GetTick>
 8008e66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008e68:	e008      	b.n	8008e7c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008e6a:	f7fb fbaf 	bl	80045cc <HAL_GetTick>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	1ad3      	subs	r3, r2, r3
 8008e74:	2b02      	cmp	r3, #2
 8008e76:	d901      	bls.n	8008e7c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e12b      	b.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008e7c:	4b76      	ldr	r3, [pc, #472]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d0f0      	beq.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f003 0304 	and.w	r3, r3, #4
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d105      	bne.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d079      	beq.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008ea0:	4b6e      	ldr	r3, [pc, #440]	; (800905c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008ea6:	f7fb fb91 	bl	80045cc <HAL_GetTick>
 8008eaa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008eac:	e008      	b.n	8008ec0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008eae:	f7fb fb8d 	bl	80045cc <HAL_GetTick>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	1ad3      	subs	r3, r2, r3
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	d901      	bls.n	8008ec0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	e109      	b.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008ec0:	4b65      	ldr	r3, [pc, #404]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008ec8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ecc:	d0ef      	beq.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 0304 	and.w	r3, r3, #4
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d020      	beq.n	8008f1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008eda:	4b5f      	ldr	r3, [pc, #380]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ee0:	0f1b      	lsrs	r3, r3, #28
 8008ee2:	f003 0307 	and.w	r3, r3, #7
 8008ee6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	691b      	ldr	r3, [r3, #16]
 8008eec:	019a      	lsls	r2, r3, #6
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	695b      	ldr	r3, [r3, #20]
 8008ef2:	061b      	lsls	r3, r3, #24
 8008ef4:	431a      	orrs	r2, r3
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	071b      	lsls	r3, r3, #28
 8008efa:	4957      	ldr	r1, [pc, #348]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008efc:	4313      	orrs	r3, r2
 8008efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008f02:	4b55      	ldr	r3, [pc, #340]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f08:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6a1b      	ldr	r3, [r3, #32]
 8008f10:	3b01      	subs	r3, #1
 8008f12:	021b      	lsls	r3, r3, #8
 8008f14:	4950      	ldr	r1, [pc, #320]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008f16:	4313      	orrs	r3, r2
 8008f18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 0308 	and.w	r3, r3, #8
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d01e      	beq.n	8008f66 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008f28:	4b4b      	ldr	r3, [pc, #300]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f2e:	0e1b      	lsrs	r3, r3, #24
 8008f30:	f003 030f 	and.w	r3, r3, #15
 8008f34:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	691b      	ldr	r3, [r3, #16]
 8008f3a:	019a      	lsls	r2, r3, #6
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	061b      	lsls	r3, r3, #24
 8008f40:	431a      	orrs	r2, r3
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	699b      	ldr	r3, [r3, #24]
 8008f46:	071b      	lsls	r3, r3, #28
 8008f48:	4943      	ldr	r1, [pc, #268]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008f50:	4b41      	ldr	r3, [pc, #260]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008f56:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5e:	493e      	ldr	r1, [pc, #248]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008f60:	4313      	orrs	r3, r2
 8008f62:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008f66:	4b3d      	ldr	r3, [pc, #244]	; (800905c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008f68:	2201      	movs	r2, #1
 8008f6a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008f6c:	f7fb fb2e 	bl	80045cc <HAL_GetTick>
 8008f70:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008f72:	e008      	b.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008f74:	f7fb fb2a 	bl	80045cc <HAL_GetTick>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	1ad3      	subs	r3, r2, r3
 8008f7e:	2b02      	cmp	r3, #2
 8008f80:	d901      	bls.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f82:	2303      	movs	r3, #3
 8008f84:	e0a6      	b.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008f86:	4b34      	ldr	r3, [pc, #208]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008f8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008f92:	d1ef      	bne.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 0320 	and.w	r3, r3, #32
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	f000 808d 	beq.w	80090bc <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60fb      	str	r3, [r7, #12]
 8008fa6:	4b2c      	ldr	r3, [pc, #176]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008faa:	4a2b      	ldr	r2, [pc, #172]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8008fb2:	4b29      	ldr	r3, [pc, #164]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fba:	60fb      	str	r3, [r7, #12]
 8008fbc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008fbe:	4b28      	ldr	r3, [pc, #160]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a27      	ldr	r2, [pc, #156]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fc8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008fca:	f7fb faff 	bl	80045cc <HAL_GetTick>
 8008fce:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008fd0:	e008      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008fd2:	f7fb fafb 	bl	80045cc <HAL_GetTick>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	1ad3      	subs	r3, r2, r3
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d901      	bls.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8008fe0:	2303      	movs	r3, #3
 8008fe2:	e077      	b.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008fe4:	4b1e      	ldr	r3, [pc, #120]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d0f0      	beq.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008ff0:	4b19      	ldr	r3, [pc, #100]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ff4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ff8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d039      	beq.n	8009074 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009008:	693a      	ldr	r2, [r7, #16]
 800900a:	429a      	cmp	r2, r3
 800900c:	d032      	beq.n	8009074 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800900e:	4b12      	ldr	r3, [pc, #72]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009016:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009018:	4b12      	ldr	r3, [pc, #72]	; (8009064 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800901a:	2201      	movs	r2, #1
 800901c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800901e:	4b11      	ldr	r3, [pc, #68]	; (8009064 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8009020:	2200      	movs	r2, #0
 8009022:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009024:	4a0c      	ldr	r2, [pc, #48]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800902a:	4b0b      	ldr	r3, [pc, #44]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800902c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	2b01      	cmp	r3, #1
 8009034:	d11e      	bne.n	8009074 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009036:	f7fb fac9 	bl	80045cc <HAL_GetTick>
 800903a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800903c:	e014      	b.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800903e:	f7fb fac5 	bl	80045cc <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	f241 3288 	movw	r2, #5000	; 0x1388
 800904c:	4293      	cmp	r3, r2
 800904e:	d90b      	bls.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8009050:	2303      	movs	r3, #3
 8009052:	e03f      	b.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8009054:	42470068 	.word	0x42470068
 8009058:	40023800 	.word	0x40023800
 800905c:	42470070 	.word	0x42470070
 8009060:	40007000 	.word	0x40007000
 8009064:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009068:	4b1c      	ldr	r3, [pc, #112]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800906a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800906c:	f003 0302 	and.w	r3, r3, #2
 8009070:	2b00      	cmp	r3, #0
 8009072:	d0e4      	beq.n	800903e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009078:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800907c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009080:	d10d      	bne.n	800909e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8009082:	4b16      	ldr	r3, [pc, #88]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800908e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009092:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009096:	4911      	ldr	r1, [pc, #68]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009098:	4313      	orrs	r3, r2
 800909a:	608b      	str	r3, [r1, #8]
 800909c:	e005      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0x342>
 800909e:	4b0f      	ldr	r3, [pc, #60]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80090a0:	689b      	ldr	r3, [r3, #8]
 80090a2:	4a0e      	ldr	r2, [pc, #56]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80090a4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80090a8:	6093      	str	r3, [r2, #8]
 80090aa:	4b0c      	ldr	r3, [pc, #48]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80090ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090b6:	4909      	ldr	r1, [pc, #36]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80090b8:	4313      	orrs	r3, r2
 80090ba:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f003 0310 	and.w	r3, r3, #16
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d004      	beq.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80090ce:	4b04      	ldr	r3, [pc, #16]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80090d0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80090d2:	2300      	movs	r3, #0
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3718      	adds	r7, #24
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	40023800 	.word	0x40023800
 80090e0:	424711e0 	.word	0x424711e0

080090e4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d101      	bne.n	80090f8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	e025      	b.n	8009144 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	2b00      	cmp	r3, #0
 8009102:	d106      	bne.n	8009112 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f7f7 fd4d 	bl	8000bac <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2202      	movs	r2, #2
 8009116:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681a      	ldr	r2, [r3, #0]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	3304      	adds	r3, #4
 8009122:	4619      	mov	r1, r3
 8009124:	4610      	mov	r0, r2
 8009126:	f001 fdb1 	bl	800ac8c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6818      	ldr	r0, [r3, #0]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	461a      	mov	r2, r3
 8009134:	6839      	ldr	r1, [r7, #0]
 8009136:	f001 fe1c 	bl	800ad72 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2201      	movs	r2, #1
 800913e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	3708      	adds	r7, #8
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b084      	sub	sp, #16
 8009150:	af00      	add	r7, sp, #0
 8009152:	60f8      	str	r0, [r7, #12]
 8009154:	60b9      	str	r1, [r7, #8]
 8009156:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800915e:	b2db      	uxtb	r3, r3
 8009160:	2b02      	cmp	r3, #2
 8009162:	d101      	bne.n	8009168 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8009164:	2302      	movs	r3, #2
 8009166:	e018      	b.n	800919a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2202      	movs	r2, #2
 800916c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	687a      	ldr	r2, [r7, #4]
 8009176:	68b9      	ldr	r1, [r7, #8]
 8009178:	4618      	mov	r0, r3
 800917a:	f001 fe79 	bl	800ae70 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2b02      	cmp	r3, #2
 8009184:	d104      	bne.n	8009190 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2205      	movs	r2, #5
 800918a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800918e:	e003      	b.n	8009198 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8009198:	2300      	movs	r3, #0
}
 800919a:	4618      	mov	r0, r3
 800919c:	3710      	adds	r7, #16
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}

080091a2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80091a2:	b580      	push	{r7, lr}
 80091a4:	b082      	sub	sp, #8
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
 80091aa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d101      	bne.n	80091bc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80091b8:	2302      	movs	r3, #2
 80091ba:	e00e      	b.n	80091da <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2202      	movs	r2, #2
 80091c0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	6839      	ldr	r1, [r7, #0]
 80091ca:	4618      	mov	r0, r3
 80091cc:	f001 fe8c 	bl	800aee8 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2201      	movs	r2, #1
 80091d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3708      	adds	r7, #8
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b082      	sub	sp, #8
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d101      	bne.n	80091f4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80091f0:	2301      	movs	r3, #1
 80091f2:	e056      	b.n	80092a2 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009200:	b2db      	uxtb	r3, r3
 8009202:	2b00      	cmp	r3, #0
 8009204:	d106      	bne.n	8009214 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2200      	movs	r2, #0
 800920a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f7f8 fc04 	bl	8001a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2202      	movs	r2, #2
 8009218:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	681a      	ldr	r2, [r3, #0]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800922a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	685a      	ldr	r2, [r3, #4]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	431a      	orrs	r2, r3
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	431a      	orrs	r2, r3
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	691b      	ldr	r3, [r3, #16]
 8009240:	431a      	orrs	r2, r3
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	695b      	ldr	r3, [r3, #20]
 8009246:	431a      	orrs	r2, r3
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	699b      	ldr	r3, [r3, #24]
 800924c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009250:	431a      	orrs	r2, r3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	69db      	ldr	r3, [r3, #28]
 8009256:	431a      	orrs	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6a1b      	ldr	r3, [r3, #32]
 800925c:	ea42 0103 	orr.w	r1, r2, r3
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	430a      	orrs	r2, r1
 800926a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	699b      	ldr	r3, [r3, #24]
 8009270:	0c1b      	lsrs	r3, r3, #16
 8009272:	f003 0104 	and.w	r1, r3, #4
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	430a      	orrs	r2, r1
 8009280:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	69da      	ldr	r2, [r3, #28]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009290:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80092a0:	2300      	movs	r3, #0
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3708      	adds	r7, #8
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80092aa:	b580      	push	{r7, lr}
 80092ac:	b082      	sub	sp, #8
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d101      	bne.n	80092bc <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	e01a      	b.n	80092f2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2202      	movs	r2, #2
 80092c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092d2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f7f8 fbe9 	bl	8001aac <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2200      	movs	r2, #0
 80092de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80092f0:	2300      	movs	r3, #0
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3708      	adds	r7, #8
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b088      	sub	sp, #32
 80092fe:	af00      	add	r7, sp, #0
 8009300:	60f8      	str	r0, [r7, #12]
 8009302:	60b9      	str	r1, [r7, #8]
 8009304:	603b      	str	r3, [r7, #0]
 8009306:	4613      	mov	r3, r2
 8009308:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009314:	2b01      	cmp	r3, #1
 8009316:	d101      	bne.n	800931c <HAL_SPI_Transmit+0x22>
 8009318:	2302      	movs	r3, #2
 800931a:	e11e      	b.n	800955a <HAL_SPI_Transmit+0x260>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009324:	f7fb f952 	bl	80045cc <HAL_GetTick>
 8009328:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800932a:	88fb      	ldrh	r3, [r7, #6]
 800932c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009334:	b2db      	uxtb	r3, r3
 8009336:	2b01      	cmp	r3, #1
 8009338:	d002      	beq.n	8009340 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800933a:	2302      	movs	r3, #2
 800933c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800933e:	e103      	b.n	8009548 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d002      	beq.n	800934c <HAL_SPI_Transmit+0x52>
 8009346:	88fb      	ldrh	r3, [r7, #6]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d102      	bne.n	8009352 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009350:	e0fa      	b.n	8009548 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2203      	movs	r2, #3
 8009356:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	68ba      	ldr	r2, [r7, #8]
 8009364:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	88fa      	ldrh	r2, [r7, #6]
 800936a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	88fa      	ldrh	r2, [r7, #6]
 8009370:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2200      	movs	r2, #0
 8009376:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2200      	movs	r2, #0
 8009382:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2200      	movs	r2, #0
 8009388:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2200      	movs	r2, #0
 800938e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009398:	d107      	bne.n	80093aa <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093b4:	2b40      	cmp	r3, #64	; 0x40
 80093b6:	d007      	beq.n	80093c8 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80093c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	68db      	ldr	r3, [r3, #12]
 80093cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093d0:	d14b      	bne.n	800946a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d002      	beq.n	80093e0 <HAL_SPI_Transmit+0xe6>
 80093da:	8afb      	ldrh	r3, [r7, #22]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d13e      	bne.n	800945e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093e4:	881a      	ldrh	r2, [r3, #0]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093f0:	1c9a      	adds	r2, r3, #2
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	3b01      	subs	r3, #1
 80093fe:	b29a      	uxth	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009404:	e02b      	b.n	800945e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	f003 0302 	and.w	r3, r3, #2
 8009410:	2b02      	cmp	r3, #2
 8009412:	d112      	bne.n	800943a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009418:	881a      	ldrh	r2, [r3, #0]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009424:	1c9a      	adds	r2, r3, #2
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800942e:	b29b      	uxth	r3, r3
 8009430:	3b01      	subs	r3, #1
 8009432:	b29a      	uxth	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	86da      	strh	r2, [r3, #54]	; 0x36
 8009438:	e011      	b.n	800945e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800943a:	f7fb f8c7 	bl	80045cc <HAL_GetTick>
 800943e:	4602      	mov	r2, r0
 8009440:	69bb      	ldr	r3, [r7, #24]
 8009442:	1ad3      	subs	r3, r2, r3
 8009444:	683a      	ldr	r2, [r7, #0]
 8009446:	429a      	cmp	r2, r3
 8009448:	d803      	bhi.n	8009452 <HAL_SPI_Transmit+0x158>
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009450:	d102      	bne.n	8009458 <HAL_SPI_Transmit+0x15e>
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d102      	bne.n	800945e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8009458:	2303      	movs	r3, #3
 800945a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800945c:	e074      	b.n	8009548 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009462:	b29b      	uxth	r3, r3
 8009464:	2b00      	cmp	r3, #0
 8009466:	d1ce      	bne.n	8009406 <HAL_SPI_Transmit+0x10c>
 8009468:	e04c      	b.n	8009504 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d002      	beq.n	8009478 <HAL_SPI_Transmit+0x17e>
 8009472:	8afb      	ldrh	r3, [r7, #22]
 8009474:	2b01      	cmp	r3, #1
 8009476:	d140      	bne.n	80094fa <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	330c      	adds	r3, #12
 8009482:	7812      	ldrb	r2, [r2, #0]
 8009484:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800948a:	1c5a      	adds	r2, r3, #1
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009494:	b29b      	uxth	r3, r3
 8009496:	3b01      	subs	r3, #1
 8009498:	b29a      	uxth	r2, r3
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800949e:	e02c      	b.n	80094fa <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	f003 0302 	and.w	r3, r3, #2
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d113      	bne.n	80094d6 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	330c      	adds	r3, #12
 80094b8:	7812      	ldrb	r2, [r2, #0]
 80094ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094c0:	1c5a      	adds	r2, r3, #1
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	3b01      	subs	r3, #1
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	86da      	strh	r2, [r3, #54]	; 0x36
 80094d4:	e011      	b.n	80094fa <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094d6:	f7fb f879 	bl	80045cc <HAL_GetTick>
 80094da:	4602      	mov	r2, r0
 80094dc:	69bb      	ldr	r3, [r7, #24]
 80094de:	1ad3      	subs	r3, r2, r3
 80094e0:	683a      	ldr	r2, [r7, #0]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d803      	bhi.n	80094ee <HAL_SPI_Transmit+0x1f4>
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ec:	d102      	bne.n	80094f4 <HAL_SPI_Transmit+0x1fa>
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d102      	bne.n	80094fa <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80094f4:	2303      	movs	r3, #3
 80094f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80094f8:	e026      	b.n	8009548 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094fe:	b29b      	uxth	r3, r3
 8009500:	2b00      	cmp	r3, #0
 8009502:	d1cd      	bne.n	80094a0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009504:	69ba      	ldr	r2, [r7, #24]
 8009506:	6839      	ldr	r1, [r7, #0]
 8009508:	68f8      	ldr	r0, [r7, #12]
 800950a:	f000 fbb3 	bl	8009c74 <SPI_EndRxTxTransaction>
 800950e:	4603      	mov	r3, r0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d002      	beq.n	800951a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2220      	movs	r2, #32
 8009518:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d10a      	bne.n	8009538 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009522:	2300      	movs	r3, #0
 8009524:	613b      	str	r3, [r7, #16]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	613b      	str	r3, [r7, #16]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	613b      	str	r3, [r7, #16]
 8009536:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800953c:	2b00      	cmp	r3, #0
 800953e:	d002      	beq.n	8009546 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	77fb      	strb	r3, [r7, #31]
 8009544:	e000      	b.n	8009548 <HAL_SPI_Transmit+0x24e>
  }

error:
 8009546:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2201      	movs	r2, #1
 800954c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2200      	movs	r2, #0
 8009554:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009558:	7ffb      	ldrb	r3, [r7, #31]
}
 800955a:	4618      	mov	r0, r3
 800955c:	3720      	adds	r7, #32
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b088      	sub	sp, #32
 8009566:	af02      	add	r7, sp, #8
 8009568:	60f8      	str	r0, [r7, #12]
 800956a:	60b9      	str	r1, [r7, #8]
 800956c:	603b      	str	r3, [r7, #0]
 800956e:	4613      	mov	r3, r2
 8009570:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009572:	2300      	movs	r3, #0
 8009574:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800957e:	d112      	bne.n	80095a6 <HAL_SPI_Receive+0x44>
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d10e      	bne.n	80095a6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2204      	movs	r2, #4
 800958c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009590:	88fa      	ldrh	r2, [r7, #6]
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	9300      	str	r3, [sp, #0]
 8009596:	4613      	mov	r3, r2
 8009598:	68ba      	ldr	r2, [r7, #8]
 800959a:	68b9      	ldr	r1, [r7, #8]
 800959c:	68f8      	ldr	r0, [r7, #12]
 800959e:	f000 f8e9 	bl	8009774 <HAL_SPI_TransmitReceive>
 80095a2:	4603      	mov	r3, r0
 80095a4:	e0e2      	b.n	800976c <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d101      	bne.n	80095b4 <HAL_SPI_Receive+0x52>
 80095b0:	2302      	movs	r3, #2
 80095b2:	e0db      	b.n	800976c <HAL_SPI_Receive+0x20a>
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80095bc:	f7fb f806 	bl	80045cc <HAL_GetTick>
 80095c0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	2b01      	cmp	r3, #1
 80095cc:	d002      	beq.n	80095d4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80095ce:	2302      	movs	r3, #2
 80095d0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80095d2:	e0c2      	b.n	800975a <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d002      	beq.n	80095e0 <HAL_SPI_Receive+0x7e>
 80095da:	88fb      	ldrh	r3, [r7, #6]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d102      	bne.n	80095e6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80095e0:	2301      	movs	r3, #1
 80095e2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80095e4:	e0b9      	b.n	800975a <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2204      	movs	r2, #4
 80095ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	68ba      	ldr	r2, [r7, #8]
 80095f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	88fa      	ldrh	r2, [r7, #6]
 80095fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	88fa      	ldrh	r2, [r7, #6]
 8009604:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2200      	movs	r2, #0
 800960a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2200      	movs	r2, #0
 8009610:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2200      	movs	r2, #0
 8009616:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	2200      	movs	r2, #0
 800961c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	2200      	movs	r2, #0
 8009622:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800962c:	d107      	bne.n	800963e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	681a      	ldr	r2, [r3, #0]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800963c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009648:	2b40      	cmp	r3, #64	; 0x40
 800964a:	d007      	beq.n	800965c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800965a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d162      	bne.n	800972a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009664:	e02e      	b.n	80096c4 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	689b      	ldr	r3, [r3, #8]
 800966c:	f003 0301 	and.w	r3, r3, #1
 8009670:	2b01      	cmp	r3, #1
 8009672:	d115      	bne.n	80096a0 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f103 020c 	add.w	r2, r3, #12
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009680:	7812      	ldrb	r2, [r2, #0]
 8009682:	b2d2      	uxtb	r2, r2
 8009684:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800968a:	1c5a      	adds	r2, r3, #1
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009694:	b29b      	uxth	r3, r3
 8009696:	3b01      	subs	r3, #1
 8009698:	b29a      	uxth	r2, r3
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800969e:	e011      	b.n	80096c4 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80096a0:	f7fa ff94 	bl	80045cc <HAL_GetTick>
 80096a4:	4602      	mov	r2, r0
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	1ad3      	subs	r3, r2, r3
 80096aa:	683a      	ldr	r2, [r7, #0]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d803      	bhi.n	80096b8 <HAL_SPI_Receive+0x156>
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096b6:	d102      	bne.n	80096be <HAL_SPI_Receive+0x15c>
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d102      	bne.n	80096c4 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80096c2:	e04a      	b.n	800975a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096c8:	b29b      	uxth	r3, r3
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1cb      	bne.n	8009666 <HAL_SPI_Receive+0x104>
 80096ce:	e031      	b.n	8009734 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	f003 0301 	and.w	r3, r3, #1
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d113      	bne.n	8009706 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	68da      	ldr	r2, [r3, #12]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e8:	b292      	uxth	r2, r2
 80096ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096f0:	1c9a      	adds	r2, r3, #2
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	3b01      	subs	r3, #1
 80096fe:	b29a      	uxth	r2, r3
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009704:	e011      	b.n	800972a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009706:	f7fa ff61 	bl	80045cc <HAL_GetTick>
 800970a:	4602      	mov	r2, r0
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	1ad3      	subs	r3, r2, r3
 8009710:	683a      	ldr	r2, [r7, #0]
 8009712:	429a      	cmp	r2, r3
 8009714:	d803      	bhi.n	800971e <HAL_SPI_Receive+0x1bc>
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971c:	d102      	bne.n	8009724 <HAL_SPI_Receive+0x1c2>
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d102      	bne.n	800972a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8009724:	2303      	movs	r3, #3
 8009726:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009728:	e017      	b.n	800975a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800972e:	b29b      	uxth	r3, r3
 8009730:	2b00      	cmp	r3, #0
 8009732:	d1cd      	bne.n	80096d0 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	6839      	ldr	r1, [r7, #0]
 8009738:	68f8      	ldr	r0, [r7, #12]
 800973a:	f000 fa35 	bl	8009ba8 <SPI_EndRxTransaction>
 800973e:	4603      	mov	r3, r0
 8009740:	2b00      	cmp	r3, #0
 8009742:	d002      	beq.n	800974a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2220      	movs	r2, #32
 8009748:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800974e:	2b00      	cmp	r3, #0
 8009750:	d002      	beq.n	8009758 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009752:	2301      	movs	r3, #1
 8009754:	75fb      	strb	r3, [r7, #23]
 8009756:	e000      	b.n	800975a <HAL_SPI_Receive+0x1f8>
  }

error :
 8009758:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2201      	movs	r2, #1
 800975e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2200      	movs	r2, #0
 8009766:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800976a:	7dfb      	ldrb	r3, [r7, #23]
}
 800976c:	4618      	mov	r0, r3
 800976e:	3718      	adds	r7, #24
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b08c      	sub	sp, #48	; 0x30
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	607a      	str	r2, [r7, #4]
 8009780:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009782:	2301      	movs	r3, #1
 8009784:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009786:	2300      	movs	r3, #0
 8009788:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009792:	2b01      	cmp	r3, #1
 8009794:	d101      	bne.n	800979a <HAL_SPI_TransmitReceive+0x26>
 8009796:	2302      	movs	r3, #2
 8009798:	e18a      	b.n	8009ab0 <HAL_SPI_TransmitReceive+0x33c>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2201      	movs	r2, #1
 800979e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80097a2:	f7fa ff13 	bl	80045cc <HAL_GetTick>
 80097a6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80097ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80097b8:	887b      	ldrh	r3, [r7, #2]
 80097ba:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80097bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d00f      	beq.n	80097e4 <HAL_SPI_TransmitReceive+0x70>
 80097c4:	69fb      	ldr	r3, [r7, #28]
 80097c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097ca:	d107      	bne.n	80097dc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d103      	bne.n	80097dc <HAL_SPI_TransmitReceive+0x68>
 80097d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80097d8:	2b04      	cmp	r3, #4
 80097da:	d003      	beq.n	80097e4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80097dc:	2302      	movs	r3, #2
 80097de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80097e2:	e15b      	b.n	8009a9c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d005      	beq.n	80097f6 <HAL_SPI_TransmitReceive+0x82>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d002      	beq.n	80097f6 <HAL_SPI_TransmitReceive+0x82>
 80097f0:	887b      	ldrh	r3, [r7, #2]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d103      	bne.n	80097fe <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80097fc:	e14e      	b.n	8009a9c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009804:	b2db      	uxtb	r3, r3
 8009806:	2b04      	cmp	r3, #4
 8009808:	d003      	beq.n	8009812 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2205      	movs	r2, #5
 800980e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	887a      	ldrh	r2, [r7, #2]
 8009822:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	887a      	ldrh	r2, [r7, #2]
 8009828:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	68ba      	ldr	r2, [r7, #8]
 800982e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	887a      	ldrh	r2, [r7, #2]
 8009834:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	887a      	ldrh	r2, [r7, #2]
 800983a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2200      	movs	r2, #0
 8009840:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2200      	movs	r2, #0
 8009846:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009852:	2b40      	cmp	r3, #64	; 0x40
 8009854:	d007      	beq.n	8009866 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009864:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	68db      	ldr	r3, [r3, #12]
 800986a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800986e:	d178      	bne.n	8009962 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d002      	beq.n	800987e <HAL_SPI_TransmitReceive+0x10a>
 8009878:	8b7b      	ldrh	r3, [r7, #26]
 800987a:	2b01      	cmp	r3, #1
 800987c:	d166      	bne.n	800994c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009882:	881a      	ldrh	r2, [r3, #0]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800988e:	1c9a      	adds	r2, r3, #2
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009898:	b29b      	uxth	r3, r3
 800989a:	3b01      	subs	r3, #1
 800989c:	b29a      	uxth	r2, r3
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80098a2:	e053      	b.n	800994c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	f003 0302 	and.w	r3, r3, #2
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d11b      	bne.n	80098ea <HAL_SPI_TransmitReceive+0x176>
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d016      	beq.n	80098ea <HAL_SPI_TransmitReceive+0x176>
 80098bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098be:	2b01      	cmp	r3, #1
 80098c0:	d113      	bne.n	80098ea <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c6:	881a      	ldrh	r2, [r3, #0]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098d2:	1c9a      	adds	r2, r3, #2
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098dc:	b29b      	uxth	r3, r3
 80098de:	3b01      	subs	r3, #1
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80098e6:	2300      	movs	r3, #0
 80098e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	689b      	ldr	r3, [r3, #8]
 80098f0:	f003 0301 	and.w	r3, r3, #1
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d119      	bne.n	800992c <HAL_SPI_TransmitReceive+0x1b8>
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d014      	beq.n	800992c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68da      	ldr	r2, [r3, #12]
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800990c:	b292      	uxth	r2, r2
 800990e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009914:	1c9a      	adds	r2, r3, #2
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800991e:	b29b      	uxth	r3, r3
 8009920:	3b01      	subs	r3, #1
 8009922:	b29a      	uxth	r2, r3
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009928:	2301      	movs	r3, #1
 800992a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800992c:	f7fa fe4e 	bl	80045cc <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009938:	429a      	cmp	r2, r3
 800993a:	d807      	bhi.n	800994c <HAL_SPI_TransmitReceive+0x1d8>
 800993c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800993e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009942:	d003      	beq.n	800994c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009944:	2303      	movs	r3, #3
 8009946:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800994a:	e0a7      	b.n	8009a9c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009950:	b29b      	uxth	r3, r3
 8009952:	2b00      	cmp	r3, #0
 8009954:	d1a6      	bne.n	80098a4 <HAL_SPI_TransmitReceive+0x130>
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800995a:	b29b      	uxth	r3, r3
 800995c:	2b00      	cmp	r3, #0
 800995e:	d1a1      	bne.n	80098a4 <HAL_SPI_TransmitReceive+0x130>
 8009960:	e07c      	b.n	8009a5c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d002      	beq.n	8009970 <HAL_SPI_TransmitReceive+0x1fc>
 800996a:	8b7b      	ldrh	r3, [r7, #26]
 800996c:	2b01      	cmp	r3, #1
 800996e:	d16b      	bne.n	8009a48 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	330c      	adds	r3, #12
 800997a:	7812      	ldrb	r2, [r2, #0]
 800997c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009982:	1c5a      	adds	r2, r3, #1
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800998c:	b29b      	uxth	r3, r3
 800998e:	3b01      	subs	r3, #1
 8009990:	b29a      	uxth	r2, r3
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009996:	e057      	b.n	8009a48 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f003 0302 	and.w	r3, r3, #2
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d11c      	bne.n	80099e0 <HAL_SPI_TransmitReceive+0x26c>
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099aa:	b29b      	uxth	r3, r3
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d017      	beq.n	80099e0 <HAL_SPI_TransmitReceive+0x26c>
 80099b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d114      	bne.n	80099e0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	330c      	adds	r3, #12
 80099c0:	7812      	ldrb	r2, [r2, #0]
 80099c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099c8:	1c5a      	adds	r2, r3, #1
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099d2:	b29b      	uxth	r3, r3
 80099d4:	3b01      	subs	r3, #1
 80099d6:	b29a      	uxth	r2, r3
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80099dc:	2300      	movs	r3, #0
 80099de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	689b      	ldr	r3, [r3, #8]
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	2b01      	cmp	r3, #1
 80099ec:	d119      	bne.n	8009a22 <HAL_SPI_TransmitReceive+0x2ae>
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d014      	beq.n	8009a22 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	68da      	ldr	r2, [r3, #12]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a02:	b2d2      	uxtb	r2, r2
 8009a04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a0a:	1c5a      	adds	r2, r3, #1
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a14:	b29b      	uxth	r3, r3
 8009a16:	3b01      	subs	r3, #1
 8009a18:	b29a      	uxth	r2, r3
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a1e:	2301      	movs	r3, #1
 8009a20:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009a22:	f7fa fdd3 	bl	80045cc <HAL_GetTick>
 8009a26:	4602      	mov	r2, r0
 8009a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2a:	1ad3      	subs	r3, r2, r3
 8009a2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a2e:	429a      	cmp	r2, r3
 8009a30:	d803      	bhi.n	8009a3a <HAL_SPI_TransmitReceive+0x2c6>
 8009a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a38:	d102      	bne.n	8009a40 <HAL_SPI_TransmitReceive+0x2cc>
 8009a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d103      	bne.n	8009a48 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009a40:	2303      	movs	r3, #3
 8009a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009a46:	e029      	b.n	8009a9c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a4c:	b29b      	uxth	r3, r3
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d1a2      	bne.n	8009998 <HAL_SPI_TransmitReceive+0x224>
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d19d      	bne.n	8009998 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a5e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009a60:	68f8      	ldr	r0, [r7, #12]
 8009a62:	f000 f907 	bl	8009c74 <SPI_EndRxTxTransaction>
 8009a66:	4603      	mov	r3, r0
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d006      	beq.n	8009a7a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2220      	movs	r2, #32
 8009a76:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009a78:	e010      	b.n	8009a9c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d10b      	bne.n	8009a9a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a82:	2300      	movs	r3, #0
 8009a84:	617b      	str	r3, [r7, #20]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68db      	ldr	r3, [r3, #12]
 8009a8c:	617b      	str	r3, [r7, #20]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	617b      	str	r3, [r7, #20]
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	e000      	b.n	8009a9c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009a9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009aac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3730      	adds	r7, #48	; 0x30
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}

08009ab8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ac6:	b2db      	uxtb	r3, r3
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	370c      	adds	r7, #12
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr

08009ad4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	603b      	str	r3, [r7, #0]
 8009ae0:	4613      	mov	r3, r2
 8009ae2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ae4:	e04c      	b.n	8009b80 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aec:	d048      	beq.n	8009b80 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009aee:	f7fa fd6d 	bl	80045cc <HAL_GetTick>
 8009af2:	4602      	mov	r2, r0
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	1ad3      	subs	r3, r2, r3
 8009af8:	683a      	ldr	r2, [r7, #0]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d902      	bls.n	8009b04 <SPI_WaitFlagStateUntilTimeout+0x30>
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d13d      	bne.n	8009b80 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	685a      	ldr	r2, [r3, #4]
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009b12:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b1c:	d111      	bne.n	8009b42 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b26:	d004      	beq.n	8009b32 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b30:	d107      	bne.n	8009b42 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b40:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b4a:	d10f      	bne.n	8009b6c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	681a      	ldr	r2, [r3, #0]
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009b5a:	601a      	str	r2, [r3, #0]
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009b6a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2200      	movs	r2, #0
 8009b78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e00f      	b.n	8009ba0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	689a      	ldr	r2, [r3, #8]
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	4013      	ands	r3, r2
 8009b8a:	68ba      	ldr	r2, [r7, #8]
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	bf0c      	ite	eq
 8009b90:	2301      	moveq	r3, #1
 8009b92:	2300      	movne	r3, #0
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	461a      	mov	r2, r3
 8009b98:	79fb      	ldrb	r3, [r7, #7]
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d1a3      	bne.n	8009ae6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009b9e:	2300      	movs	r3, #0
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3710      	adds	r7, #16
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b086      	sub	sp, #24
 8009bac:	af02      	add	r7, sp, #8
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009bbc:	d111      	bne.n	8009be2 <SPI_EndRxTransaction+0x3a>
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009bc6:	d004      	beq.n	8009bd2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009bd0:	d107      	bne.n	8009be2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009be0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009bea:	d12a      	bne.n	8009c42 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009bf4:	d012      	beq.n	8009c1c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	9300      	str	r3, [sp, #0]
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	2180      	movs	r1, #128	; 0x80
 8009c00:	68f8      	ldr	r0, [r7, #12]
 8009c02:	f7ff ff67 	bl	8009ad4 <SPI_WaitFlagStateUntilTimeout>
 8009c06:	4603      	mov	r3, r0
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d02d      	beq.n	8009c68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c10:	f043 0220 	orr.w	r2, r3, #32
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	e026      	b.n	8009c6a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	2200      	movs	r2, #0
 8009c24:	2101      	movs	r1, #1
 8009c26:	68f8      	ldr	r0, [r7, #12]
 8009c28:	f7ff ff54 	bl	8009ad4 <SPI_WaitFlagStateUntilTimeout>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d01a      	beq.n	8009c68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c36:	f043 0220 	orr.w	r2, r3, #32
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	e013      	b.n	8009c6a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	9300      	str	r3, [sp, #0]
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	2101      	movs	r1, #1
 8009c4c:	68f8      	ldr	r0, [r7, #12]
 8009c4e:	f7ff ff41 	bl	8009ad4 <SPI_WaitFlagStateUntilTimeout>
 8009c52:	4603      	mov	r3, r0
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d007      	beq.n	8009c68 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c5c:	f043 0220 	orr.w	r2, r3, #32
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009c64:	2303      	movs	r3, #3
 8009c66:	e000      	b.n	8009c6a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009c68:	2300      	movs	r3, #0
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3710      	adds	r7, #16
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
	...

08009c74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b088      	sub	sp, #32
 8009c78:	af02      	add	r7, sp, #8
 8009c7a:	60f8      	str	r0, [r7, #12]
 8009c7c:	60b9      	str	r1, [r7, #8]
 8009c7e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009c80:	4b1b      	ldr	r3, [pc, #108]	; (8009cf0 <SPI_EndRxTxTransaction+0x7c>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a1b      	ldr	r2, [pc, #108]	; (8009cf4 <SPI_EndRxTxTransaction+0x80>)
 8009c86:	fba2 2303 	umull	r2, r3, r2, r3
 8009c8a:	0d5b      	lsrs	r3, r3, #21
 8009c8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009c90:	fb02 f303 	mul.w	r3, r2, r3
 8009c94:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c9e:	d112      	bne.n	8009cc6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	2180      	movs	r1, #128	; 0x80
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	f7ff ff12 	bl	8009ad4 <SPI_WaitFlagStateUntilTimeout>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d016      	beq.n	8009ce4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cba:	f043 0220 	orr.w	r2, r3, #32
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e00f      	b.n	8009ce6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d00a      	beq.n	8009ce2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cdc:	2b80      	cmp	r3, #128	; 0x80
 8009cde:	d0f2      	beq.n	8009cc6 <SPI_EndRxTxTransaction+0x52>
 8009ce0:	e000      	b.n	8009ce4 <SPI_EndRxTxTransaction+0x70>
        break;
 8009ce2:	bf00      	nop
  }

  return HAL_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3718      	adds	r7, #24
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	20000000 	.word	0x20000000
 8009cf4:	165e9f81 	.word	0x165e9f81

08009cf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d101      	bne.n	8009d0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e01d      	b.n	8009d46 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d106      	bne.n	8009d24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f7f8 f84e 	bl	8001dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2202      	movs	r2, #2
 8009d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	3304      	adds	r3, #4
 8009d34:	4619      	mov	r1, r3
 8009d36:	4610      	mov	r0, r2
 8009d38:	f000 fa14 	bl	800a164 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009d44:	2300      	movs	r3, #0
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3708      	adds	r7, #8
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}

08009d4e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009d4e:	b480      	push	{r7}
 8009d50:	b085      	sub	sp, #20
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68da      	ldr	r2, [r3, #12]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f042 0201 	orr.w	r2, r2, #1
 8009d64:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	f003 0307 	and.w	r3, r3, #7
 8009d70:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2b06      	cmp	r3, #6
 8009d76:	d007      	beq.n	8009d88 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f042 0201 	orr.w	r2, r2, #1
 8009d86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b082      	sub	sp, #8
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	691b      	ldr	r3, [r3, #16]
 8009da4:	f003 0302 	and.w	r3, r3, #2
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	d122      	bne.n	8009df2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	f003 0302 	and.w	r3, r3, #2
 8009db6:	2b02      	cmp	r3, #2
 8009db8:	d11b      	bne.n	8009df2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f06f 0202 	mvn.w	r2, #2
 8009dc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	699b      	ldr	r3, [r3, #24]
 8009dd0:	f003 0303 	and.w	r3, r3, #3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d003      	beq.n	8009de0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f000 f9a5 	bl	800a128 <HAL_TIM_IC_CaptureCallback>
 8009dde:	e005      	b.n	8009dec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 f997 	bl	800a114 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 f9a8 	bl	800a13c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2200      	movs	r2, #0
 8009df0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	691b      	ldr	r3, [r3, #16]
 8009df8:	f003 0304 	and.w	r3, r3, #4
 8009dfc:	2b04      	cmp	r3, #4
 8009dfe:	d122      	bne.n	8009e46 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	68db      	ldr	r3, [r3, #12]
 8009e06:	f003 0304 	and.w	r3, r3, #4
 8009e0a:	2b04      	cmp	r3, #4
 8009e0c:	d11b      	bne.n	8009e46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f06f 0204 	mvn.w	r2, #4
 8009e16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2202      	movs	r2, #2
 8009e1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	699b      	ldr	r3, [r3, #24]
 8009e24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d003      	beq.n	8009e34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 f97b 	bl	800a128 <HAL_TIM_IC_CaptureCallback>
 8009e32:	e005      	b.n	8009e40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 f96d 	bl	800a114 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 f97e 	bl	800a13c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2200      	movs	r2, #0
 8009e44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	691b      	ldr	r3, [r3, #16]
 8009e4c:	f003 0308 	and.w	r3, r3, #8
 8009e50:	2b08      	cmp	r3, #8
 8009e52:	d122      	bne.n	8009e9a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	68db      	ldr	r3, [r3, #12]
 8009e5a:	f003 0308 	and.w	r3, r3, #8
 8009e5e:	2b08      	cmp	r3, #8
 8009e60:	d11b      	bne.n	8009e9a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f06f 0208 	mvn.w	r2, #8
 8009e6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2204      	movs	r2, #4
 8009e70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	69db      	ldr	r3, [r3, #28]
 8009e78:	f003 0303 	and.w	r3, r3, #3
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d003      	beq.n	8009e88 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f000 f951 	bl	800a128 <HAL_TIM_IC_CaptureCallback>
 8009e86:	e005      	b.n	8009e94 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 f943 	bl	800a114 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 f954 	bl	800a13c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	691b      	ldr	r3, [r3, #16]
 8009ea0:	f003 0310 	and.w	r3, r3, #16
 8009ea4:	2b10      	cmp	r3, #16
 8009ea6:	d122      	bne.n	8009eee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	f003 0310 	and.w	r3, r3, #16
 8009eb2:	2b10      	cmp	r3, #16
 8009eb4:	d11b      	bne.n	8009eee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f06f 0210 	mvn.w	r2, #16
 8009ebe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2208      	movs	r2, #8
 8009ec4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	69db      	ldr	r3, [r3, #28]
 8009ecc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d003      	beq.n	8009edc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 f927 	bl	800a128 <HAL_TIM_IC_CaptureCallback>
 8009eda:	e005      	b.n	8009ee8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 f919 	bl	800a114 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f000 f92a 	bl	800a13c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	691b      	ldr	r3, [r3, #16]
 8009ef4:	f003 0301 	and.w	r3, r3, #1
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d10e      	bne.n	8009f1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	f003 0301 	and.w	r3, r3, #1
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d107      	bne.n	8009f1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f06f 0201 	mvn.w	r2, #1
 8009f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f7f7 fca9 	bl	800186c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	691b      	ldr	r3, [r3, #16]
 8009f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f24:	2b80      	cmp	r3, #128	; 0x80
 8009f26:	d10e      	bne.n	8009f46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	68db      	ldr	r3, [r3, #12]
 8009f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f32:	2b80      	cmp	r3, #128	; 0x80
 8009f34:	d107      	bne.n	8009f46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 facf 	bl	800a4e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f50:	2b40      	cmp	r3, #64	; 0x40
 8009f52:	d10e      	bne.n	8009f72 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f5e:	2b40      	cmp	r3, #64	; 0x40
 8009f60:	d107      	bne.n	8009f72 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 f8ef 	bl	800a150 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	691b      	ldr	r3, [r3, #16]
 8009f78:	f003 0320 	and.w	r3, r3, #32
 8009f7c:	2b20      	cmp	r3, #32
 8009f7e:	d10e      	bne.n	8009f9e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	68db      	ldr	r3, [r3, #12]
 8009f86:	f003 0320 	and.w	r3, r3, #32
 8009f8a:	2b20      	cmp	r3, #32
 8009f8c:	d107      	bne.n	8009f9e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f06f 0220 	mvn.w	r2, #32
 8009f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f000 fa99 	bl	800a4d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f9e:	bf00      	nop
 8009fa0:	3708      	adds	r7, #8
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
 8009fae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d101      	bne.n	8009fbe <HAL_TIM_ConfigClockSource+0x18>
 8009fba:	2302      	movs	r3, #2
 8009fbc:	e0a6      	b.n	800a10c <HAL_TIM_ConfigClockSource+0x166>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2202      	movs	r2, #2
 8009fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009fdc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009fe4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	68fa      	ldr	r2, [r7, #12]
 8009fec:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2b40      	cmp	r3, #64	; 0x40
 8009ff4:	d067      	beq.n	800a0c6 <HAL_TIM_ConfigClockSource+0x120>
 8009ff6:	2b40      	cmp	r3, #64	; 0x40
 8009ff8:	d80b      	bhi.n	800a012 <HAL_TIM_ConfigClockSource+0x6c>
 8009ffa:	2b10      	cmp	r3, #16
 8009ffc:	d073      	beq.n	800a0e6 <HAL_TIM_ConfigClockSource+0x140>
 8009ffe:	2b10      	cmp	r3, #16
 800a000:	d802      	bhi.n	800a008 <HAL_TIM_ConfigClockSource+0x62>
 800a002:	2b00      	cmp	r3, #0
 800a004:	d06f      	beq.n	800a0e6 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a006:	e078      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a008:	2b20      	cmp	r3, #32
 800a00a:	d06c      	beq.n	800a0e6 <HAL_TIM_ConfigClockSource+0x140>
 800a00c:	2b30      	cmp	r3, #48	; 0x30
 800a00e:	d06a      	beq.n	800a0e6 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800a010:	e073      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a012:	2b70      	cmp	r3, #112	; 0x70
 800a014:	d00d      	beq.n	800a032 <HAL_TIM_ConfigClockSource+0x8c>
 800a016:	2b70      	cmp	r3, #112	; 0x70
 800a018:	d804      	bhi.n	800a024 <HAL_TIM_ConfigClockSource+0x7e>
 800a01a:	2b50      	cmp	r3, #80	; 0x50
 800a01c:	d033      	beq.n	800a086 <HAL_TIM_ConfigClockSource+0xe0>
 800a01e:	2b60      	cmp	r3, #96	; 0x60
 800a020:	d041      	beq.n	800a0a6 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800a022:	e06a      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800a024:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a028:	d066      	beq.n	800a0f8 <HAL_TIM_ConfigClockSource+0x152>
 800a02a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a02e:	d017      	beq.n	800a060 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800a030:	e063      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6818      	ldr	r0, [r3, #0]
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	6899      	ldr	r1, [r3, #8]
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	685a      	ldr	r2, [r3, #4]
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	68db      	ldr	r3, [r3, #12]
 800a042:	f000 f9a9 	bl	800a398 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a054:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	609a      	str	r2, [r3, #8]
      break;
 800a05e:	e04c      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6818      	ldr	r0, [r3, #0]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	6899      	ldr	r1, [r3, #8]
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	68db      	ldr	r3, [r3, #12]
 800a070:	f000 f992 	bl	800a398 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	689a      	ldr	r2, [r3, #8]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a082:	609a      	str	r2, [r3, #8]
      break;
 800a084:	e039      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6818      	ldr	r0, [r3, #0]
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	6859      	ldr	r1, [r3, #4]
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	68db      	ldr	r3, [r3, #12]
 800a092:	461a      	mov	r2, r3
 800a094:	f000 f906 	bl	800a2a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	2150      	movs	r1, #80	; 0x50
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f000 f95f 	bl	800a362 <TIM_ITRx_SetConfig>
      break;
 800a0a4:	e029      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6818      	ldr	r0, [r3, #0]
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	6859      	ldr	r1, [r3, #4]
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	68db      	ldr	r3, [r3, #12]
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	f000 f925 	bl	800a302 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	2160      	movs	r1, #96	; 0x60
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f000 f94f 	bl	800a362 <TIM_ITRx_SetConfig>
      break;
 800a0c4:	e019      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6818      	ldr	r0, [r3, #0]
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	6859      	ldr	r1, [r3, #4]
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	68db      	ldr	r3, [r3, #12]
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	f000 f8e6 	bl	800a2a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	2140      	movs	r1, #64	; 0x40
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f000 f93f 	bl	800a362 <TIM_ITRx_SetConfig>
      break;
 800a0e4:	e009      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4619      	mov	r1, r3
 800a0f0:	4610      	mov	r0, r2
 800a0f2:	f000 f936 	bl	800a362 <TIM_ITRx_SetConfig>
      break;
 800a0f6:	e000      	b.n	800a0fa <HAL_TIM_ConfigClockSource+0x154>
      break;
 800a0f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3710      	adds	r7, #16
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a11c:	bf00      	nop
 800a11e:	370c      	adds	r7, #12
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a130:	bf00      	nop
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a144:	bf00      	nop
 800a146:	370c      	adds	r7, #12
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr

0800a150 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a150:	b480      	push	{r7}
 800a152:	b083      	sub	sp, #12
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a158:	bf00      	nop
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	4a40      	ldr	r2, [pc, #256]	; (800a278 <TIM_Base_SetConfig+0x114>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d013      	beq.n	800a1a4 <TIM_Base_SetConfig+0x40>
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a182:	d00f      	beq.n	800a1a4 <TIM_Base_SetConfig+0x40>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	4a3d      	ldr	r2, [pc, #244]	; (800a27c <TIM_Base_SetConfig+0x118>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d00b      	beq.n	800a1a4 <TIM_Base_SetConfig+0x40>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	4a3c      	ldr	r2, [pc, #240]	; (800a280 <TIM_Base_SetConfig+0x11c>)
 800a190:	4293      	cmp	r3, r2
 800a192:	d007      	beq.n	800a1a4 <TIM_Base_SetConfig+0x40>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	4a3b      	ldr	r2, [pc, #236]	; (800a284 <TIM_Base_SetConfig+0x120>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d003      	beq.n	800a1a4 <TIM_Base_SetConfig+0x40>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	4a3a      	ldr	r2, [pc, #232]	; (800a288 <TIM_Base_SetConfig+0x124>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d108      	bne.n	800a1b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	68fa      	ldr	r2, [r7, #12]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4a2f      	ldr	r2, [pc, #188]	; (800a278 <TIM_Base_SetConfig+0x114>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d02b      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1c4:	d027      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	4a2c      	ldr	r2, [pc, #176]	; (800a27c <TIM_Base_SetConfig+0x118>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d023      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a2b      	ldr	r2, [pc, #172]	; (800a280 <TIM_Base_SetConfig+0x11c>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d01f      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	4a2a      	ldr	r2, [pc, #168]	; (800a284 <TIM_Base_SetConfig+0x120>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d01b      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	4a29      	ldr	r2, [pc, #164]	; (800a288 <TIM_Base_SetConfig+0x124>)
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d017      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	4a28      	ldr	r2, [pc, #160]	; (800a28c <TIM_Base_SetConfig+0x128>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d013      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	4a27      	ldr	r2, [pc, #156]	; (800a290 <TIM_Base_SetConfig+0x12c>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d00f      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	4a26      	ldr	r2, [pc, #152]	; (800a294 <TIM_Base_SetConfig+0x130>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d00b      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	4a25      	ldr	r2, [pc, #148]	; (800a298 <TIM_Base_SetConfig+0x134>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d007      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a24      	ldr	r2, [pc, #144]	; (800a29c <TIM_Base_SetConfig+0x138>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d003      	beq.n	800a216 <TIM_Base_SetConfig+0xb2>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4a23      	ldr	r2, [pc, #140]	; (800a2a0 <TIM_Base_SetConfig+0x13c>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d108      	bne.n	800a228 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a21c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	68db      	ldr	r3, [r3, #12]
 800a222:	68fa      	ldr	r2, [r7, #12]
 800a224:	4313      	orrs	r3, r2
 800a226:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	695b      	ldr	r3, [r3, #20]
 800a232:	4313      	orrs	r3, r2
 800a234:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	68fa      	ldr	r2, [r7, #12]
 800a23a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	689a      	ldr	r2, [r3, #8]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	4a0a      	ldr	r2, [pc, #40]	; (800a278 <TIM_Base_SetConfig+0x114>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d003      	beq.n	800a25c <TIM_Base_SetConfig+0xf8>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	4a0c      	ldr	r2, [pc, #48]	; (800a288 <TIM_Base_SetConfig+0x124>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d103      	bne.n	800a264 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	691a      	ldr	r2, [r3, #16]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2201      	movs	r2, #1
 800a268:	615a      	str	r2, [r3, #20]
}
 800a26a:	bf00      	nop
 800a26c:	3714      	adds	r7, #20
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr
 800a276:	bf00      	nop
 800a278:	40010000 	.word	0x40010000
 800a27c:	40000400 	.word	0x40000400
 800a280:	40000800 	.word	0x40000800
 800a284:	40000c00 	.word	0x40000c00
 800a288:	40010400 	.word	0x40010400
 800a28c:	40014000 	.word	0x40014000
 800a290:	40014400 	.word	0x40014400
 800a294:	40014800 	.word	0x40014800
 800a298:	40001800 	.word	0x40001800
 800a29c:	40001c00 	.word	0x40001c00
 800a2a0:	40002000 	.word	0x40002000

0800a2a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b087      	sub	sp, #28
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	6a1b      	ldr	r3, [r3, #32]
 800a2b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	6a1b      	ldr	r3, [r3, #32]
 800a2ba:	f023 0201 	bic.w	r2, r3, #1
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	699b      	ldr	r3, [r3, #24]
 800a2c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	011b      	lsls	r3, r3, #4
 800a2d4:	693a      	ldr	r2, [r7, #16]
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f023 030a 	bic.w	r3, r3, #10
 800a2e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2e2:	697a      	ldr	r2, [r7, #20]
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	693a      	ldr	r2, [r7, #16]
 800a2ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	697a      	ldr	r2, [r7, #20]
 800a2f4:	621a      	str	r2, [r3, #32]
}
 800a2f6:	bf00      	nop
 800a2f8:	371c      	adds	r7, #28
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr

0800a302 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a302:	b480      	push	{r7}
 800a304:	b087      	sub	sp, #28
 800a306:	af00      	add	r7, sp, #0
 800a308:	60f8      	str	r0, [r7, #12]
 800a30a:	60b9      	str	r1, [r7, #8]
 800a30c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	6a1b      	ldr	r3, [r3, #32]
 800a312:	f023 0210 	bic.w	r2, r3, #16
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	699b      	ldr	r3, [r3, #24]
 800a31e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6a1b      	ldr	r3, [r3, #32]
 800a324:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a32c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	031b      	lsls	r3, r3, #12
 800a332:	697a      	ldr	r2, [r7, #20]
 800a334:	4313      	orrs	r3, r2
 800a336:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a33e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	011b      	lsls	r3, r3, #4
 800a344:	693a      	ldr	r2, [r7, #16]
 800a346:	4313      	orrs	r3, r2
 800a348:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	697a      	ldr	r2, [r7, #20]
 800a34e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	693a      	ldr	r2, [r7, #16]
 800a354:	621a      	str	r2, [r3, #32]
}
 800a356:	bf00      	nop
 800a358:	371c      	adds	r7, #28
 800a35a:	46bd      	mov	sp, r7
 800a35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a360:	4770      	bx	lr

0800a362 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a362:	b480      	push	{r7}
 800a364:	b085      	sub	sp, #20
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	689b      	ldr	r3, [r3, #8]
 800a370:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a378:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	4313      	orrs	r3, r2
 800a380:	f043 0307 	orr.w	r3, r3, #7
 800a384:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	68fa      	ldr	r2, [r7, #12]
 800a38a:	609a      	str	r2, [r3, #8]
}
 800a38c:	bf00      	nop
 800a38e:	3714      	adds	r7, #20
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr

0800a398 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a398:	b480      	push	{r7}
 800a39a:	b087      	sub	sp, #28
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
 800a3a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a3b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	021a      	lsls	r2, r3, #8
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	431a      	orrs	r2, r3
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	4313      	orrs	r3, r2
 800a3c0:	697a      	ldr	r2, [r7, #20]
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	697a      	ldr	r2, [r7, #20]
 800a3ca:	609a      	str	r2, [r3, #8]
}
 800a3cc:	bf00      	nop
 800a3ce:	371c      	adds	r7, #28
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b085      	sub	sp, #20
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
 800a3e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d101      	bne.n	800a3f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3ec:	2302      	movs	r3, #2
 800a3ee:	e05a      	b.n	800a4a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2202      	movs	r2, #2
 800a3fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	689b      	ldr	r3, [r3, #8]
 800a40e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a416:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	68fa      	ldr	r2, [r7, #12]
 800a41e:	4313      	orrs	r3, r2
 800a420:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4a21      	ldr	r2, [pc, #132]	; (800a4b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d022      	beq.n	800a47a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a43c:	d01d      	beq.n	800a47a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a1d      	ldr	r2, [pc, #116]	; (800a4b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d018      	beq.n	800a47a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a1b      	ldr	r2, [pc, #108]	; (800a4bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d013      	beq.n	800a47a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a1a      	ldr	r2, [pc, #104]	; (800a4c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d00e      	beq.n	800a47a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a18      	ldr	r2, [pc, #96]	; (800a4c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d009      	beq.n	800a47a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a17      	ldr	r2, [pc, #92]	; (800a4c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d004      	beq.n	800a47a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a15      	ldr	r2, [pc, #84]	; (800a4cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d10c      	bne.n	800a494 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a480:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	685b      	ldr	r3, [r3, #4]
 800a486:	68ba      	ldr	r2, [r7, #8]
 800a488:	4313      	orrs	r3, r2
 800a48a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2201      	movs	r2, #1
 800a498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4a4:	2300      	movs	r3, #0
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3714      	adds	r7, #20
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b0:	4770      	bx	lr
 800a4b2:	bf00      	nop
 800a4b4:	40010000 	.word	0x40010000
 800a4b8:	40000400 	.word	0x40000400
 800a4bc:	40000800 	.word	0x40000800
 800a4c0:	40000c00 	.word	0x40000c00
 800a4c4:	40010400 	.word	0x40010400
 800a4c8:	40014000 	.word	0x40014000
 800a4cc:	40001800 	.word	0x40001800

0800a4d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4d8:	bf00      	nop
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4ec:	bf00      	nop
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d101      	bne.n	800a50a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e03f      	b.n	800a58a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a510:	b2db      	uxtb	r3, r3
 800a512:	2b00      	cmp	r3, #0
 800a514:	d106      	bne.n	800a524 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2200      	movs	r2, #0
 800a51a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f7f7 fe8e 	bl	8002240 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2224      	movs	r2, #36	; 0x24
 800a528:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68da      	ldr	r2, [r3, #12]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a53a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f000 f829 	bl	800a594 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	691a      	ldr	r2, [r3, #16]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a550:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	695a      	ldr	r2, [r3, #20]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a560:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	68da      	ldr	r2, [r3, #12]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a570:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2200      	movs	r2, #0
 800a576:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2220      	movs	r2, #32
 800a57c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2220      	movs	r2, #32
 800a584:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a588:	2300      	movs	r3, #0
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3708      	adds	r7, #8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
	...

0800a594 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a598:	b085      	sub	sp, #20
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	691b      	ldr	r3, [r3, #16]
 800a5a4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	68da      	ldr	r2, [r3, #12]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	430a      	orrs	r2, r1
 800a5b2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	689a      	ldr	r2, [r3, #8]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	691b      	ldr	r3, [r3, #16]
 800a5bc:	431a      	orrs	r2, r3
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	695b      	ldr	r3, [r3, #20]
 800a5c2:	431a      	orrs	r2, r3
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	69db      	ldr	r3, [r3, #28]
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	68db      	ldr	r3, [r3, #12]
 800a5d2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a5d6:	f023 030c 	bic.w	r3, r3, #12
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	6812      	ldr	r2, [r2, #0]
 800a5de:	68f9      	ldr	r1, [r7, #12]
 800a5e0:	430b      	orrs	r3, r1
 800a5e2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	695b      	ldr	r3, [r3, #20]
 800a5ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	699a      	ldr	r2, [r3, #24]
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	430a      	orrs	r2, r1
 800a5f8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	69db      	ldr	r3, [r3, #28]
 800a5fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a602:	f040 818b 	bne.w	800a91c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4ac1      	ldr	r2, [pc, #772]	; (800a910 <UART_SetConfig+0x37c>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d005      	beq.n	800a61c <UART_SetConfig+0x88>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4abf      	ldr	r2, [pc, #764]	; (800a914 <UART_SetConfig+0x380>)
 800a616:	4293      	cmp	r3, r2
 800a618:	f040 80bd 	bne.w	800a796 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a61c:	f7fe fb5e 	bl	8008cdc <HAL_RCC_GetPCLK2Freq>
 800a620:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	461d      	mov	r5, r3
 800a626:	f04f 0600 	mov.w	r6, #0
 800a62a:	46a8      	mov	r8, r5
 800a62c:	46b1      	mov	r9, r6
 800a62e:	eb18 0308 	adds.w	r3, r8, r8
 800a632:	eb49 0409 	adc.w	r4, r9, r9
 800a636:	4698      	mov	r8, r3
 800a638:	46a1      	mov	r9, r4
 800a63a:	eb18 0805 	adds.w	r8, r8, r5
 800a63e:	eb49 0906 	adc.w	r9, r9, r6
 800a642:	f04f 0100 	mov.w	r1, #0
 800a646:	f04f 0200 	mov.w	r2, #0
 800a64a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a64e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a652:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a656:	4688      	mov	r8, r1
 800a658:	4691      	mov	r9, r2
 800a65a:	eb18 0005 	adds.w	r0, r8, r5
 800a65e:	eb49 0106 	adc.w	r1, r9, r6
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	461d      	mov	r5, r3
 800a668:	f04f 0600 	mov.w	r6, #0
 800a66c:	196b      	adds	r3, r5, r5
 800a66e:	eb46 0406 	adc.w	r4, r6, r6
 800a672:	461a      	mov	r2, r3
 800a674:	4623      	mov	r3, r4
 800a676:	f7f5 fdbb 	bl	80001f0 <__aeabi_uldivmod>
 800a67a:	4603      	mov	r3, r0
 800a67c:	460c      	mov	r4, r1
 800a67e:	461a      	mov	r2, r3
 800a680:	4ba5      	ldr	r3, [pc, #660]	; (800a918 <UART_SetConfig+0x384>)
 800a682:	fba3 2302 	umull	r2, r3, r3, r2
 800a686:	095b      	lsrs	r3, r3, #5
 800a688:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	461d      	mov	r5, r3
 800a690:	f04f 0600 	mov.w	r6, #0
 800a694:	46a9      	mov	r9, r5
 800a696:	46b2      	mov	sl, r6
 800a698:	eb19 0309 	adds.w	r3, r9, r9
 800a69c:	eb4a 040a 	adc.w	r4, sl, sl
 800a6a0:	4699      	mov	r9, r3
 800a6a2:	46a2      	mov	sl, r4
 800a6a4:	eb19 0905 	adds.w	r9, r9, r5
 800a6a8:	eb4a 0a06 	adc.w	sl, sl, r6
 800a6ac:	f04f 0100 	mov.w	r1, #0
 800a6b0:	f04f 0200 	mov.w	r2, #0
 800a6b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a6b8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a6bc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a6c0:	4689      	mov	r9, r1
 800a6c2:	4692      	mov	sl, r2
 800a6c4:	eb19 0005 	adds.w	r0, r9, r5
 800a6c8:	eb4a 0106 	adc.w	r1, sl, r6
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	461d      	mov	r5, r3
 800a6d2:	f04f 0600 	mov.w	r6, #0
 800a6d6:	196b      	adds	r3, r5, r5
 800a6d8:	eb46 0406 	adc.w	r4, r6, r6
 800a6dc:	461a      	mov	r2, r3
 800a6de:	4623      	mov	r3, r4
 800a6e0:	f7f5 fd86 	bl	80001f0 <__aeabi_uldivmod>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	460c      	mov	r4, r1
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	4b8b      	ldr	r3, [pc, #556]	; (800a918 <UART_SetConfig+0x384>)
 800a6ec:	fba3 1302 	umull	r1, r3, r3, r2
 800a6f0:	095b      	lsrs	r3, r3, #5
 800a6f2:	2164      	movs	r1, #100	; 0x64
 800a6f4:	fb01 f303 	mul.w	r3, r1, r3
 800a6f8:	1ad3      	subs	r3, r2, r3
 800a6fa:	00db      	lsls	r3, r3, #3
 800a6fc:	3332      	adds	r3, #50	; 0x32
 800a6fe:	4a86      	ldr	r2, [pc, #536]	; (800a918 <UART_SetConfig+0x384>)
 800a700:	fba2 2303 	umull	r2, r3, r2, r3
 800a704:	095b      	lsrs	r3, r3, #5
 800a706:	005b      	lsls	r3, r3, #1
 800a708:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a70c:	4498      	add	r8, r3
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	461d      	mov	r5, r3
 800a712:	f04f 0600 	mov.w	r6, #0
 800a716:	46a9      	mov	r9, r5
 800a718:	46b2      	mov	sl, r6
 800a71a:	eb19 0309 	adds.w	r3, r9, r9
 800a71e:	eb4a 040a 	adc.w	r4, sl, sl
 800a722:	4699      	mov	r9, r3
 800a724:	46a2      	mov	sl, r4
 800a726:	eb19 0905 	adds.w	r9, r9, r5
 800a72a:	eb4a 0a06 	adc.w	sl, sl, r6
 800a72e:	f04f 0100 	mov.w	r1, #0
 800a732:	f04f 0200 	mov.w	r2, #0
 800a736:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a73a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a73e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a742:	4689      	mov	r9, r1
 800a744:	4692      	mov	sl, r2
 800a746:	eb19 0005 	adds.w	r0, r9, r5
 800a74a:	eb4a 0106 	adc.w	r1, sl, r6
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	461d      	mov	r5, r3
 800a754:	f04f 0600 	mov.w	r6, #0
 800a758:	196b      	adds	r3, r5, r5
 800a75a:	eb46 0406 	adc.w	r4, r6, r6
 800a75e:	461a      	mov	r2, r3
 800a760:	4623      	mov	r3, r4
 800a762:	f7f5 fd45 	bl	80001f0 <__aeabi_uldivmod>
 800a766:	4603      	mov	r3, r0
 800a768:	460c      	mov	r4, r1
 800a76a:	461a      	mov	r2, r3
 800a76c:	4b6a      	ldr	r3, [pc, #424]	; (800a918 <UART_SetConfig+0x384>)
 800a76e:	fba3 1302 	umull	r1, r3, r3, r2
 800a772:	095b      	lsrs	r3, r3, #5
 800a774:	2164      	movs	r1, #100	; 0x64
 800a776:	fb01 f303 	mul.w	r3, r1, r3
 800a77a:	1ad3      	subs	r3, r2, r3
 800a77c:	00db      	lsls	r3, r3, #3
 800a77e:	3332      	adds	r3, #50	; 0x32
 800a780:	4a65      	ldr	r2, [pc, #404]	; (800a918 <UART_SetConfig+0x384>)
 800a782:	fba2 2303 	umull	r2, r3, r2, r3
 800a786:	095b      	lsrs	r3, r3, #5
 800a788:	f003 0207 	and.w	r2, r3, #7
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4442      	add	r2, r8
 800a792:	609a      	str	r2, [r3, #8]
 800a794:	e26f      	b.n	800ac76 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a796:	f7fe fa8d 	bl	8008cb4 <HAL_RCC_GetPCLK1Freq>
 800a79a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	461d      	mov	r5, r3
 800a7a0:	f04f 0600 	mov.w	r6, #0
 800a7a4:	46a8      	mov	r8, r5
 800a7a6:	46b1      	mov	r9, r6
 800a7a8:	eb18 0308 	adds.w	r3, r8, r8
 800a7ac:	eb49 0409 	adc.w	r4, r9, r9
 800a7b0:	4698      	mov	r8, r3
 800a7b2:	46a1      	mov	r9, r4
 800a7b4:	eb18 0805 	adds.w	r8, r8, r5
 800a7b8:	eb49 0906 	adc.w	r9, r9, r6
 800a7bc:	f04f 0100 	mov.w	r1, #0
 800a7c0:	f04f 0200 	mov.w	r2, #0
 800a7c4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a7c8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a7cc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a7d0:	4688      	mov	r8, r1
 800a7d2:	4691      	mov	r9, r2
 800a7d4:	eb18 0005 	adds.w	r0, r8, r5
 800a7d8:	eb49 0106 	adc.w	r1, r9, r6
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	461d      	mov	r5, r3
 800a7e2:	f04f 0600 	mov.w	r6, #0
 800a7e6:	196b      	adds	r3, r5, r5
 800a7e8:	eb46 0406 	adc.w	r4, r6, r6
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	4623      	mov	r3, r4
 800a7f0:	f7f5 fcfe 	bl	80001f0 <__aeabi_uldivmod>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	460c      	mov	r4, r1
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	4b47      	ldr	r3, [pc, #284]	; (800a918 <UART_SetConfig+0x384>)
 800a7fc:	fba3 2302 	umull	r2, r3, r3, r2
 800a800:	095b      	lsrs	r3, r3, #5
 800a802:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	461d      	mov	r5, r3
 800a80a:	f04f 0600 	mov.w	r6, #0
 800a80e:	46a9      	mov	r9, r5
 800a810:	46b2      	mov	sl, r6
 800a812:	eb19 0309 	adds.w	r3, r9, r9
 800a816:	eb4a 040a 	adc.w	r4, sl, sl
 800a81a:	4699      	mov	r9, r3
 800a81c:	46a2      	mov	sl, r4
 800a81e:	eb19 0905 	adds.w	r9, r9, r5
 800a822:	eb4a 0a06 	adc.w	sl, sl, r6
 800a826:	f04f 0100 	mov.w	r1, #0
 800a82a:	f04f 0200 	mov.w	r2, #0
 800a82e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a832:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a836:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a83a:	4689      	mov	r9, r1
 800a83c:	4692      	mov	sl, r2
 800a83e:	eb19 0005 	adds.w	r0, r9, r5
 800a842:	eb4a 0106 	adc.w	r1, sl, r6
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	685b      	ldr	r3, [r3, #4]
 800a84a:	461d      	mov	r5, r3
 800a84c:	f04f 0600 	mov.w	r6, #0
 800a850:	196b      	adds	r3, r5, r5
 800a852:	eb46 0406 	adc.w	r4, r6, r6
 800a856:	461a      	mov	r2, r3
 800a858:	4623      	mov	r3, r4
 800a85a:	f7f5 fcc9 	bl	80001f0 <__aeabi_uldivmod>
 800a85e:	4603      	mov	r3, r0
 800a860:	460c      	mov	r4, r1
 800a862:	461a      	mov	r2, r3
 800a864:	4b2c      	ldr	r3, [pc, #176]	; (800a918 <UART_SetConfig+0x384>)
 800a866:	fba3 1302 	umull	r1, r3, r3, r2
 800a86a:	095b      	lsrs	r3, r3, #5
 800a86c:	2164      	movs	r1, #100	; 0x64
 800a86e:	fb01 f303 	mul.w	r3, r1, r3
 800a872:	1ad3      	subs	r3, r2, r3
 800a874:	00db      	lsls	r3, r3, #3
 800a876:	3332      	adds	r3, #50	; 0x32
 800a878:	4a27      	ldr	r2, [pc, #156]	; (800a918 <UART_SetConfig+0x384>)
 800a87a:	fba2 2303 	umull	r2, r3, r2, r3
 800a87e:	095b      	lsrs	r3, r3, #5
 800a880:	005b      	lsls	r3, r3, #1
 800a882:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a886:	4498      	add	r8, r3
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	461d      	mov	r5, r3
 800a88c:	f04f 0600 	mov.w	r6, #0
 800a890:	46a9      	mov	r9, r5
 800a892:	46b2      	mov	sl, r6
 800a894:	eb19 0309 	adds.w	r3, r9, r9
 800a898:	eb4a 040a 	adc.w	r4, sl, sl
 800a89c:	4699      	mov	r9, r3
 800a89e:	46a2      	mov	sl, r4
 800a8a0:	eb19 0905 	adds.w	r9, r9, r5
 800a8a4:	eb4a 0a06 	adc.w	sl, sl, r6
 800a8a8:	f04f 0100 	mov.w	r1, #0
 800a8ac:	f04f 0200 	mov.w	r2, #0
 800a8b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a8b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a8bc:	4689      	mov	r9, r1
 800a8be:	4692      	mov	sl, r2
 800a8c0:	eb19 0005 	adds.w	r0, r9, r5
 800a8c4:	eb4a 0106 	adc.w	r1, sl, r6
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	461d      	mov	r5, r3
 800a8ce:	f04f 0600 	mov.w	r6, #0
 800a8d2:	196b      	adds	r3, r5, r5
 800a8d4:	eb46 0406 	adc.w	r4, r6, r6
 800a8d8:	461a      	mov	r2, r3
 800a8da:	4623      	mov	r3, r4
 800a8dc:	f7f5 fc88 	bl	80001f0 <__aeabi_uldivmod>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	460c      	mov	r4, r1
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	4b0c      	ldr	r3, [pc, #48]	; (800a918 <UART_SetConfig+0x384>)
 800a8e8:	fba3 1302 	umull	r1, r3, r3, r2
 800a8ec:	095b      	lsrs	r3, r3, #5
 800a8ee:	2164      	movs	r1, #100	; 0x64
 800a8f0:	fb01 f303 	mul.w	r3, r1, r3
 800a8f4:	1ad3      	subs	r3, r2, r3
 800a8f6:	00db      	lsls	r3, r3, #3
 800a8f8:	3332      	adds	r3, #50	; 0x32
 800a8fa:	4a07      	ldr	r2, [pc, #28]	; (800a918 <UART_SetConfig+0x384>)
 800a8fc:	fba2 2303 	umull	r2, r3, r2, r3
 800a900:	095b      	lsrs	r3, r3, #5
 800a902:	f003 0207 	and.w	r2, r3, #7
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4442      	add	r2, r8
 800a90c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a90e:	e1b2      	b.n	800ac76 <UART_SetConfig+0x6e2>
 800a910:	40011000 	.word	0x40011000
 800a914:	40011400 	.word	0x40011400
 800a918:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	4ad7      	ldr	r2, [pc, #860]	; (800ac80 <UART_SetConfig+0x6ec>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d005      	beq.n	800a932 <UART_SetConfig+0x39e>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4ad6      	ldr	r2, [pc, #856]	; (800ac84 <UART_SetConfig+0x6f0>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	f040 80d1 	bne.w	800aad4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a932:	f7fe f9d3 	bl	8008cdc <HAL_RCC_GetPCLK2Freq>
 800a936:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	469a      	mov	sl, r3
 800a93c:	f04f 0b00 	mov.w	fp, #0
 800a940:	46d0      	mov	r8, sl
 800a942:	46d9      	mov	r9, fp
 800a944:	eb18 0308 	adds.w	r3, r8, r8
 800a948:	eb49 0409 	adc.w	r4, r9, r9
 800a94c:	4698      	mov	r8, r3
 800a94e:	46a1      	mov	r9, r4
 800a950:	eb18 080a 	adds.w	r8, r8, sl
 800a954:	eb49 090b 	adc.w	r9, r9, fp
 800a958:	f04f 0100 	mov.w	r1, #0
 800a95c:	f04f 0200 	mov.w	r2, #0
 800a960:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a964:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a968:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a96c:	4688      	mov	r8, r1
 800a96e:	4691      	mov	r9, r2
 800a970:	eb1a 0508 	adds.w	r5, sl, r8
 800a974:	eb4b 0609 	adc.w	r6, fp, r9
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	4619      	mov	r1, r3
 800a97e:	f04f 0200 	mov.w	r2, #0
 800a982:	f04f 0300 	mov.w	r3, #0
 800a986:	f04f 0400 	mov.w	r4, #0
 800a98a:	0094      	lsls	r4, r2, #2
 800a98c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a990:	008b      	lsls	r3, r1, #2
 800a992:	461a      	mov	r2, r3
 800a994:	4623      	mov	r3, r4
 800a996:	4628      	mov	r0, r5
 800a998:	4631      	mov	r1, r6
 800a99a:	f7f5 fc29 	bl	80001f0 <__aeabi_uldivmod>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	4bb8      	ldr	r3, [pc, #736]	; (800ac88 <UART_SetConfig+0x6f4>)
 800a9a6:	fba3 2302 	umull	r2, r3, r3, r2
 800a9aa:	095b      	lsrs	r3, r3, #5
 800a9ac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	469b      	mov	fp, r3
 800a9b4:	f04f 0c00 	mov.w	ip, #0
 800a9b8:	46d9      	mov	r9, fp
 800a9ba:	46e2      	mov	sl, ip
 800a9bc:	eb19 0309 	adds.w	r3, r9, r9
 800a9c0:	eb4a 040a 	adc.w	r4, sl, sl
 800a9c4:	4699      	mov	r9, r3
 800a9c6:	46a2      	mov	sl, r4
 800a9c8:	eb19 090b 	adds.w	r9, r9, fp
 800a9cc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a9d0:	f04f 0100 	mov.w	r1, #0
 800a9d4:	f04f 0200 	mov.w	r2, #0
 800a9d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a9dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a9e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a9e4:	4689      	mov	r9, r1
 800a9e6:	4692      	mov	sl, r2
 800a9e8:	eb1b 0509 	adds.w	r5, fp, r9
 800a9ec:	eb4c 060a 	adc.w	r6, ip, sl
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	4619      	mov	r1, r3
 800a9f6:	f04f 0200 	mov.w	r2, #0
 800a9fa:	f04f 0300 	mov.w	r3, #0
 800a9fe:	f04f 0400 	mov.w	r4, #0
 800aa02:	0094      	lsls	r4, r2, #2
 800aa04:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa08:	008b      	lsls	r3, r1, #2
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	4623      	mov	r3, r4
 800aa0e:	4628      	mov	r0, r5
 800aa10:	4631      	mov	r1, r6
 800aa12:	f7f5 fbed 	bl	80001f0 <__aeabi_uldivmod>
 800aa16:	4603      	mov	r3, r0
 800aa18:	460c      	mov	r4, r1
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	4b9a      	ldr	r3, [pc, #616]	; (800ac88 <UART_SetConfig+0x6f4>)
 800aa1e:	fba3 1302 	umull	r1, r3, r3, r2
 800aa22:	095b      	lsrs	r3, r3, #5
 800aa24:	2164      	movs	r1, #100	; 0x64
 800aa26:	fb01 f303 	mul.w	r3, r1, r3
 800aa2a:	1ad3      	subs	r3, r2, r3
 800aa2c:	011b      	lsls	r3, r3, #4
 800aa2e:	3332      	adds	r3, #50	; 0x32
 800aa30:	4a95      	ldr	r2, [pc, #596]	; (800ac88 <UART_SetConfig+0x6f4>)
 800aa32:	fba2 2303 	umull	r2, r3, r2, r3
 800aa36:	095b      	lsrs	r3, r3, #5
 800aa38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa3c:	4498      	add	r8, r3
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	469b      	mov	fp, r3
 800aa42:	f04f 0c00 	mov.w	ip, #0
 800aa46:	46d9      	mov	r9, fp
 800aa48:	46e2      	mov	sl, ip
 800aa4a:	eb19 0309 	adds.w	r3, r9, r9
 800aa4e:	eb4a 040a 	adc.w	r4, sl, sl
 800aa52:	4699      	mov	r9, r3
 800aa54:	46a2      	mov	sl, r4
 800aa56:	eb19 090b 	adds.w	r9, r9, fp
 800aa5a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aa5e:	f04f 0100 	mov.w	r1, #0
 800aa62:	f04f 0200 	mov.w	r2, #0
 800aa66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aa6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aa72:	4689      	mov	r9, r1
 800aa74:	4692      	mov	sl, r2
 800aa76:	eb1b 0509 	adds.w	r5, fp, r9
 800aa7a:	eb4c 060a 	adc.w	r6, ip, sl
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	4619      	mov	r1, r3
 800aa84:	f04f 0200 	mov.w	r2, #0
 800aa88:	f04f 0300 	mov.w	r3, #0
 800aa8c:	f04f 0400 	mov.w	r4, #0
 800aa90:	0094      	lsls	r4, r2, #2
 800aa92:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa96:	008b      	lsls	r3, r1, #2
 800aa98:	461a      	mov	r2, r3
 800aa9a:	4623      	mov	r3, r4
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	4631      	mov	r1, r6
 800aaa0:	f7f5 fba6 	bl	80001f0 <__aeabi_uldivmod>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	460c      	mov	r4, r1
 800aaa8:	461a      	mov	r2, r3
 800aaaa:	4b77      	ldr	r3, [pc, #476]	; (800ac88 <UART_SetConfig+0x6f4>)
 800aaac:	fba3 1302 	umull	r1, r3, r3, r2
 800aab0:	095b      	lsrs	r3, r3, #5
 800aab2:	2164      	movs	r1, #100	; 0x64
 800aab4:	fb01 f303 	mul.w	r3, r1, r3
 800aab8:	1ad3      	subs	r3, r2, r3
 800aaba:	011b      	lsls	r3, r3, #4
 800aabc:	3332      	adds	r3, #50	; 0x32
 800aabe:	4a72      	ldr	r2, [pc, #456]	; (800ac88 <UART_SetConfig+0x6f4>)
 800aac0:	fba2 2303 	umull	r2, r3, r2, r3
 800aac4:	095b      	lsrs	r3, r3, #5
 800aac6:	f003 020f 	and.w	r2, r3, #15
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4442      	add	r2, r8
 800aad0:	609a      	str	r2, [r3, #8]
 800aad2:	e0d0      	b.n	800ac76 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800aad4:	f7fe f8ee 	bl	8008cb4 <HAL_RCC_GetPCLK1Freq>
 800aad8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	469a      	mov	sl, r3
 800aade:	f04f 0b00 	mov.w	fp, #0
 800aae2:	46d0      	mov	r8, sl
 800aae4:	46d9      	mov	r9, fp
 800aae6:	eb18 0308 	adds.w	r3, r8, r8
 800aaea:	eb49 0409 	adc.w	r4, r9, r9
 800aaee:	4698      	mov	r8, r3
 800aaf0:	46a1      	mov	r9, r4
 800aaf2:	eb18 080a 	adds.w	r8, r8, sl
 800aaf6:	eb49 090b 	adc.w	r9, r9, fp
 800aafa:	f04f 0100 	mov.w	r1, #0
 800aafe:	f04f 0200 	mov.w	r2, #0
 800ab02:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ab06:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ab0a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ab0e:	4688      	mov	r8, r1
 800ab10:	4691      	mov	r9, r2
 800ab12:	eb1a 0508 	adds.w	r5, sl, r8
 800ab16:	eb4b 0609 	adc.w	r6, fp, r9
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	685b      	ldr	r3, [r3, #4]
 800ab1e:	4619      	mov	r1, r3
 800ab20:	f04f 0200 	mov.w	r2, #0
 800ab24:	f04f 0300 	mov.w	r3, #0
 800ab28:	f04f 0400 	mov.w	r4, #0
 800ab2c:	0094      	lsls	r4, r2, #2
 800ab2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab32:	008b      	lsls	r3, r1, #2
 800ab34:	461a      	mov	r2, r3
 800ab36:	4623      	mov	r3, r4
 800ab38:	4628      	mov	r0, r5
 800ab3a:	4631      	mov	r1, r6
 800ab3c:	f7f5 fb58 	bl	80001f0 <__aeabi_uldivmod>
 800ab40:	4603      	mov	r3, r0
 800ab42:	460c      	mov	r4, r1
 800ab44:	461a      	mov	r2, r3
 800ab46:	4b50      	ldr	r3, [pc, #320]	; (800ac88 <UART_SetConfig+0x6f4>)
 800ab48:	fba3 2302 	umull	r2, r3, r3, r2
 800ab4c:	095b      	lsrs	r3, r3, #5
 800ab4e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	469b      	mov	fp, r3
 800ab56:	f04f 0c00 	mov.w	ip, #0
 800ab5a:	46d9      	mov	r9, fp
 800ab5c:	46e2      	mov	sl, ip
 800ab5e:	eb19 0309 	adds.w	r3, r9, r9
 800ab62:	eb4a 040a 	adc.w	r4, sl, sl
 800ab66:	4699      	mov	r9, r3
 800ab68:	46a2      	mov	sl, r4
 800ab6a:	eb19 090b 	adds.w	r9, r9, fp
 800ab6e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ab72:	f04f 0100 	mov.w	r1, #0
 800ab76:	f04f 0200 	mov.w	r2, #0
 800ab7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab7e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ab82:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ab86:	4689      	mov	r9, r1
 800ab88:	4692      	mov	sl, r2
 800ab8a:	eb1b 0509 	adds.w	r5, fp, r9
 800ab8e:	eb4c 060a 	adc.w	r6, ip, sl
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	685b      	ldr	r3, [r3, #4]
 800ab96:	4619      	mov	r1, r3
 800ab98:	f04f 0200 	mov.w	r2, #0
 800ab9c:	f04f 0300 	mov.w	r3, #0
 800aba0:	f04f 0400 	mov.w	r4, #0
 800aba4:	0094      	lsls	r4, r2, #2
 800aba6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800abaa:	008b      	lsls	r3, r1, #2
 800abac:	461a      	mov	r2, r3
 800abae:	4623      	mov	r3, r4
 800abb0:	4628      	mov	r0, r5
 800abb2:	4631      	mov	r1, r6
 800abb4:	f7f5 fb1c 	bl	80001f0 <__aeabi_uldivmod>
 800abb8:	4603      	mov	r3, r0
 800abba:	460c      	mov	r4, r1
 800abbc:	461a      	mov	r2, r3
 800abbe:	4b32      	ldr	r3, [pc, #200]	; (800ac88 <UART_SetConfig+0x6f4>)
 800abc0:	fba3 1302 	umull	r1, r3, r3, r2
 800abc4:	095b      	lsrs	r3, r3, #5
 800abc6:	2164      	movs	r1, #100	; 0x64
 800abc8:	fb01 f303 	mul.w	r3, r1, r3
 800abcc:	1ad3      	subs	r3, r2, r3
 800abce:	011b      	lsls	r3, r3, #4
 800abd0:	3332      	adds	r3, #50	; 0x32
 800abd2:	4a2d      	ldr	r2, [pc, #180]	; (800ac88 <UART_SetConfig+0x6f4>)
 800abd4:	fba2 2303 	umull	r2, r3, r2, r3
 800abd8:	095b      	lsrs	r3, r3, #5
 800abda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abde:	4498      	add	r8, r3
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	469b      	mov	fp, r3
 800abe4:	f04f 0c00 	mov.w	ip, #0
 800abe8:	46d9      	mov	r9, fp
 800abea:	46e2      	mov	sl, ip
 800abec:	eb19 0309 	adds.w	r3, r9, r9
 800abf0:	eb4a 040a 	adc.w	r4, sl, sl
 800abf4:	4699      	mov	r9, r3
 800abf6:	46a2      	mov	sl, r4
 800abf8:	eb19 090b 	adds.w	r9, r9, fp
 800abfc:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ac00:	f04f 0100 	mov.w	r1, #0
 800ac04:	f04f 0200 	mov.w	r2, #0
 800ac08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ac10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac14:	4689      	mov	r9, r1
 800ac16:	4692      	mov	sl, r2
 800ac18:	eb1b 0509 	adds.w	r5, fp, r9
 800ac1c:	eb4c 060a 	adc.w	r6, ip, sl
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	685b      	ldr	r3, [r3, #4]
 800ac24:	4619      	mov	r1, r3
 800ac26:	f04f 0200 	mov.w	r2, #0
 800ac2a:	f04f 0300 	mov.w	r3, #0
 800ac2e:	f04f 0400 	mov.w	r4, #0
 800ac32:	0094      	lsls	r4, r2, #2
 800ac34:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ac38:	008b      	lsls	r3, r1, #2
 800ac3a:	461a      	mov	r2, r3
 800ac3c:	4623      	mov	r3, r4
 800ac3e:	4628      	mov	r0, r5
 800ac40:	4631      	mov	r1, r6
 800ac42:	f7f5 fad5 	bl	80001f0 <__aeabi_uldivmod>
 800ac46:	4603      	mov	r3, r0
 800ac48:	460c      	mov	r4, r1
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	4b0e      	ldr	r3, [pc, #56]	; (800ac88 <UART_SetConfig+0x6f4>)
 800ac4e:	fba3 1302 	umull	r1, r3, r3, r2
 800ac52:	095b      	lsrs	r3, r3, #5
 800ac54:	2164      	movs	r1, #100	; 0x64
 800ac56:	fb01 f303 	mul.w	r3, r1, r3
 800ac5a:	1ad3      	subs	r3, r2, r3
 800ac5c:	011b      	lsls	r3, r3, #4
 800ac5e:	3332      	adds	r3, #50	; 0x32
 800ac60:	4a09      	ldr	r2, [pc, #36]	; (800ac88 <UART_SetConfig+0x6f4>)
 800ac62:	fba2 2303 	umull	r2, r3, r2, r3
 800ac66:	095b      	lsrs	r3, r3, #5
 800ac68:	f003 020f 	and.w	r2, r3, #15
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4442      	add	r2, r8
 800ac72:	609a      	str	r2, [r3, #8]
}
 800ac74:	e7ff      	b.n	800ac76 <UART_SetConfig+0x6e2>
 800ac76:	bf00      	nop
 800ac78:	3714      	adds	r7, #20
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac80:	40011000 	.word	0x40011000
 800ac84:	40011400 	.word	0x40011400
 800ac88:	51eb851f 	.word	0x51eb851f

0800ac8c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b085      	sub	sp, #20
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800ac96:	2300      	movs	r3, #0
 800ac98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2b01      	cmp	r3, #1
 800aca4:	d029      	beq.n	800acfa <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800acb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800acb6:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800acc0:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 800acc6:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 800accc:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800acd2:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 800acd8:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800acde:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 800ace4:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 800acea:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800acec:	68fa      	ldr	r2, [r7, #12]
 800acee:	4313      	orrs	r3, r2
 800acf0:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68fa      	ldr	r2, [r7, #12]
 800acf6:	601a      	str	r2, [r3, #0]
 800acf8:	e034      	b.n	800ad64 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ad06:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800ad10:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800ad16:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800ad18:	68fa      	ldr	r2, [r7, #12]
 800ad1a:	4313      	orrs	r3, r2
 800ad1c:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800ad2a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ad2e:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800ad38:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 800ad3e:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 800ad44:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 800ad4a:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800ad50:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800ad52:	68ba      	ldr	r2, [r7, #8]
 800ad54:	4313      	orrs	r3, r2
 800ad56:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	68ba      	ldr	r2, [r7, #8]
 800ad62:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 800ad64:	2300      	movs	r3, #0
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3714      	adds	r7, #20
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad70:	4770      	bx	lr

0800ad72 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ad72:	b480      	push	{r7}
 800ad74:	b087      	sub	sp, #28
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	60f8      	str	r0, [r7, #12]
 800ad7a:	60b9      	str	r1, [r7, #8]
 800ad7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800ad82:	2300      	movs	r3, #0
 800ad84:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d02e      	beq.n	800adea <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	689b      	ldr	r3, [r3, #8]
 800ad90:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ad98:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	3b01      	subs	r3, #1
 800ada6:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800ada8:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	3b01      	subs	r3, #1
 800adb0:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800adb2:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	68db      	ldr	r3, [r3, #12]
 800adb8:	3b01      	subs	r3, #1
 800adba:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800adbc:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	3b01      	subs	r3, #1
 800adc4:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800adc6:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	695b      	ldr	r3, [r3, #20]
 800adcc:	3b01      	subs	r3, #1
 800adce:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800add0:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	699b      	ldr	r3, [r3, #24]
 800add6:	3b01      	subs	r3, #1
 800add8:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800adda:	4313      	orrs	r3, r2
 800addc:	697a      	ldr	r2, [r7, #20]
 800adde:	4313      	orrs	r3, r2
 800ade0:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	697a      	ldr	r2, [r7, #20]
 800ade6:	609a      	str	r2, [r3, #8]
 800ade8:	e03b      	b.n	800ae62 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	689b      	ldr	r3, [r3, #8]
 800adee:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800adf6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800adfa:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	3b01      	subs	r3, #1
 800ae02:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	695b      	ldr	r3, [r3, #20]
 800ae08:	3b01      	subs	r3, #1
 800ae0a:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	697a      	ldr	r2, [r7, #20]
 800ae10:	4313      	orrs	r3, r2
 800ae12:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	68db      	ldr	r3, [r3, #12]
 800ae18:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ae20:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	685b      	ldr	r3, [r3, #4]
 800ae2c:	3b01      	subs	r3, #1
 800ae2e:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800ae30:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	3b01      	subs	r3, #1
 800ae38:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800ae3a:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	691b      	ldr	r3, [r3, #16]
 800ae40:	3b01      	subs	r3, #1
 800ae42:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800ae44:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	699b      	ldr	r3, [r3, #24]
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800ae4e:	4313      	orrs	r3, r2
 800ae50:	693a      	ldr	r2, [r7, #16]
 800ae52:	4313      	orrs	r3, r2
 800ae54:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	697a      	ldr	r2, [r7, #20]
 800ae5a:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	693a      	ldr	r2, [r7, #16]
 800ae60:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800ae62:	2300      	movs	r3, #0
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	371c      	adds	r7, #28
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b086      	sub	sp, #24
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 800ae80:	2300      	movs	r3, #0
 800ae82:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800ae8c:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800ae8e:	68bb      	ldr	r3, [r7, #8]
 800ae90:	689b      	ldr	r3, [r3, #8]
 800ae92:	3b01      	subs	r3, #1
 800ae94:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800ae96:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	68db      	ldr	r3, [r3, #12]
 800ae9c:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800aea8:	f7f9 fb90 	bl	80045cc <HAL_GetTick>
 800aeac:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800aeae:	e010      	b.n	800aed2 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeb6:	d00c      	beq.n	800aed2 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d007      	beq.n	800aece <FMC_SDRAM_SendCommand+0x5e>
 800aebe:	f7f9 fb85 	bl	80045cc <HAL_GetTick>
 800aec2:	4602      	mov	r2, r0
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	1ad3      	subs	r3, r2, r3
 800aec8:	687a      	ldr	r2, [r7, #4]
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d201      	bcs.n	800aed2 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800aece:	2303      	movs	r3, #3
 800aed0:	e006      	b.n	800aee0 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	699b      	ldr	r3, [r3, #24]
 800aed6:	f003 0320 	and.w	r3, r3, #32
 800aeda:	2b20      	cmp	r3, #32
 800aedc:	d0e8      	beq.n	800aeb0 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800aede:	2300      	movs	r3, #0
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3718      	adds	r7, #24
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	695a      	ldr	r2, [r3, #20]
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	005b      	lsls	r3, r3, #1
 800aefa:	431a      	orrs	r2, r3
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800af00:	2300      	movs	r3, #0
}
 800af02:	4618      	mov	r0, r3
 800af04:	370c      	adds	r7, #12
 800af06:	46bd      	mov	sp, r7
 800af08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0c:	4770      	bx	lr

0800af0e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800af0e:	b480      	push	{r7}
 800af10:	b083      	sub	sp, #12
 800af12:	af00      	add	r7, sp, #0
 800af14:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	f043 0201 	orr.w	r2, r3, #1
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800af22:	2300      	movs	r3, #0
}
 800af24:	4618      	mov	r0, r3
 800af26:	370c      	adds	r7, #12
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800af30:	b480      	push	{r7}
 800af32:	b083      	sub	sp, #12
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	689b      	ldr	r3, [r3, #8]
 800af3c:	f023 0201 	bic.w	r2, r3, #1
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800af44:	2300      	movs	r3, #0
}
 800af46:	4618      	mov	r0, r3
 800af48:	370c      	adds	r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr
	...

0800af54 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800af54:	b480      	push	{r7}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800af5e:	2300      	movs	r3, #0
 800af60:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	019b      	lsls	r3, r3, #6
 800af66:	f043 0220 	orr.w	r2, r3, #32
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	3301      	adds	r3, #1
 800af72:	60fb      	str	r3, [r7, #12]
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	4a09      	ldr	r2, [pc, #36]	; (800af9c <USB_FlushTxFifo+0x48>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d901      	bls.n	800af80 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800af7c:	2303      	movs	r3, #3
 800af7e:	e006      	b.n	800af8e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	691b      	ldr	r3, [r3, #16]
 800af84:	f003 0320 	and.w	r3, r3, #32
 800af88:	2b20      	cmp	r3, #32
 800af8a:	d0f0      	beq.n	800af6e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800af8c:	2300      	movs	r3, #0
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3714      	adds	r7, #20
 800af92:	46bd      	mov	sp, r7
 800af94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af98:	4770      	bx	lr
 800af9a:	bf00      	nop
 800af9c:	00030d40 	.word	0x00030d40

0800afa0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b085      	sub	sp, #20
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800afa8:	2300      	movs	r3, #0
 800afaa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2210      	movs	r2, #16
 800afb0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	3301      	adds	r3, #1
 800afb6:	60fb      	str	r3, [r7, #12]
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	4a09      	ldr	r2, [pc, #36]	; (800afe0 <USB_FlushRxFifo+0x40>)
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d901      	bls.n	800afc4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800afc0:	2303      	movs	r3, #3
 800afc2:	e006      	b.n	800afd2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	691b      	ldr	r3, [r3, #16]
 800afc8:	f003 0310 	and.w	r3, r3, #16
 800afcc:	2b10      	cmp	r3, #16
 800afce:	d0f0      	beq.n	800afb2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800afd0:	2300      	movs	r3, #0
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3714      	adds	r7, #20
 800afd6:	46bd      	mov	sp, r7
 800afd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afdc:	4770      	bx	lr
 800afde:	bf00      	nop
 800afe0:	00030d40 	.word	0x00030d40

0800afe4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b089      	sub	sp, #36	; 0x24
 800afe8:	af00      	add	r7, sp, #0
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	4613      	mov	r3, r2
 800aff0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800affa:	88fb      	ldrh	r3, [r7, #6]
 800affc:	3303      	adds	r3, #3
 800affe:	089b      	lsrs	r3, r3, #2
 800b000:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b002:	2300      	movs	r3, #0
 800b004:	61bb      	str	r3, [r7, #24]
 800b006:	e00b      	b.n	800b020 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b008:	697b      	ldr	r3, [r7, #20]
 800b00a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	601a      	str	r2, [r3, #0]
    pDest++;
 800b014:	69fb      	ldr	r3, [r7, #28]
 800b016:	3304      	adds	r3, #4
 800b018:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b01a:	69bb      	ldr	r3, [r7, #24]
 800b01c:	3301      	adds	r3, #1
 800b01e:	61bb      	str	r3, [r7, #24]
 800b020:	69ba      	ldr	r2, [r7, #24]
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	429a      	cmp	r2, r3
 800b026:	d3ef      	bcc.n	800b008 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b028:	69fb      	ldr	r3, [r7, #28]
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3724      	adds	r7, #36	; 0x24
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr

0800b036 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b036:	b480      	push	{r7}
 800b038:	b085      	sub	sp, #20
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	695b      	ldr	r3, [r3, #20]
 800b042:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	699b      	ldr	r3, [r3, #24]
 800b048:	68fa      	ldr	r2, [r7, #12]
 800b04a:	4013      	ands	r3, r2
 800b04c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b04e:	68fb      	ldr	r3, [r7, #12]
}
 800b050:	4618      	mov	r0, r3
 800b052:	3714      	adds	r7, #20
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr

0800b05c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	695b      	ldr	r3, [r3, #20]
 800b068:	f003 0301 	and.w	r3, r3, #1
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	370c      	adds	r7, #12
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr

0800b078 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	460b      	mov	r3, r1
 800b082:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	68fa      	ldr	r2, [r7, #12]
 800b092:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800b096:	f023 0303 	bic.w	r3, r3, #3
 800b09a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0a2:	681a      	ldr	r2, [r3, #0]
 800b0a4:	78fb      	ldrb	r3, [r7, #3]
 800b0a6:	f003 0303 	and.w	r3, r3, #3
 800b0aa:	68f9      	ldr	r1, [r7, #12]
 800b0ac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b0b0:	4313      	orrs	r3, r2
 800b0b2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800b0b4:	78fb      	ldrb	r3, [r7, #3]
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	d107      	bne.n	800b0ca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0c0:	461a      	mov	r2, r3
 800b0c2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b0c6:	6053      	str	r3, [r2, #4]
 800b0c8:	e009      	b.n	800b0de <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800b0ca:	78fb      	ldrb	r3, [r7, #3]
 800b0cc:	2b02      	cmp	r3, #2
 800b0ce:	d106      	bne.n	800b0de <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	f241 7370 	movw	r3, #6000	; 0x1770
 800b0dc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800b0de:	2300      	movs	r3, #0
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3714      	adds	r7, #20
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b085      	sub	sp, #20
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0fe:	695b      	ldr	r3, [r3, #20]
 800b100:	b29b      	uxth	r3, r3
}
 800b102:	4618      	mov	r0, r3
 800b104:	3714      	adds	r7, #20
 800b106:	46bd      	mov	sp, r7
 800b108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10c:	4770      	bx	lr

0800b10e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b10e:	b480      	push	{r7}
 800b110:	b087      	sub	sp, #28
 800b112:	af00      	add	r7, sp, #0
 800b114:	6078      	str	r0, [r7, #4]
 800b116:	460b      	mov	r3, r1
 800b118:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800b11e:	78fb      	ldrb	r3, [r7, #3]
 800b120:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b122:	2300      	movs	r3, #0
 800b124:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	015a      	lsls	r2, r3, #5
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	4413      	add	r3, r2
 800b12e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	0c9b      	lsrs	r3, r3, #18
 800b136:	f003 0303 	and.w	r3, r3, #3
 800b13a:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d002      	beq.n	800b148 <USB_HC_Halt+0x3a>
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	2b02      	cmp	r3, #2
 800b146:	d16c      	bne.n	800b222 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	015a      	lsls	r2, r3, #5
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	4413      	add	r3, r2
 800b150:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	68fa      	ldr	r2, [r7, #12]
 800b158:	0151      	lsls	r1, r2, #5
 800b15a:	693a      	ldr	r2, [r7, #16]
 800b15c:	440a      	add	r2, r1
 800b15e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b162:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b166:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b16c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b170:	2b00      	cmp	r3, #0
 800b172:	d143      	bne.n	800b1fc <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	015a      	lsls	r2, r3, #5
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	4413      	add	r3, r2
 800b17c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	68fa      	ldr	r2, [r7, #12]
 800b184:	0151      	lsls	r1, r2, #5
 800b186:	693a      	ldr	r2, [r7, #16]
 800b188:	440a      	add	r2, r1
 800b18a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b18e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b192:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	015a      	lsls	r2, r3, #5
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	4413      	add	r3, r2
 800b19c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	68fa      	ldr	r2, [r7, #12]
 800b1a4:	0151      	lsls	r1, r2, #5
 800b1a6:	693a      	ldr	r2, [r7, #16]
 800b1a8:	440a      	add	r2, r1
 800b1aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b1b2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	015a      	lsls	r2, r3, #5
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	4413      	add	r3, r2
 800b1bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	68fa      	ldr	r2, [r7, #12]
 800b1c4:	0151      	lsls	r1, r2, #5
 800b1c6:	693a      	ldr	r2, [r7, #16]
 800b1c8:	440a      	add	r2, r1
 800b1ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b1d2:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	617b      	str	r3, [r7, #20]
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b1e0:	d81d      	bhi.n	800b21e <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	015a      	lsls	r2, r3, #5
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	4413      	add	r3, r2
 800b1ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b1f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b1f8:	d0ec      	beq.n	800b1d4 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b1fa:	e080      	b.n	800b2fe <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	015a      	lsls	r2, r3, #5
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	4413      	add	r3, r2
 800b204:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	68fa      	ldr	r2, [r7, #12]
 800b20c:	0151      	lsls	r1, r2, #5
 800b20e:	693a      	ldr	r2, [r7, #16]
 800b210:	440a      	add	r2, r1
 800b212:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b216:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b21a:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b21c:	e06f      	b.n	800b2fe <USB_HC_Halt+0x1f0>
          break;
 800b21e:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b220:	e06d      	b.n	800b2fe <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	015a      	lsls	r2, r3, #5
 800b226:	693b      	ldr	r3, [r7, #16]
 800b228:	4413      	add	r3, r2
 800b22a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	68fa      	ldr	r2, [r7, #12]
 800b232:	0151      	lsls	r1, r2, #5
 800b234:	693a      	ldr	r2, [r7, #16]
 800b236:	440a      	add	r2, r1
 800b238:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b23c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b240:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b248:	691b      	ldr	r3, [r3, #16]
 800b24a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d143      	bne.n	800b2da <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	015a      	lsls	r2, r3, #5
 800b256:	693b      	ldr	r3, [r7, #16]
 800b258:	4413      	add	r3, r2
 800b25a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	68fa      	ldr	r2, [r7, #12]
 800b262:	0151      	lsls	r1, r2, #5
 800b264:	693a      	ldr	r2, [r7, #16]
 800b266:	440a      	add	r2, r1
 800b268:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b26c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b270:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	015a      	lsls	r2, r3, #5
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	4413      	add	r3, r2
 800b27a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	0151      	lsls	r1, r2, #5
 800b284:	693a      	ldr	r2, [r7, #16]
 800b286:	440a      	add	r2, r1
 800b288:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b28c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b290:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	015a      	lsls	r2, r3, #5
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	4413      	add	r3, r2
 800b29a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	0151      	lsls	r1, r2, #5
 800b2a4:	693a      	ldr	r2, [r7, #16]
 800b2a6:	440a      	add	r2, r1
 800b2a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b2ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b2b0:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	617b      	str	r3, [r7, #20]
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b2be:	d81d      	bhi.n	800b2fc <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	015a      	lsls	r2, r3, #5
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	4413      	add	r3, r2
 800b2c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b2d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b2d6:	d0ec      	beq.n	800b2b2 <USB_HC_Halt+0x1a4>
 800b2d8:	e011      	b.n	800b2fe <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	015a      	lsls	r2, r3, #5
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	4413      	add	r3, r2
 800b2e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	0151      	lsls	r1, r2, #5
 800b2ec:	693a      	ldr	r2, [r7, #16]
 800b2ee:	440a      	add	r2, r1
 800b2f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b2f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b2f8:	6013      	str	r3, [r2, #0]
 800b2fa:	e000      	b.n	800b2fe <USB_HC_Halt+0x1f0>
          break;
 800b2fc:	bf00      	nop
    }
  }

  return HAL_OK;
 800b2fe:	2300      	movs	r3, #0
}
 800b300:	4618      	mov	r0, r3
 800b302:	371c      	adds	r7, #28
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr

0800b30c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b086      	sub	sp, #24
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b318:	2300      	movs	r3, #0
 800b31a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f7ff fe07 	bl	800af30 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b322:	2110      	movs	r1, #16
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f7ff fe15 	bl	800af54 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f7ff fe38 	bl	800afa0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b330:	2300      	movs	r3, #0
 800b332:	613b      	str	r3, [r7, #16]
 800b334:	e01f      	b.n	800b376 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	015a      	lsls	r2, r3, #5
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	4413      	add	r3, r2
 800b33e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b34c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b354:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b35c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b35e:	693b      	ldr	r3, [r7, #16]
 800b360:	015a      	lsls	r2, r3, #5
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	4413      	add	r3, r2
 800b366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b36a:	461a      	mov	r2, r3
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	3301      	adds	r3, #1
 800b374:	613b      	str	r3, [r7, #16]
 800b376:	693b      	ldr	r3, [r7, #16]
 800b378:	2b0f      	cmp	r3, #15
 800b37a:	d9dc      	bls.n	800b336 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b37c:	2300      	movs	r3, #0
 800b37e:	613b      	str	r3, [r7, #16]
 800b380:	e034      	b.n	800b3ec <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	015a      	lsls	r2, r3, #5
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	4413      	add	r3, r2
 800b38a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b398:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3a0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b3a8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	015a      	lsls	r2, r3, #5
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	4413      	add	r3, r2
 800b3b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	3301      	adds	r3, #1
 800b3c0:	617b      	str	r3, [r7, #20]
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b3c8:	d80c      	bhi.n	800b3e4 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	015a      	lsls	r2, r3, #5
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	4413      	add	r3, r2
 800b3d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b3dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b3e0:	d0ec      	beq.n	800b3bc <USB_StopHost+0xb0>
 800b3e2:	e000      	b.n	800b3e6 <USB_StopHost+0xda>
        break;
 800b3e4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	613b      	str	r3, [r7, #16]
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	2b0f      	cmp	r3, #15
 800b3f0:	d9c7      	bls.n	800b382 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	f04f 33ff 	mov.w	r3, #4294967295
 800b3fe:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f04f 32ff 	mov.w	r2, #4294967295
 800b406:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f7ff fd80 	bl	800af0e <USB_EnableGlobalInt>

  return HAL_OK;
 800b40e:	2300      	movs	r3, #0
}
 800b410:	4618      	mov	r0, r3
 800b412:	3718      	adds	r7, #24
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}

0800b418 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b082      	sub	sp, #8
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b426:	1c5a      	adds	r2, r3, #1
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f000 f804 	bl	800b43c <USBH_HandleSof>
}
 800b434:	bf00      	nop
 800b436:	3708      	adds	r7, #8
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	781b      	ldrb	r3, [r3, #0]
 800b448:	b2db      	uxtb	r3, r3
 800b44a:	2b0b      	cmp	r3, #11
 800b44c:	d10a      	bne.n	800b464 <USBH_HandleSof+0x28>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b454:	2b00      	cmp	r3, #0
 800b456:	d005      	beq.n	800b464 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b45e:	699b      	ldr	r3, [r3, #24]
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	4798      	blx	r3
  }
}
 800b464:	bf00      	nop
 800b466:	3708      	adds	r7, #8
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b082      	sub	sp, #8
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2201      	movs	r2, #1
 800b478:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2201      	movs	r2, #1
 800b480:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b490:	2200      	movs	r2, #0
 800b492:	4619      	mov	r1, r3
 800b494:	f000 f8ae 	bl	800b5f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800b498:	bf00      	nop
}
 800b49a:	3708      	adds	r7, #8
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b083      	sub	sp, #12
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800b4b0:	bf00      	nop
}
 800b4b2:	370c      	adds	r7, #12
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ba:	4770      	bx	lr

0800b4bc <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b082      	sub	sp, #8
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	f000 f87e 	bl	800b5f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b4f8:	2300      	movs	r3, #0
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3708      	adds	r7, #8
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}

0800b502 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b502:	b580      	push	{r7, lr}
 800b504:	b082      	sub	sp, #8
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2201      	movs	r2, #1
 800b50e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2200      	movs	r2, #0
 800b516:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2200      	movs	r2, #0
 800b51e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f001 f8fe 	bl	800c724 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	791b      	ldrb	r3, [r3, #4]
 800b52c:	4619      	mov	r1, r3
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	f000 f830 	bl	800b594 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	795b      	ldrb	r3, [r3, #5]
 800b538:	4619      	mov	r1, r3
 800b53a:	6878      	ldr	r0, [r7, #4]
 800b53c:	f000 f82a 	bl	800b594 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2201      	movs	r2, #1
 800b544:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b554:	2200      	movs	r2, #0
 800b556:	4619      	mov	r1, r3
 800b558:	f000 f84c 	bl	800b5f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3708      	adds	r7, #8
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b082      	sub	sp, #8
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2201      	movs	r2, #1
 800b572:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b582:	2200      	movs	r2, #0
 800b584:	4619      	mov	r1, r3
 800b586:	f000 f835 	bl	800b5f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 800b58a:	2300      	movs	r3, #0
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3708      	adds	r7, #8
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b594:	b480      	push	{r7}
 800b596:	b083      	sub	sp, #12
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
 800b59c:	460b      	mov	r3, r1
 800b59e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800b5a0:	78fb      	ldrb	r3, [r7, #3]
 800b5a2:	2b0a      	cmp	r3, #10
 800b5a4:	d80d      	bhi.n	800b5c2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b5a6:	78fb      	ldrb	r3, [r7, #3]
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	33e0      	adds	r3, #224	; 0xe0
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	4413      	add	r3, r2
 800b5b0:	685a      	ldr	r2, [r3, #4]
 800b5b2:	78fb      	ldrb	r3, [r7, #3]
 800b5b4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b5b8:	6879      	ldr	r1, [r7, #4]
 800b5ba:	33e0      	adds	r3, #224	; 0xe0
 800b5bc:	009b      	lsls	r3, r3, #2
 800b5be:	440b      	add	r3, r1
 800b5c0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b5c2:	2300      	movs	r3, #0
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b083      	sub	sp, #12
 800b5d4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b5d6:	f3ef 8305 	mrs	r3, IPSR
 800b5da:	607b      	str	r3, [r7, #4]
  return(result);
 800b5dc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	bf14      	ite	ne
 800b5e2:	2301      	movne	r3, #1
 800b5e4:	2300      	moveq	r3, #0
 800b5e6:	b2db      	uxtb	r3, r3
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	370c      	adds	r7, #12
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b086      	sub	sp, #24
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	60f8      	str	r0, [r7, #12]
 800b5fc:	60b9      	str	r1, [r7, #8]
 800b5fe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800b600:	2300      	movs	r3, #0
 800b602:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d101      	bne.n	800b612 <osMessagePut+0x1e>
    ticks = 1;
 800b60e:	2301      	movs	r3, #1
 800b610:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800b612:	f7ff ffdd 	bl	800b5d0 <inHandlerMode>
 800b616:	4603      	mov	r3, r0
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d018      	beq.n	800b64e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800b61c:	f107 0210 	add.w	r2, r7, #16
 800b620:	f107 0108 	add.w	r1, r7, #8
 800b624:	2300      	movs	r3, #0
 800b626:	68f8      	ldr	r0, [r7, #12]
 800b628:	f000 f9a6 	bl	800b978 <xQueueGenericSendFromISR>
 800b62c:	4603      	mov	r3, r0
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d001      	beq.n	800b636 <osMessagePut+0x42>
      return osErrorOS;
 800b632:	23ff      	movs	r3, #255	; 0xff
 800b634:	e018      	b.n	800b668 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b636:	693b      	ldr	r3, [r7, #16]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d014      	beq.n	800b666 <osMessagePut+0x72>
 800b63c:	4b0c      	ldr	r3, [pc, #48]	; (800b670 <osMessagePut+0x7c>)
 800b63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b642:	601a      	str	r2, [r3, #0]
 800b644:	f3bf 8f4f 	dsb	sy
 800b648:	f3bf 8f6f 	isb	sy
 800b64c:	e00b      	b.n	800b666 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800b64e:	f107 0108 	add.w	r1, r7, #8
 800b652:	2300      	movs	r3, #0
 800b654:	697a      	ldr	r2, [r7, #20]
 800b656:	68f8      	ldr	r0, [r7, #12]
 800b658:	f000 f894 	bl	800b784 <xQueueGenericSend>
 800b65c:	4603      	mov	r3, r0
 800b65e:	2b01      	cmp	r3, #1
 800b660:	d001      	beq.n	800b666 <osMessagePut+0x72>
      return osErrorOS;
 800b662:	23ff      	movs	r3, #255	; 0xff
 800b664:	e000      	b.n	800b668 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800b666:	2300      	movs	r3, #0
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3718      	adds	r7, #24
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}
 800b670:	e000ed04 	.word	0xe000ed04

0800b674 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b674:	b480      	push	{r7}
 800b676:	b085      	sub	sp, #20
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	68fa      	ldr	r2, [r7, #12]
 800b688:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	689a      	ldr	r2, [r3, #8]
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	689b      	ldr	r3, [r3, #8]
 800b696:	683a      	ldr	r2, [r7, #0]
 800b698:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	683a      	ldr	r2, [r7, #0]
 800b69e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	687a      	ldr	r2, [r7, #4]
 800b6a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	1c5a      	adds	r2, r3, #1
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	601a      	str	r2, [r3, #0]
}
 800b6b0:	bf00      	nop
 800b6b2:	3714      	adds	r7, #20
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b085      	sub	sp, #20
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6d2:	d103      	bne.n	800b6dc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	691b      	ldr	r3, [r3, #16]
 800b6d8:	60fb      	str	r3, [r7, #12]
 800b6da:	e00c      	b.n	800b6f6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	3308      	adds	r3, #8
 800b6e0:	60fb      	str	r3, [r7, #12]
 800b6e2:	e002      	b.n	800b6ea <vListInsert+0x2e>
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	685b      	ldr	r3, [r3, #4]
 800b6e8:	60fb      	str	r3, [r7, #12]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	68ba      	ldr	r2, [r7, #8]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d2f6      	bcs.n	800b6e4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	685a      	ldr	r2, [r3, #4]
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	683a      	ldr	r2, [r7, #0]
 800b704:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	68fa      	ldr	r2, [r7, #12]
 800b70a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	683a      	ldr	r2, [r7, #0]
 800b710:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	687a      	ldr	r2, [r7, #4]
 800b716:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	1c5a      	adds	r2, r3, #1
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	601a      	str	r2, [r3, #0]
}
 800b722:	bf00      	nop
 800b724:	3714      	adds	r7, #20
 800b726:	46bd      	mov	sp, r7
 800b728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72c:	4770      	bx	lr

0800b72e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b72e:	b480      	push	{r7}
 800b730:	b085      	sub	sp, #20
 800b732:	af00      	add	r7, sp, #0
 800b734:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	691b      	ldr	r3, [r3, #16]
 800b73a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	685b      	ldr	r3, [r3, #4]
 800b740:	687a      	ldr	r2, [r7, #4]
 800b742:	6892      	ldr	r2, [r2, #8]
 800b744:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	689b      	ldr	r3, [r3, #8]
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	6852      	ldr	r2, [r2, #4]
 800b74e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	685b      	ldr	r3, [r3, #4]
 800b754:	687a      	ldr	r2, [r7, #4]
 800b756:	429a      	cmp	r2, r3
 800b758:	d103      	bne.n	800b762 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	689a      	ldr	r2, [r3, #8]
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2200      	movs	r2, #0
 800b766:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	1e5a      	subs	r2, r3, #1
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
}
 800b776:	4618      	mov	r0, r3
 800b778:	3714      	adds	r7, #20
 800b77a:	46bd      	mov	sp, r7
 800b77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b780:	4770      	bx	lr
	...

0800b784 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b08e      	sub	sp, #56	; 0x38
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	607a      	str	r2, [r7, #4]
 800b790:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b792:	2300      	movs	r3, #0
 800b794:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d109      	bne.n	800b7b4 <xQueueGenericSend+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b7a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a4:	f383 8811 	msr	BASEPRI, r3
 800b7a8:	f3bf 8f6f 	isb	sy
 800b7ac:	f3bf 8f4f 	dsb	sy
 800b7b0:	62bb      	str	r3, [r7, #40]	; 0x28
 800b7b2:	e7fe      	b.n	800b7b2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d103      	bne.n	800b7c2 <xQueueGenericSend+0x3e>
 800b7ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d101      	bne.n	800b7c6 <xQueueGenericSend+0x42>
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	e000      	b.n	800b7c8 <xQueueGenericSend+0x44>
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d109      	bne.n	800b7e0 <xQueueGenericSend+0x5c>
 800b7cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7d0:	f383 8811 	msr	BASEPRI, r3
 800b7d4:	f3bf 8f6f 	isb	sy
 800b7d8:	f3bf 8f4f 	dsb	sy
 800b7dc:	627b      	str	r3, [r7, #36]	; 0x24
 800b7de:	e7fe      	b.n	800b7de <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	2b02      	cmp	r3, #2
 800b7e4:	d103      	bne.n	800b7ee <xQueueGenericSend+0x6a>
 800b7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d101      	bne.n	800b7f2 <xQueueGenericSend+0x6e>
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e000      	b.n	800b7f4 <xQueueGenericSend+0x70>
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d109      	bne.n	800b80c <xQueueGenericSend+0x88>
 800b7f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fc:	f383 8811 	msr	BASEPRI, r3
 800b800:	f3bf 8f6f 	isb	sy
 800b804:	f3bf 8f4f 	dsb	sy
 800b808:	623b      	str	r3, [r7, #32]
 800b80a:	e7fe      	b.n	800b80a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b80c:	f000 fd26 	bl	800c25c <xTaskGetSchedulerState>
 800b810:	4603      	mov	r3, r0
 800b812:	2b00      	cmp	r3, #0
 800b814:	d102      	bne.n	800b81c <xQueueGenericSend+0x98>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d101      	bne.n	800b820 <xQueueGenericSend+0x9c>
 800b81c:	2301      	movs	r3, #1
 800b81e:	e000      	b.n	800b822 <xQueueGenericSend+0x9e>
 800b820:	2300      	movs	r3, #0
 800b822:	2b00      	cmp	r3, #0
 800b824:	d109      	bne.n	800b83a <xQueueGenericSend+0xb6>
 800b826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b82a:	f383 8811 	msr	BASEPRI, r3
 800b82e:	f3bf 8f6f 	isb	sy
 800b832:	f3bf 8f4f 	dsb	sy
 800b836:	61fb      	str	r3, [r7, #28]
 800b838:	e7fe      	b.n	800b838 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b83a:	f000 fe2d 	bl	800c498 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b83e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b840:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b846:	429a      	cmp	r2, r3
 800b848:	d302      	bcc.n	800b850 <xQueueGenericSend+0xcc>
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	2b02      	cmp	r3, #2
 800b84e:	d129      	bne.n	800b8a4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b850:	683a      	ldr	r2, [r7, #0]
 800b852:	68b9      	ldr	r1, [r7, #8]
 800b854:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b856:	f000 f923 	bl	800baa0 <prvCopyDataToQueue>
 800b85a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b85c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b85e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b860:	2b00      	cmp	r3, #0
 800b862:	d010      	beq.n	800b886 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b866:	3324      	adds	r3, #36	; 0x24
 800b868:	4618      	mov	r0, r3
 800b86a:	f000 fbf3 	bl	800c054 <xTaskRemoveFromEventList>
 800b86e:	4603      	mov	r3, r0
 800b870:	2b00      	cmp	r3, #0
 800b872:	d013      	beq.n	800b89c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b874:	4b3f      	ldr	r3, [pc, #252]	; (800b974 <xQueueGenericSend+0x1f0>)
 800b876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b87a:	601a      	str	r2, [r3, #0]
 800b87c:	f3bf 8f4f 	dsb	sy
 800b880:	f3bf 8f6f 	isb	sy
 800b884:	e00a      	b.n	800b89c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d007      	beq.n	800b89c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b88c:	4b39      	ldr	r3, [pc, #228]	; (800b974 <xQueueGenericSend+0x1f0>)
 800b88e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b892:	601a      	str	r2, [r3, #0]
 800b894:	f3bf 8f4f 	dsb	sy
 800b898:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b89c:	f000 fe2a 	bl	800c4f4 <vPortExitCritical>
				return pdPASS;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	e063      	b.n	800b96c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d103      	bne.n	800b8b2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b8aa:	f000 fe23 	bl	800c4f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	e05c      	b.n	800b96c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b8b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d106      	bne.n	800b8c6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b8b8:	f107 0314 	add.w	r3, r7, #20
 800b8bc:	4618      	mov	r0, r3
 800b8be:	f000 fc2b 	bl	800c118 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b8c6:	f000 fe15 	bl	800c4f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b8ca:	f000 f9bd 	bl	800bc48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b8ce:	f000 fde3 	bl	800c498 <vPortEnterCritical>
 800b8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b8d8:	b25b      	sxtb	r3, r3
 800b8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8de:	d103      	bne.n	800b8e8 <xQueueGenericSend+0x164>
 800b8e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b8e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b8ee:	b25b      	sxtb	r3, r3
 800b8f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8f4:	d103      	bne.n	800b8fe <xQueueGenericSend+0x17a>
 800b8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b8fe:	f000 fdf9 	bl	800c4f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b902:	1d3a      	adds	r2, r7, #4
 800b904:	f107 0314 	add.w	r3, r7, #20
 800b908:	4611      	mov	r1, r2
 800b90a:	4618      	mov	r0, r3
 800b90c:	f000 fc1a 	bl	800c144 <xTaskCheckForTimeOut>
 800b910:	4603      	mov	r3, r0
 800b912:	2b00      	cmp	r3, #0
 800b914:	d124      	bne.n	800b960 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b916:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b918:	f000 f97e 	bl	800bc18 <prvIsQueueFull>
 800b91c:	4603      	mov	r3, r0
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d018      	beq.n	800b954 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b924:	3310      	adds	r3, #16
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	4611      	mov	r1, r2
 800b92a:	4618      	mov	r0, r3
 800b92c:	f000 fb6e 	bl	800c00c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b930:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b932:	f000 f91f 	bl	800bb74 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b936:	f000 f995 	bl	800bc64 <xTaskResumeAll>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	f47f af7c 	bne.w	800b83a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800b942:	4b0c      	ldr	r3, [pc, #48]	; (800b974 <xQueueGenericSend+0x1f0>)
 800b944:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b948:	601a      	str	r2, [r3, #0]
 800b94a:	f3bf 8f4f 	dsb	sy
 800b94e:	f3bf 8f6f 	isb	sy
 800b952:	e772      	b.n	800b83a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b954:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b956:	f000 f90d 	bl	800bb74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b95a:	f000 f983 	bl	800bc64 <xTaskResumeAll>
 800b95e:	e76c      	b.n	800b83a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b960:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b962:	f000 f907 	bl	800bb74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b966:	f000 f97d 	bl	800bc64 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b96a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	3738      	adds	r7, #56	; 0x38
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}
 800b974:	e000ed04 	.word	0xe000ed04

0800b978 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b08e      	sub	sp, #56	; 0x38
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	60f8      	str	r0, [r7, #12]
 800b980:	60b9      	str	r1, [r7, #8]
 800b982:	607a      	str	r2, [r7, #4]
 800b984:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d109      	bne.n	800b9a4 <xQueueGenericSendFromISR+0x2c>
 800b990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b994:	f383 8811 	msr	BASEPRI, r3
 800b998:	f3bf 8f6f 	isb	sy
 800b99c:	f3bf 8f4f 	dsb	sy
 800b9a0:	627b      	str	r3, [r7, #36]	; 0x24
 800b9a2:	e7fe      	b.n	800b9a2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d103      	bne.n	800b9b2 <xQueueGenericSendFromISR+0x3a>
 800b9aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d101      	bne.n	800b9b6 <xQueueGenericSendFromISR+0x3e>
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	e000      	b.n	800b9b8 <xQueueGenericSendFromISR+0x40>
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d109      	bne.n	800b9d0 <xQueueGenericSendFromISR+0x58>
 800b9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c0:	f383 8811 	msr	BASEPRI, r3
 800b9c4:	f3bf 8f6f 	isb	sy
 800b9c8:	f3bf 8f4f 	dsb	sy
 800b9cc:	623b      	str	r3, [r7, #32]
 800b9ce:	e7fe      	b.n	800b9ce <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	2b02      	cmp	r3, #2
 800b9d4:	d103      	bne.n	800b9de <xQueueGenericSendFromISR+0x66>
 800b9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d101      	bne.n	800b9e2 <xQueueGenericSendFromISR+0x6a>
 800b9de:	2301      	movs	r3, #1
 800b9e0:	e000      	b.n	800b9e4 <xQueueGenericSendFromISR+0x6c>
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d109      	bne.n	800b9fc <xQueueGenericSendFromISR+0x84>
 800b9e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ec:	f383 8811 	msr	BASEPRI, r3
 800b9f0:	f3bf 8f6f 	isb	sy
 800b9f4:	f3bf 8f4f 	dsb	sy
 800b9f8:	61fb      	str	r3, [r7, #28]
 800b9fa:	e7fe      	b.n	800b9fa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b9fc:	f000 fdfc 	bl	800c5f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ba00:	f3ef 8211 	mrs	r2, BASEPRI
 800ba04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba08:	f383 8811 	msr	BASEPRI, r3
 800ba0c:	f3bf 8f6f 	isb	sy
 800ba10:	f3bf 8f4f 	dsb	sy
 800ba14:	61ba      	str	r2, [r7, #24]
 800ba16:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ba18:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ba1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ba1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d302      	bcc.n	800ba2e <xQueueGenericSendFromISR+0xb6>
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	2b02      	cmp	r3, #2
 800ba2c:	d12c      	bne.n	800ba88 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ba2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba38:	683a      	ldr	r2, [r7, #0]
 800ba3a:	68b9      	ldr	r1, [r7, #8]
 800ba3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba3e:	f000 f82f 	bl	800baa0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ba42:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800ba46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba4a:	d112      	bne.n	800ba72 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d016      	beq.n	800ba82 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba56:	3324      	adds	r3, #36	; 0x24
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f000 fafb 	bl	800c054 <xTaskRemoveFromEventList>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d00e      	beq.n	800ba82 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d00b      	beq.n	800ba82 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	601a      	str	r2, [r3, #0]
 800ba70:	e007      	b.n	800ba82 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ba72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ba76:	3301      	adds	r3, #1
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	b25a      	sxtb	r2, r3
 800ba7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ba82:	2301      	movs	r3, #1
 800ba84:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800ba86:	e001      	b.n	800ba8c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	637b      	str	r3, [r7, #52]	; 0x34
 800ba8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba8e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ba90:	693b      	ldr	r3, [r7, #16]
 800ba92:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ba96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	3738      	adds	r7, #56	; 0x38
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}

0800baa0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b086      	sub	sp, #24
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	60b9      	str	r1, [r7, #8]
 800baaa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800baac:	2300      	movs	r3, #0
 800baae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bab4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baba:	2b00      	cmp	r3, #0
 800babc:	d10d      	bne.n	800bada <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d14d      	bne.n	800bb62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	689b      	ldr	r3, [r3, #8]
 800baca:	4618      	mov	r0, r3
 800bacc:	f000 fbe4 	bl	800c298 <xTaskPriorityDisinherit>
 800bad0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2200      	movs	r2, #0
 800bad6:	609a      	str	r2, [r3, #8]
 800bad8:	e043      	b.n	800bb62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d119      	bne.n	800bb14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6858      	ldr	r0, [r3, #4]
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bae8:	461a      	mov	r2, r3
 800baea:	68b9      	ldr	r1, [r7, #8]
 800baec:	f000 fe94 	bl	800c818 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	685a      	ldr	r2, [r3, #4]
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800baf8:	441a      	add	r2, r3
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	685a      	ldr	r2, [r3, #4]
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	689b      	ldr	r3, [r3, #8]
 800bb06:	429a      	cmp	r2, r3
 800bb08:	d32b      	bcc.n	800bb62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681a      	ldr	r2, [r3, #0]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	605a      	str	r2, [r3, #4]
 800bb12:	e026      	b.n	800bb62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	68d8      	ldr	r0, [r3, #12]
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	68b9      	ldr	r1, [r7, #8]
 800bb20:	f000 fe7a 	bl	800c818 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	68da      	ldr	r2, [r3, #12]
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb2c:	425b      	negs	r3, r3
 800bb2e:	441a      	add	r2, r3
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	68da      	ldr	r2, [r3, #12]
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	429a      	cmp	r2, r3
 800bb3e:	d207      	bcs.n	800bb50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	689a      	ldr	r2, [r3, #8]
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb48:	425b      	negs	r3, r3
 800bb4a:	441a      	add	r2, r3
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2b02      	cmp	r3, #2
 800bb54:	d105      	bne.n	800bb62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d002      	beq.n	800bb62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	3b01      	subs	r3, #1
 800bb60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	1c5a      	adds	r2, r3, #1
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bb6a:	697b      	ldr	r3, [r7, #20]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3718      	adds	r7, #24
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b084      	sub	sp, #16
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bb7c:	f000 fc8c 	bl	800c498 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb86:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bb88:	e011      	b.n	800bbae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d012      	beq.n	800bbb8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	3324      	adds	r3, #36	; 0x24
 800bb96:	4618      	mov	r0, r3
 800bb98:	f000 fa5c 	bl	800c054 <xTaskRemoveFromEventList>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d001      	beq.n	800bba6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bba2:	f000 fb2f 	bl	800c204 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bba6:	7bfb      	ldrb	r3, [r7, #15]
 800bba8:	3b01      	subs	r3, #1
 800bbaa:	b2db      	uxtb	r3, r3
 800bbac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	dce9      	bgt.n	800bb8a <prvUnlockQueue+0x16>
 800bbb6:	e000      	b.n	800bbba <prvUnlockQueue+0x46>
					break;
 800bbb8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	22ff      	movs	r2, #255	; 0xff
 800bbbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bbc2:	f000 fc97 	bl	800c4f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bbc6:	f000 fc67 	bl	800c498 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbd0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bbd2:	e011      	b.n	800bbf8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d012      	beq.n	800bc02 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	3310      	adds	r3, #16
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f000 fa37 	bl	800c054 <xTaskRemoveFromEventList>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d001      	beq.n	800bbf0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bbec:	f000 fb0a 	bl	800c204 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bbf0:	7bbb      	ldrb	r3, [r7, #14]
 800bbf2:	3b01      	subs	r3, #1
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bbf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	dce9      	bgt.n	800bbd4 <prvUnlockQueue+0x60>
 800bc00:	e000      	b.n	800bc04 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bc02:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	22ff      	movs	r2, #255	; 0xff
 800bc08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bc0c:	f000 fc72 	bl	800c4f4 <vPortExitCritical>
}
 800bc10:	bf00      	nop
 800bc12:	3710      	adds	r7, #16
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc20:	f000 fc3a 	bl	800c498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d102      	bne.n	800bc36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bc30:	2301      	movs	r3, #1
 800bc32:	60fb      	str	r3, [r7, #12]
 800bc34:	e001      	b.n	800bc3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bc36:	2300      	movs	r3, #0
 800bc38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc3a:	f000 fc5b 	bl	800c4f4 <vPortExitCritical>

	return xReturn;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3710      	adds	r7, #16
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bc48:	b480      	push	{r7}
 800bc4a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800bc4c:	4b04      	ldr	r3, [pc, #16]	; (800bc60 <vTaskSuspendAll+0x18>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	3301      	adds	r3, #1
 800bc52:	4a03      	ldr	r2, [pc, #12]	; (800bc60 <vTaskSuspendAll+0x18>)
 800bc54:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800bc56:	bf00      	nop
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5e:	4770      	bx	lr
 800bc60:	200003d4 	.word	0x200003d4

0800bc64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b084      	sub	sp, #16
 800bc68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bc72:	4b41      	ldr	r3, [pc, #260]	; (800bd78 <xTaskResumeAll+0x114>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d109      	bne.n	800bc8e <xTaskResumeAll+0x2a>
	__asm volatile
 800bc7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc7e:	f383 8811 	msr	BASEPRI, r3
 800bc82:	f3bf 8f6f 	isb	sy
 800bc86:	f3bf 8f4f 	dsb	sy
 800bc8a:	603b      	str	r3, [r7, #0]
 800bc8c:	e7fe      	b.n	800bc8c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bc8e:	f000 fc03 	bl	800c498 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bc92:	4b39      	ldr	r3, [pc, #228]	; (800bd78 <xTaskResumeAll+0x114>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	3b01      	subs	r3, #1
 800bc98:	4a37      	ldr	r2, [pc, #220]	; (800bd78 <xTaskResumeAll+0x114>)
 800bc9a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc9c:	4b36      	ldr	r3, [pc, #216]	; (800bd78 <xTaskResumeAll+0x114>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d161      	bne.n	800bd68 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bca4:	4b35      	ldr	r3, [pc, #212]	; (800bd7c <xTaskResumeAll+0x118>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d05d      	beq.n	800bd68 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bcac:	e02e      	b.n	800bd0c <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcae:	4b34      	ldr	r3, [pc, #208]	; (800bd80 <xTaskResumeAll+0x11c>)
 800bcb0:	68db      	ldr	r3, [r3, #12]
 800bcb2:	68db      	ldr	r3, [r3, #12]
 800bcb4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	3318      	adds	r3, #24
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f7ff fd37 	bl	800b72e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	3304      	adds	r3, #4
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f7ff fd32 	bl	800b72e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcce:	2201      	movs	r2, #1
 800bcd0:	409a      	lsls	r2, r3
 800bcd2:	4b2c      	ldr	r3, [pc, #176]	; (800bd84 <xTaskResumeAll+0x120>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4313      	orrs	r3, r2
 800bcd8:	4a2a      	ldr	r2, [pc, #168]	; (800bd84 <xTaskResumeAll+0x120>)
 800bcda:	6013      	str	r3, [r2, #0]
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bce0:	4613      	mov	r3, r2
 800bce2:	009b      	lsls	r3, r3, #2
 800bce4:	4413      	add	r3, r2
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	4a27      	ldr	r2, [pc, #156]	; (800bd88 <xTaskResumeAll+0x124>)
 800bcea:	441a      	add	r2, r3
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	3304      	adds	r3, #4
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	4610      	mov	r0, r2
 800bcf4:	f7ff fcbe 	bl	800b674 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcfc:	4b23      	ldr	r3, [pc, #140]	; (800bd8c <xTaskResumeAll+0x128>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d302      	bcc.n	800bd0c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800bd06:	4b22      	ldr	r3, [pc, #136]	; (800bd90 <xTaskResumeAll+0x12c>)
 800bd08:	2201      	movs	r2, #1
 800bd0a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bd0c:	4b1c      	ldr	r3, [pc, #112]	; (800bd80 <xTaskResumeAll+0x11c>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d1cc      	bne.n	800bcae <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d001      	beq.n	800bd1e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bd1a:	f000 fa7f 	bl	800c21c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800bd1e:	4b1d      	ldr	r3, [pc, #116]	; (800bd94 <xTaskResumeAll+0x130>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d010      	beq.n	800bd4c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bd2a:	f000 f837 	bl	800bd9c <xTaskIncrementTick>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d002      	beq.n	800bd3a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800bd34:	4b16      	ldr	r3, [pc, #88]	; (800bd90 <xTaskResumeAll+0x12c>)
 800bd36:	2201      	movs	r2, #1
 800bd38:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d1f1      	bne.n	800bd2a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800bd46:	4b13      	ldr	r3, [pc, #76]	; (800bd94 <xTaskResumeAll+0x130>)
 800bd48:	2200      	movs	r2, #0
 800bd4a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd4c:	4b10      	ldr	r3, [pc, #64]	; (800bd90 <xTaskResumeAll+0x12c>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d009      	beq.n	800bd68 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bd54:	2301      	movs	r3, #1
 800bd56:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bd58:	4b0f      	ldr	r3, [pc, #60]	; (800bd98 <xTaskResumeAll+0x134>)
 800bd5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd5e:	601a      	str	r2, [r3, #0]
 800bd60:	f3bf 8f4f 	dsb	sy
 800bd64:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd68:	f000 fbc4 	bl	800c4f4 <vPortExitCritical>

	return xAlreadyYielded;
 800bd6c:	68bb      	ldr	r3, [r7, #8]
}
 800bd6e:	4618      	mov	r0, r3
 800bd70:	3710      	adds	r7, #16
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	200003d4 	.word	0x200003d4
 800bd7c:	200003b4 	.word	0x200003b4
 800bd80:	2000038c 	.word	0x2000038c
 800bd84:	200003bc 	.word	0x200003bc
 800bd88:	200002f8 	.word	0x200002f8
 800bd8c:	200002f4 	.word	0x200002f4
 800bd90:	200003c8 	.word	0x200003c8
 800bd94:	200003c4 	.word	0x200003c4
 800bd98:	e000ed04 	.word	0xe000ed04

0800bd9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b086      	sub	sp, #24
 800bda0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bda2:	2300      	movs	r3, #0
 800bda4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bda6:	4b4e      	ldr	r3, [pc, #312]	; (800bee0 <xTaskIncrementTick+0x144>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	f040 8087 	bne.w	800bebe <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bdb0:	4b4c      	ldr	r3, [pc, #304]	; (800bee4 <xTaskIncrementTick+0x148>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bdb8:	4a4a      	ldr	r2, [pc, #296]	; (800bee4 <xTaskIncrementTick+0x148>)
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d11f      	bne.n	800be04 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800bdc4:	4b48      	ldr	r3, [pc, #288]	; (800bee8 <xTaskIncrementTick+0x14c>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d009      	beq.n	800bde2 <xTaskIncrementTick+0x46>
 800bdce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd2:	f383 8811 	msr	BASEPRI, r3
 800bdd6:	f3bf 8f6f 	isb	sy
 800bdda:	f3bf 8f4f 	dsb	sy
 800bdde:	603b      	str	r3, [r7, #0]
 800bde0:	e7fe      	b.n	800bde0 <xTaskIncrementTick+0x44>
 800bde2:	4b41      	ldr	r3, [pc, #260]	; (800bee8 <xTaskIncrementTick+0x14c>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	60fb      	str	r3, [r7, #12]
 800bde8:	4b40      	ldr	r3, [pc, #256]	; (800beec <xTaskIncrementTick+0x150>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a3e      	ldr	r2, [pc, #248]	; (800bee8 <xTaskIncrementTick+0x14c>)
 800bdee:	6013      	str	r3, [r2, #0]
 800bdf0:	4a3e      	ldr	r2, [pc, #248]	; (800beec <xTaskIncrementTick+0x150>)
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	6013      	str	r3, [r2, #0]
 800bdf6:	4b3e      	ldr	r3, [pc, #248]	; (800bef0 <xTaskIncrementTick+0x154>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	3301      	adds	r3, #1
 800bdfc:	4a3c      	ldr	r2, [pc, #240]	; (800bef0 <xTaskIncrementTick+0x154>)
 800bdfe:	6013      	str	r3, [r2, #0]
 800be00:	f000 fa0c 	bl	800c21c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800be04:	4b3b      	ldr	r3, [pc, #236]	; (800bef4 <xTaskIncrementTick+0x158>)
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	693a      	ldr	r2, [r7, #16]
 800be0a:	429a      	cmp	r2, r3
 800be0c:	d348      	bcc.n	800bea0 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be0e:	4b36      	ldr	r3, [pc, #216]	; (800bee8 <xTaskIncrementTick+0x14c>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d104      	bne.n	800be22 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be18:	4b36      	ldr	r3, [pc, #216]	; (800bef4 <xTaskIncrementTick+0x158>)
 800be1a:	f04f 32ff 	mov.w	r2, #4294967295
 800be1e:	601a      	str	r2, [r3, #0]
					break;
 800be20:	e03e      	b.n	800bea0 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be22:	4b31      	ldr	r3, [pc, #196]	; (800bee8 <xTaskIncrementTick+0x14c>)
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	68db      	ldr	r3, [r3, #12]
 800be28:	68db      	ldr	r3, [r3, #12]
 800be2a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800be32:	693a      	ldr	r2, [r7, #16]
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	429a      	cmp	r2, r3
 800be38:	d203      	bcs.n	800be42 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800be3a:	4a2e      	ldr	r2, [pc, #184]	; (800bef4 <xTaskIncrementTick+0x158>)
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800be40:	e02e      	b.n	800bea0 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	3304      	adds	r3, #4
 800be46:	4618      	mov	r0, r3
 800be48:	f7ff fc71 	bl	800b72e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be50:	2b00      	cmp	r3, #0
 800be52:	d004      	beq.n	800be5e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	3318      	adds	r3, #24
 800be58:	4618      	mov	r0, r3
 800be5a:	f7ff fc68 	bl	800b72e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be62:	2201      	movs	r2, #1
 800be64:	409a      	lsls	r2, r3
 800be66:	4b24      	ldr	r3, [pc, #144]	; (800bef8 <xTaskIncrementTick+0x15c>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4313      	orrs	r3, r2
 800be6c:	4a22      	ldr	r2, [pc, #136]	; (800bef8 <xTaskIncrementTick+0x15c>)
 800be6e:	6013      	str	r3, [r2, #0]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be74:	4613      	mov	r3, r2
 800be76:	009b      	lsls	r3, r3, #2
 800be78:	4413      	add	r3, r2
 800be7a:	009b      	lsls	r3, r3, #2
 800be7c:	4a1f      	ldr	r2, [pc, #124]	; (800befc <xTaskIncrementTick+0x160>)
 800be7e:	441a      	add	r2, r3
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	3304      	adds	r3, #4
 800be84:	4619      	mov	r1, r3
 800be86:	4610      	mov	r0, r2
 800be88:	f7ff fbf4 	bl	800b674 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be90:	4b1b      	ldr	r3, [pc, #108]	; (800bf00 <xTaskIncrementTick+0x164>)
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be96:	429a      	cmp	r2, r3
 800be98:	d3b9      	bcc.n	800be0e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800be9a:	2301      	movs	r3, #1
 800be9c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be9e:	e7b6      	b.n	800be0e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bea0:	4b17      	ldr	r3, [pc, #92]	; (800bf00 <xTaskIncrementTick+0x164>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bea6:	4915      	ldr	r1, [pc, #84]	; (800befc <xTaskIncrementTick+0x160>)
 800bea8:	4613      	mov	r3, r2
 800beaa:	009b      	lsls	r3, r3, #2
 800beac:	4413      	add	r3, r2
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	440b      	add	r3, r1
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d907      	bls.n	800bec8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800beb8:	2301      	movs	r3, #1
 800beba:	617b      	str	r3, [r7, #20]
 800bebc:	e004      	b.n	800bec8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bebe:	4b11      	ldr	r3, [pc, #68]	; (800bf04 <xTaskIncrementTick+0x168>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	3301      	adds	r3, #1
 800bec4:	4a0f      	ldr	r2, [pc, #60]	; (800bf04 <xTaskIncrementTick+0x168>)
 800bec6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800bec8:	4b0f      	ldr	r3, [pc, #60]	; (800bf08 <xTaskIncrementTick+0x16c>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d001      	beq.n	800bed4 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800bed0:	2301      	movs	r3, #1
 800bed2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800bed4:	697b      	ldr	r3, [r7, #20]
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3718      	adds	r7, #24
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}
 800bede:	bf00      	nop
 800bee0:	200003d4 	.word	0x200003d4
 800bee4:	200003b8 	.word	0x200003b8
 800bee8:	20000384 	.word	0x20000384
 800beec:	20000388 	.word	0x20000388
 800bef0:	200003cc 	.word	0x200003cc
 800bef4:	200003d0 	.word	0x200003d0
 800bef8:	200003bc 	.word	0x200003bc
 800befc:	200002f8 	.word	0x200002f8
 800bf00:	200002f4 	.word	0x200002f4
 800bf04:	200003c4 	.word	0x200003c4
 800bf08:	200003c8 	.word	0x200003c8

0800bf0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b088      	sub	sp, #32
 800bf10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bf12:	4b39      	ldr	r3, [pc, #228]	; (800bff8 <vTaskSwitchContext+0xec>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d003      	beq.n	800bf22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bf1a:	4b38      	ldr	r3, [pc, #224]	; (800bffc <vTaskSwitchContext+0xf0>)
 800bf1c:	2201      	movs	r2, #1
 800bf1e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bf20:	e065      	b.n	800bfee <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 800bf22:	4b36      	ldr	r3, [pc, #216]	; (800bffc <vTaskSwitchContext+0xf0>)
 800bf24:	2200      	movs	r2, #0
 800bf26:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800bf28:	4b35      	ldr	r3, [pc, #212]	; (800c000 <vTaskSwitchContext+0xf4>)
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf2e:	61fb      	str	r3, [r7, #28]
 800bf30:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800bf34:	61bb      	str	r3, [r7, #24]
 800bf36:	69fb      	ldr	r3, [r7, #28]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	69ba      	ldr	r2, [r7, #24]
 800bf3c:	429a      	cmp	r2, r3
 800bf3e:	d111      	bne.n	800bf64 <vTaskSwitchContext+0x58>
 800bf40:	69fb      	ldr	r3, [r7, #28]
 800bf42:	3304      	adds	r3, #4
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	69ba      	ldr	r2, [r7, #24]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d10b      	bne.n	800bf64 <vTaskSwitchContext+0x58>
 800bf4c:	69fb      	ldr	r3, [r7, #28]
 800bf4e:	3308      	adds	r3, #8
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	69ba      	ldr	r2, [r7, #24]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d105      	bne.n	800bf64 <vTaskSwitchContext+0x58>
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	330c      	adds	r3, #12
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	69ba      	ldr	r2, [r7, #24]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d008      	beq.n	800bf76 <vTaskSwitchContext+0x6a>
 800bf64:	4b26      	ldr	r3, [pc, #152]	; (800c000 <vTaskSwitchContext+0xf4>)
 800bf66:	681a      	ldr	r2, [r3, #0]
 800bf68:	4b25      	ldr	r3, [pc, #148]	; (800c000 <vTaskSwitchContext+0xf4>)
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	3334      	adds	r3, #52	; 0x34
 800bf6e:	4619      	mov	r1, r3
 800bf70:	4610      	mov	r0, r2
 800bf72:	f7f4 fe25 	bl	8000bc0 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf76:	4b23      	ldr	r3, [pc, #140]	; (800c004 <vTaskSwitchContext+0xf8>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	fab3 f383 	clz	r3, r3
 800bf82:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800bf84:	7afb      	ldrb	r3, [r7, #11]
 800bf86:	f1c3 031f 	rsb	r3, r3, #31
 800bf8a:	617b      	str	r3, [r7, #20]
 800bf8c:	491e      	ldr	r1, [pc, #120]	; (800c008 <vTaskSwitchContext+0xfc>)
 800bf8e:	697a      	ldr	r2, [r7, #20]
 800bf90:	4613      	mov	r3, r2
 800bf92:	009b      	lsls	r3, r3, #2
 800bf94:	4413      	add	r3, r2
 800bf96:	009b      	lsls	r3, r3, #2
 800bf98:	440b      	add	r3, r1
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d109      	bne.n	800bfb4 <vTaskSwitchContext+0xa8>
	__asm volatile
 800bfa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfa4:	f383 8811 	msr	BASEPRI, r3
 800bfa8:	f3bf 8f6f 	isb	sy
 800bfac:	f3bf 8f4f 	dsb	sy
 800bfb0:	607b      	str	r3, [r7, #4]
 800bfb2:	e7fe      	b.n	800bfb2 <vTaskSwitchContext+0xa6>
 800bfb4:	697a      	ldr	r2, [r7, #20]
 800bfb6:	4613      	mov	r3, r2
 800bfb8:	009b      	lsls	r3, r3, #2
 800bfba:	4413      	add	r3, r2
 800bfbc:	009b      	lsls	r3, r3, #2
 800bfbe:	4a12      	ldr	r2, [pc, #72]	; (800c008 <vTaskSwitchContext+0xfc>)
 800bfc0:	4413      	add	r3, r2
 800bfc2:	613b      	str	r3, [r7, #16]
 800bfc4:	693b      	ldr	r3, [r7, #16]
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	685a      	ldr	r2, [r3, #4]
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	605a      	str	r2, [r3, #4]
 800bfce:	693b      	ldr	r3, [r7, #16]
 800bfd0:	685a      	ldr	r2, [r3, #4]
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	3308      	adds	r3, #8
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	d104      	bne.n	800bfe4 <vTaskSwitchContext+0xd8>
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	685a      	ldr	r2, [r3, #4]
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	605a      	str	r2, [r3, #4]
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	68db      	ldr	r3, [r3, #12]
 800bfea:	4a05      	ldr	r2, [pc, #20]	; (800c000 <vTaskSwitchContext+0xf4>)
 800bfec:	6013      	str	r3, [r2, #0]
}
 800bfee:	bf00      	nop
 800bff0:	3720      	adds	r7, #32
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}
 800bff6:	bf00      	nop
 800bff8:	200003d4 	.word	0x200003d4
 800bffc:	200003c8 	.word	0x200003c8
 800c000:	200002f4 	.word	0x200002f4
 800c004:	200003bc 	.word	0x200003bc
 800c008:	200002f8 	.word	0x200002f8

0800c00c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b084      	sub	sp, #16
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d109      	bne.n	800c030 <vTaskPlaceOnEventList+0x24>
 800c01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c020:	f383 8811 	msr	BASEPRI, r3
 800c024:	f3bf 8f6f 	isb	sy
 800c028:	f3bf 8f4f 	dsb	sy
 800c02c:	60fb      	str	r3, [r7, #12]
 800c02e:	e7fe      	b.n	800c02e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c030:	4b07      	ldr	r3, [pc, #28]	; (800c050 <vTaskPlaceOnEventList+0x44>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	3318      	adds	r3, #24
 800c036:	4619      	mov	r1, r3
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f7ff fb3f 	bl	800b6bc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c03e:	2101      	movs	r1, #1
 800c040:	6838      	ldr	r0, [r7, #0]
 800c042:	f000 f9ad 	bl	800c3a0 <prvAddCurrentTaskToDelayedList>
}
 800c046:	bf00      	nop
 800c048:	3710      	adds	r7, #16
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	200002f4 	.word	0x200002f4

0800c054 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b086      	sub	sp, #24
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	68db      	ldr	r3, [r3, #12]
 800c060:	68db      	ldr	r3, [r3, #12]
 800c062:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c064:	693b      	ldr	r3, [r7, #16]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d109      	bne.n	800c07e <xTaskRemoveFromEventList+0x2a>
 800c06a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c06e:	f383 8811 	msr	BASEPRI, r3
 800c072:	f3bf 8f6f 	isb	sy
 800c076:	f3bf 8f4f 	dsb	sy
 800c07a:	60fb      	str	r3, [r7, #12]
 800c07c:	e7fe      	b.n	800c07c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	3318      	adds	r3, #24
 800c082:	4618      	mov	r0, r3
 800c084:	f7ff fb53 	bl	800b72e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c088:	4b1d      	ldr	r3, [pc, #116]	; (800c100 <xTaskRemoveFromEventList+0xac>)
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d11c      	bne.n	800c0ca <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	3304      	adds	r3, #4
 800c094:	4618      	mov	r0, r3
 800c096:	f7ff fb4a 	bl	800b72e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c09a:	693b      	ldr	r3, [r7, #16]
 800c09c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c09e:	2201      	movs	r2, #1
 800c0a0:	409a      	lsls	r2, r3
 800c0a2:	4b18      	ldr	r3, [pc, #96]	; (800c104 <xTaskRemoveFromEventList+0xb0>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	4a16      	ldr	r2, [pc, #88]	; (800c104 <xTaskRemoveFromEventList+0xb0>)
 800c0aa:	6013      	str	r3, [r2, #0]
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0b0:	4613      	mov	r3, r2
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	4413      	add	r3, r2
 800c0b6:	009b      	lsls	r3, r3, #2
 800c0b8:	4a13      	ldr	r2, [pc, #76]	; (800c108 <xTaskRemoveFromEventList+0xb4>)
 800c0ba:	441a      	add	r2, r3
 800c0bc:	693b      	ldr	r3, [r7, #16]
 800c0be:	3304      	adds	r3, #4
 800c0c0:	4619      	mov	r1, r3
 800c0c2:	4610      	mov	r0, r2
 800c0c4:	f7ff fad6 	bl	800b674 <vListInsertEnd>
 800c0c8:	e005      	b.n	800c0d6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	3318      	adds	r3, #24
 800c0ce:	4619      	mov	r1, r3
 800c0d0:	480e      	ldr	r0, [pc, #56]	; (800c10c <xTaskRemoveFromEventList+0xb8>)
 800c0d2:	f7ff facf 	bl	800b674 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c0d6:	693b      	ldr	r3, [r7, #16]
 800c0d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0da:	4b0d      	ldr	r3, [pc, #52]	; (800c110 <xTaskRemoveFromEventList+0xbc>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d905      	bls.n	800c0f0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c0e8:	4b0a      	ldr	r3, [pc, #40]	; (800c114 <xTaskRemoveFromEventList+0xc0>)
 800c0ea:	2201      	movs	r2, #1
 800c0ec:	601a      	str	r2, [r3, #0]
 800c0ee:	e001      	b.n	800c0f4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c0f4:	697b      	ldr	r3, [r7, #20]
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3718      	adds	r7, #24
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}
 800c0fe:	bf00      	nop
 800c100:	200003d4 	.word	0x200003d4
 800c104:	200003bc 	.word	0x200003bc
 800c108:	200002f8 	.word	0x200002f8
 800c10c:	2000038c 	.word	0x2000038c
 800c110:	200002f4 	.word	0x200002f4
 800c114:	200003c8 	.word	0x200003c8

0800c118 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c118:	b480      	push	{r7}
 800c11a:	b083      	sub	sp, #12
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c120:	4b06      	ldr	r3, [pc, #24]	; (800c13c <vTaskInternalSetTimeOutState+0x24>)
 800c122:	681a      	ldr	r2, [r3, #0]
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c128:	4b05      	ldr	r3, [pc, #20]	; (800c140 <vTaskInternalSetTimeOutState+0x28>)
 800c12a:	681a      	ldr	r2, [r3, #0]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	605a      	str	r2, [r3, #4]
}
 800c130:	bf00      	nop
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr
 800c13c:	200003cc 	.word	0x200003cc
 800c140:	200003b8 	.word	0x200003b8

0800c144 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b088      	sub	sp, #32
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d109      	bne.n	800c168 <xTaskCheckForTimeOut+0x24>
 800c154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c158:	f383 8811 	msr	BASEPRI, r3
 800c15c:	f3bf 8f6f 	isb	sy
 800c160:	f3bf 8f4f 	dsb	sy
 800c164:	613b      	str	r3, [r7, #16]
 800c166:	e7fe      	b.n	800c166 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d109      	bne.n	800c182 <xTaskCheckForTimeOut+0x3e>
 800c16e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c172:	f383 8811 	msr	BASEPRI, r3
 800c176:	f3bf 8f6f 	isb	sy
 800c17a:	f3bf 8f4f 	dsb	sy
 800c17e:	60fb      	str	r3, [r7, #12]
 800c180:	e7fe      	b.n	800c180 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800c182:	f000 f989 	bl	800c498 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c186:	4b1d      	ldr	r3, [pc, #116]	; (800c1fc <xTaskCheckForTimeOut+0xb8>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	685b      	ldr	r3, [r3, #4]
 800c190:	69ba      	ldr	r2, [r7, #24]
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c19e:	d102      	bne.n	800c1a6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	61fb      	str	r3, [r7, #28]
 800c1a4:	e023      	b.n	800c1ee <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681a      	ldr	r2, [r3, #0]
 800c1aa:	4b15      	ldr	r3, [pc, #84]	; (800c200 <xTaskCheckForTimeOut+0xbc>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d007      	beq.n	800c1c2 <xTaskCheckForTimeOut+0x7e>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	685b      	ldr	r3, [r3, #4]
 800c1b6:	69ba      	ldr	r2, [r7, #24]
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	d302      	bcc.n	800c1c2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c1bc:	2301      	movs	r3, #1
 800c1be:	61fb      	str	r3, [r7, #28]
 800c1c0:	e015      	b.n	800c1ee <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	697a      	ldr	r2, [r7, #20]
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	d20b      	bcs.n	800c1e4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	681a      	ldr	r2, [r3, #0]
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	1ad2      	subs	r2, r2, r3
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f7ff ff9d 	bl	800c118 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	61fb      	str	r3, [r7, #28]
 800c1e2:	e004      	b.n	800c1ee <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800c1e4:	683b      	ldr	r3, [r7, #0]
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c1ee:	f000 f981 	bl	800c4f4 <vPortExitCritical>

	return xReturn;
 800c1f2:	69fb      	ldr	r3, [r7, #28]
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3720      	adds	r7, #32
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}
 800c1fc:	200003b8 	.word	0x200003b8
 800c200:	200003cc 	.word	0x200003cc

0800c204 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c204:	b480      	push	{r7}
 800c206:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c208:	4b03      	ldr	r3, [pc, #12]	; (800c218 <vTaskMissedYield+0x14>)
 800c20a:	2201      	movs	r2, #1
 800c20c:	601a      	str	r2, [r3, #0]
}
 800c20e:	bf00      	nop
 800c210:	46bd      	mov	sp, r7
 800c212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c216:	4770      	bx	lr
 800c218:	200003c8 	.word	0x200003c8

0800c21c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c21c:	b480      	push	{r7}
 800c21e:	b083      	sub	sp, #12
 800c220:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c222:	4b0c      	ldr	r3, [pc, #48]	; (800c254 <prvResetNextTaskUnblockTime+0x38>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d104      	bne.n	800c236 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c22c:	4b0a      	ldr	r3, [pc, #40]	; (800c258 <prvResetNextTaskUnblockTime+0x3c>)
 800c22e:	f04f 32ff 	mov.w	r2, #4294967295
 800c232:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c234:	e008      	b.n	800c248 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c236:	4b07      	ldr	r3, [pc, #28]	; (800c254 <prvResetNextTaskUnblockTime+0x38>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	68db      	ldr	r3, [r3, #12]
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	4a04      	ldr	r2, [pc, #16]	; (800c258 <prvResetNextTaskUnblockTime+0x3c>)
 800c246:	6013      	str	r3, [r2, #0]
}
 800c248:	bf00      	nop
 800c24a:	370c      	adds	r7, #12
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr
 800c254:	20000384 	.word	0x20000384
 800c258:	200003d0 	.word	0x200003d0

0800c25c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c25c:	b480      	push	{r7}
 800c25e:	b083      	sub	sp, #12
 800c260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c262:	4b0b      	ldr	r3, [pc, #44]	; (800c290 <xTaskGetSchedulerState+0x34>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d102      	bne.n	800c270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c26a:	2301      	movs	r3, #1
 800c26c:	607b      	str	r3, [r7, #4]
 800c26e:	e008      	b.n	800c282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c270:	4b08      	ldr	r3, [pc, #32]	; (800c294 <xTaskGetSchedulerState+0x38>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d102      	bne.n	800c27e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c278:	2302      	movs	r3, #2
 800c27a:	607b      	str	r3, [r7, #4]
 800c27c:	e001      	b.n	800c282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c27e:	2300      	movs	r3, #0
 800c280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c282:	687b      	ldr	r3, [r7, #4]
	}
 800c284:	4618      	mov	r0, r3
 800c286:	370c      	adds	r7, #12
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr
 800c290:	200003c0 	.word	0x200003c0
 800c294:	200003d4 	.word	0x200003d4

0800c298 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b086      	sub	sp, #24
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d06c      	beq.n	800c388 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c2ae:	4b39      	ldr	r3, [pc, #228]	; (800c394 <xTaskPriorityDisinherit+0xfc>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	693a      	ldr	r2, [r7, #16]
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	d009      	beq.n	800c2cc <xTaskPriorityDisinherit+0x34>
 800c2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2bc:	f383 8811 	msr	BASEPRI, r3
 800c2c0:	f3bf 8f6f 	isb	sy
 800c2c4:	f3bf 8f4f 	dsb	sy
 800c2c8:	60fb      	str	r3, [r7, #12]
 800c2ca:	e7fe      	b.n	800c2ca <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800c2cc:	693b      	ldr	r3, [r7, #16]
 800c2ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d109      	bne.n	800c2e8 <xTaskPriorityDisinherit+0x50>
 800c2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d8:	f383 8811 	msr	BASEPRI, r3
 800c2dc:	f3bf 8f6f 	isb	sy
 800c2e0:	f3bf 8f4f 	dsb	sy
 800c2e4:	60bb      	str	r3, [r7, #8]
 800c2e6:	e7fe      	b.n	800c2e6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800c2e8:	693b      	ldr	r3, [r7, #16]
 800c2ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2ec:	1e5a      	subs	r2, r3, #1
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2fa:	429a      	cmp	r2, r3
 800c2fc:	d044      	beq.n	800c388 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c302:	2b00      	cmp	r3, #0
 800c304:	d140      	bne.n	800c388 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c306:	693b      	ldr	r3, [r7, #16]
 800c308:	3304      	adds	r3, #4
 800c30a:	4618      	mov	r0, r3
 800c30c:	f7ff fa0f 	bl	800b72e <uxListRemove>
 800c310:	4603      	mov	r3, r0
 800c312:	2b00      	cmp	r3, #0
 800c314:	d115      	bne.n	800c342 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c316:	693b      	ldr	r3, [r7, #16]
 800c318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c31a:	491f      	ldr	r1, [pc, #124]	; (800c398 <xTaskPriorityDisinherit+0x100>)
 800c31c:	4613      	mov	r3, r2
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	4413      	add	r3, r2
 800c322:	009b      	lsls	r3, r3, #2
 800c324:	440b      	add	r3, r1
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d10a      	bne.n	800c342 <xTaskPriorityDisinherit+0xaa>
 800c32c:	693b      	ldr	r3, [r7, #16]
 800c32e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c330:	2201      	movs	r2, #1
 800c332:	fa02 f303 	lsl.w	r3, r2, r3
 800c336:	43da      	mvns	r2, r3
 800c338:	4b18      	ldr	r3, [pc, #96]	; (800c39c <xTaskPriorityDisinherit+0x104>)
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	4013      	ands	r3, r2
 800c33e:	4a17      	ldr	r2, [pc, #92]	; (800c39c <xTaskPriorityDisinherit+0x104>)
 800c340:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c346:	693b      	ldr	r3, [r7, #16]
 800c348:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c34e:	f1c3 0207 	rsb	r2, r3, #7
 800c352:	693b      	ldr	r3, [r7, #16]
 800c354:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c35a:	2201      	movs	r2, #1
 800c35c:	409a      	lsls	r2, r3
 800c35e:	4b0f      	ldr	r3, [pc, #60]	; (800c39c <xTaskPriorityDisinherit+0x104>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	4313      	orrs	r3, r2
 800c364:	4a0d      	ldr	r2, [pc, #52]	; (800c39c <xTaskPriorityDisinherit+0x104>)
 800c366:	6013      	str	r3, [r2, #0]
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c36c:	4613      	mov	r3, r2
 800c36e:	009b      	lsls	r3, r3, #2
 800c370:	4413      	add	r3, r2
 800c372:	009b      	lsls	r3, r3, #2
 800c374:	4a08      	ldr	r2, [pc, #32]	; (800c398 <xTaskPriorityDisinherit+0x100>)
 800c376:	441a      	add	r2, r3
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	3304      	adds	r3, #4
 800c37c:	4619      	mov	r1, r3
 800c37e:	4610      	mov	r0, r2
 800c380:	f7ff f978 	bl	800b674 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c384:	2301      	movs	r3, #1
 800c386:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c388:	697b      	ldr	r3, [r7, #20]
	}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3718      	adds	r7, #24
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}
 800c392:	bf00      	nop
 800c394:	200002f4 	.word	0x200002f4
 800c398:	200002f8 	.word	0x200002f8
 800c39c:	200003bc 	.word	0x200003bc

0800c3a0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b084      	sub	sp, #16
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
 800c3a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c3aa:	4b29      	ldr	r3, [pc, #164]	; (800c450 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c3b0:	4b28      	ldr	r3, [pc, #160]	; (800c454 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	3304      	adds	r3, #4
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f7ff f9b9 	bl	800b72e <uxListRemove>
 800c3bc:	4603      	mov	r3, r0
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d10b      	bne.n	800c3da <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c3c2:	4b24      	ldr	r3, [pc, #144]	; (800c454 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3c8:	2201      	movs	r2, #1
 800c3ca:	fa02 f303 	lsl.w	r3, r2, r3
 800c3ce:	43da      	mvns	r2, r3
 800c3d0:	4b21      	ldr	r3, [pc, #132]	; (800c458 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4013      	ands	r3, r2
 800c3d6:	4a20      	ldr	r2, [pc, #128]	; (800c458 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c3d8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3e0:	d10a      	bne.n	800c3f8 <prvAddCurrentTaskToDelayedList+0x58>
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d007      	beq.n	800c3f8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c3e8:	4b1a      	ldr	r3, [pc, #104]	; (800c454 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	3304      	adds	r3, #4
 800c3ee:	4619      	mov	r1, r3
 800c3f0:	481a      	ldr	r0, [pc, #104]	; (800c45c <prvAddCurrentTaskToDelayedList+0xbc>)
 800c3f2:	f7ff f93f 	bl	800b674 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c3f6:	e026      	b.n	800c446 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c3f8:	68fa      	ldr	r2, [r7, #12]
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	4413      	add	r3, r2
 800c3fe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c400:	4b14      	ldr	r3, [pc, #80]	; (800c454 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	68ba      	ldr	r2, [r7, #8]
 800c406:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c408:	68ba      	ldr	r2, [r7, #8]
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d209      	bcs.n	800c424 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c410:	4b13      	ldr	r3, [pc, #76]	; (800c460 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c412:	681a      	ldr	r2, [r3, #0]
 800c414:	4b0f      	ldr	r3, [pc, #60]	; (800c454 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	3304      	adds	r3, #4
 800c41a:	4619      	mov	r1, r3
 800c41c:	4610      	mov	r0, r2
 800c41e:	f7ff f94d 	bl	800b6bc <vListInsert>
}
 800c422:	e010      	b.n	800c446 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c424:	4b0f      	ldr	r3, [pc, #60]	; (800c464 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c426:	681a      	ldr	r2, [r3, #0]
 800c428:	4b0a      	ldr	r3, [pc, #40]	; (800c454 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	3304      	adds	r3, #4
 800c42e:	4619      	mov	r1, r3
 800c430:	4610      	mov	r0, r2
 800c432:	f7ff f943 	bl	800b6bc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c436:	4b0c      	ldr	r3, [pc, #48]	; (800c468 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	68ba      	ldr	r2, [r7, #8]
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d202      	bcs.n	800c446 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c440:	4a09      	ldr	r2, [pc, #36]	; (800c468 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	6013      	str	r3, [r2, #0]
}
 800c446:	bf00      	nop
 800c448:	3710      	adds	r7, #16
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}
 800c44e:	bf00      	nop
 800c450:	200003b8 	.word	0x200003b8
 800c454:	200002f4 	.word	0x200002f4
 800c458:	200003bc 	.word	0x200003bc
 800c45c:	200003a0 	.word	0x200003a0
 800c460:	20000388 	.word	0x20000388
 800c464:	20000384 	.word	0x20000384
 800c468:	200003d0 	.word	0x200003d0
 800c46c:	00000000 	.word	0x00000000

0800c470 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c470:	4b07      	ldr	r3, [pc, #28]	; (800c490 <pxCurrentTCBConst2>)
 800c472:	6819      	ldr	r1, [r3, #0]
 800c474:	6808      	ldr	r0, [r1, #0]
 800c476:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c47a:	f380 8809 	msr	PSP, r0
 800c47e:	f3bf 8f6f 	isb	sy
 800c482:	f04f 0000 	mov.w	r0, #0
 800c486:	f380 8811 	msr	BASEPRI, r0
 800c48a:	4770      	bx	lr
 800c48c:	f3af 8000 	nop.w

0800c490 <pxCurrentTCBConst2>:
 800c490:	200002f4 	.word	0x200002f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop

0800c498 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c498:	b480      	push	{r7}
 800c49a:	b083      	sub	sp, #12
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a2:	f383 8811 	msr	BASEPRI, r3
 800c4a6:	f3bf 8f6f 	isb	sy
 800c4aa:	f3bf 8f4f 	dsb	sy
 800c4ae:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c4b0:	4b0e      	ldr	r3, [pc, #56]	; (800c4ec <vPortEnterCritical+0x54>)
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	3301      	adds	r3, #1
 800c4b6:	4a0d      	ldr	r2, [pc, #52]	; (800c4ec <vPortEnterCritical+0x54>)
 800c4b8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c4ba:	4b0c      	ldr	r3, [pc, #48]	; (800c4ec <vPortEnterCritical+0x54>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	2b01      	cmp	r3, #1
 800c4c0:	d10e      	bne.n	800c4e0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c4c2:	4b0b      	ldr	r3, [pc, #44]	; (800c4f0 <vPortEnterCritical+0x58>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	b2db      	uxtb	r3, r3
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d009      	beq.n	800c4e0 <vPortEnterCritical+0x48>
 800c4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4d0:	f383 8811 	msr	BASEPRI, r3
 800c4d4:	f3bf 8f6f 	isb	sy
 800c4d8:	f3bf 8f4f 	dsb	sy
 800c4dc:	603b      	str	r3, [r7, #0]
 800c4de:	e7fe      	b.n	800c4de <vPortEnterCritical+0x46>
	}
}
 800c4e0:	bf00      	nop
 800c4e2:	370c      	adds	r7, #12
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ea:	4770      	bx	lr
 800c4ec:	20000088 	.word	0x20000088
 800c4f0:	e000ed04 	.word	0xe000ed04

0800c4f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	b083      	sub	sp, #12
 800c4f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c4fa:	4b11      	ldr	r3, [pc, #68]	; (800c540 <vPortExitCritical+0x4c>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d109      	bne.n	800c516 <vPortExitCritical+0x22>
 800c502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c506:	f383 8811 	msr	BASEPRI, r3
 800c50a:	f3bf 8f6f 	isb	sy
 800c50e:	f3bf 8f4f 	dsb	sy
 800c512:	607b      	str	r3, [r7, #4]
 800c514:	e7fe      	b.n	800c514 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800c516:	4b0a      	ldr	r3, [pc, #40]	; (800c540 <vPortExitCritical+0x4c>)
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	3b01      	subs	r3, #1
 800c51c:	4a08      	ldr	r2, [pc, #32]	; (800c540 <vPortExitCritical+0x4c>)
 800c51e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c520:	4b07      	ldr	r3, [pc, #28]	; (800c540 <vPortExitCritical+0x4c>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d104      	bne.n	800c532 <vPortExitCritical+0x3e>
 800c528:	2300      	movs	r3, #0
 800c52a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c532:	bf00      	nop
 800c534:	370c      	adds	r7, #12
 800c536:	46bd      	mov	sp, r7
 800c538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53c:	4770      	bx	lr
 800c53e:	bf00      	nop
 800c540:	20000088 	.word	0x20000088
	...

0800c550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c550:	f3ef 8009 	mrs	r0, PSP
 800c554:	f3bf 8f6f 	isb	sy
 800c558:	4b15      	ldr	r3, [pc, #84]	; (800c5b0 <pxCurrentTCBConst>)
 800c55a:	681a      	ldr	r2, [r3, #0]
 800c55c:	f01e 0f10 	tst.w	lr, #16
 800c560:	bf08      	it	eq
 800c562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c56a:	6010      	str	r0, [r2, #0]
 800c56c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c570:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c574:	f380 8811 	msr	BASEPRI, r0
 800c578:	f3bf 8f4f 	dsb	sy
 800c57c:	f3bf 8f6f 	isb	sy
 800c580:	f7ff fcc4 	bl	800bf0c <vTaskSwitchContext>
 800c584:	f04f 0000 	mov.w	r0, #0
 800c588:	f380 8811 	msr	BASEPRI, r0
 800c58c:	bc09      	pop	{r0, r3}
 800c58e:	6819      	ldr	r1, [r3, #0]
 800c590:	6808      	ldr	r0, [r1, #0]
 800c592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c596:	f01e 0f10 	tst.w	lr, #16
 800c59a:	bf08      	it	eq
 800c59c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c5a0:	f380 8809 	msr	PSP, r0
 800c5a4:	f3bf 8f6f 	isb	sy
 800c5a8:	4770      	bx	lr
 800c5aa:	bf00      	nop
 800c5ac:	f3af 8000 	nop.w

0800c5b0 <pxCurrentTCBConst>:
 800c5b0:	200002f4 	.word	0x200002f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c5b4:	bf00      	nop
 800c5b6:	bf00      	nop

0800c5b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b082      	sub	sp, #8
 800c5bc:	af00      	add	r7, sp, #0
	__asm volatile
 800c5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c2:	f383 8811 	msr	BASEPRI, r3
 800c5c6:	f3bf 8f6f 	isb	sy
 800c5ca:	f3bf 8f4f 	dsb	sy
 800c5ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c5d0:	f7ff fbe4 	bl	800bd9c <xTaskIncrementTick>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d003      	beq.n	800c5e2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c5da:	4b06      	ldr	r3, [pc, #24]	; (800c5f4 <SysTick_Handler+0x3c>)
 800c5dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5e0:	601a      	str	r2, [r3, #0]
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c5ec:	bf00      	nop
 800c5ee:	3708      	adds	r7, #8
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}
 800c5f4:	e000ed04 	.word	0xe000ed04

0800c5f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b085      	sub	sp, #20
 800c5fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c5fe:	f3ef 8305 	mrs	r3, IPSR
 800c602:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	2b0f      	cmp	r3, #15
 800c608:	d913      	bls.n	800c632 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c60a:	4a16      	ldr	r2, [pc, #88]	; (800c664 <vPortValidateInterruptPriority+0x6c>)
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	4413      	add	r3, r2
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c614:	4b14      	ldr	r3, [pc, #80]	; (800c668 <vPortValidateInterruptPriority+0x70>)
 800c616:	781b      	ldrb	r3, [r3, #0]
 800c618:	7afa      	ldrb	r2, [r7, #11]
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d209      	bcs.n	800c632 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800c61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c622:	f383 8811 	msr	BASEPRI, r3
 800c626:	f3bf 8f6f 	isb	sy
 800c62a:	f3bf 8f4f 	dsb	sy
 800c62e:	607b      	str	r3, [r7, #4]
 800c630:	e7fe      	b.n	800c630 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c632:	4b0e      	ldr	r3, [pc, #56]	; (800c66c <vPortValidateInterruptPriority+0x74>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c63a:	4b0d      	ldr	r3, [pc, #52]	; (800c670 <vPortValidateInterruptPriority+0x78>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	429a      	cmp	r2, r3
 800c640:	d909      	bls.n	800c656 <vPortValidateInterruptPriority+0x5e>
 800c642:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c646:	f383 8811 	msr	BASEPRI, r3
 800c64a:	f3bf 8f6f 	isb	sy
 800c64e:	f3bf 8f4f 	dsb	sy
 800c652:	603b      	str	r3, [r7, #0]
 800c654:	e7fe      	b.n	800c654 <vPortValidateInterruptPriority+0x5c>
	}
 800c656:	bf00      	nop
 800c658:	3714      	adds	r7, #20
 800c65a:	46bd      	mov	sp, r7
 800c65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c660:	4770      	bx	lr
 800c662:	bf00      	nop
 800c664:	e000e3f0 	.word	0xe000e3f0
 800c668:	200003d8 	.word	0x200003d8
 800c66c:	e000ed0c 	.word	0xe000ed0c
 800c670:	200003dc 	.word	0x200003dc

0800c674 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b082      	sub	sp, #8
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c682:	4618      	mov	r0, r3
 800c684:	f7fe fec8 	bl	800b418 <USBH_LL_IncTimer>
}
 800c688:	bf00      	nop
 800c68a:	3708      	adds	r7, #8
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c690:	b580      	push	{r7, lr}
 800c692:	b082      	sub	sp, #8
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7fe ff0c 	bl	800b4bc <USBH_LL_Connect>
}
 800c6a4:	bf00      	nop
 800c6a6:	3708      	adds	r7, #8
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f7fe ff21 	bl	800b502 <USBH_LL_Disconnect>
}
 800c6c0:	bf00      	nop
 800c6c2:	3708      	adds	r7, #8
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}

0800c6c8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b082      	sub	sp, #8
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	70fb      	strb	r3, [r7, #3]
 800c6d4:	4613      	mov	r3, r2
 800c6d6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f7fe ff41 	bl	800b566 <USBH_LL_NotifyURBChange>
#endif
}
 800c6e4:	bf00      	nop
 800c6e6:	3708      	adds	r7, #8
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b082      	sub	sp, #8
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f7fe feb6 	bl	800b46c <USBH_LL_PortEnabled>
}
 800c700:	bf00      	nop
 800c702:	3708      	adds	r7, #8
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b082      	sub	sp, #8
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c716:	4618      	mov	r0, r3
 800c718:	f7fe fec2 	bl	800b4a0 <USBH_LL_PortDisabled>
}
 800c71c:	bf00      	nop
 800c71e:	3708      	adds	r7, #8
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b084      	sub	sp, #16
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c72c:	2300      	movs	r3, #0
 800c72e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c730:	2300      	movs	r3, #0
 800c732:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c73a:	4618      	mov	r0, r3
 800c73c:	f7f9 f99b 	bl	8005a76 <HAL_HCD_Stop>
 800c740:	4603      	mov	r3, r0
 800c742:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c744:	7bfb      	ldrb	r3, [r7, #15]
 800c746:	4618      	mov	r0, r3
 800c748:	f000 f808 	bl	800c75c <USBH_Get_USB_Status>
 800c74c:	4603      	mov	r3, r0
 800c74e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c750:	7bbb      	ldrb	r3, [r7, #14]
}
 800c752:	4618      	mov	r0, r3
 800c754:	3710      	adds	r7, #16
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}
	...

0800c75c <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	4603      	mov	r3, r0
 800c764:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c766:	2300      	movs	r3, #0
 800c768:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c76a:	79fb      	ldrb	r3, [r7, #7]
 800c76c:	2b03      	cmp	r3, #3
 800c76e:	d817      	bhi.n	800c7a0 <USBH_Get_USB_Status+0x44>
 800c770:	a201      	add	r2, pc, #4	; (adr r2, 800c778 <USBH_Get_USB_Status+0x1c>)
 800c772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c776:	bf00      	nop
 800c778:	0800c789 	.word	0x0800c789
 800c77c:	0800c78f 	.word	0x0800c78f
 800c780:	0800c795 	.word	0x0800c795
 800c784:	0800c79b 	.word	0x0800c79b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c788:	2300      	movs	r3, #0
 800c78a:	73fb      	strb	r3, [r7, #15]
    break;
 800c78c:	e00b      	b.n	800c7a6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c78e:	2302      	movs	r3, #2
 800c790:	73fb      	strb	r3, [r7, #15]
    break;
 800c792:	e008      	b.n	800c7a6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c794:	2301      	movs	r3, #1
 800c796:	73fb      	strb	r3, [r7, #15]
    break;
 800c798:	e005      	b.n	800c7a6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c79a:	2302      	movs	r3, #2
 800c79c:	73fb      	strb	r3, [r7, #15]
    break;
 800c79e:	e002      	b.n	800c7a6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c7a0:	2302      	movs	r3, #2
 800c7a2:	73fb      	strb	r3, [r7, #15]
    break;
 800c7a4:	bf00      	nop
  }
  return usb_status;
 800c7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3714      	adds	r7, #20
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr

0800c7b4 <__errno>:
 800c7b4:	4b01      	ldr	r3, [pc, #4]	; (800c7bc <__errno+0x8>)
 800c7b6:	6818      	ldr	r0, [r3, #0]
 800c7b8:	4770      	bx	lr
 800c7ba:	bf00      	nop
 800c7bc:	2000008c 	.word	0x2000008c

0800c7c0 <__libc_init_array>:
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	4e0d      	ldr	r6, [pc, #52]	; (800c7f8 <__libc_init_array+0x38>)
 800c7c4:	4c0d      	ldr	r4, [pc, #52]	; (800c7fc <__libc_init_array+0x3c>)
 800c7c6:	1ba4      	subs	r4, r4, r6
 800c7c8:	10a4      	asrs	r4, r4, #2
 800c7ca:	2500      	movs	r5, #0
 800c7cc:	42a5      	cmp	r5, r4
 800c7ce:	d109      	bne.n	800c7e4 <__libc_init_array+0x24>
 800c7d0:	4e0b      	ldr	r6, [pc, #44]	; (800c800 <__libc_init_array+0x40>)
 800c7d2:	4c0c      	ldr	r4, [pc, #48]	; (800c804 <__libc_init_array+0x44>)
 800c7d4:	f000 f8a0 	bl	800c918 <_init>
 800c7d8:	1ba4      	subs	r4, r4, r6
 800c7da:	10a4      	asrs	r4, r4, #2
 800c7dc:	2500      	movs	r5, #0
 800c7de:	42a5      	cmp	r5, r4
 800c7e0:	d105      	bne.n	800c7ee <__libc_init_array+0x2e>
 800c7e2:	bd70      	pop	{r4, r5, r6, pc}
 800c7e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c7e8:	4798      	blx	r3
 800c7ea:	3501      	adds	r5, #1
 800c7ec:	e7ee      	b.n	800c7cc <__libc_init_array+0xc>
 800c7ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c7f2:	4798      	blx	r3
 800c7f4:	3501      	adds	r5, #1
 800c7f6:	e7f2      	b.n	800c7de <__libc_init_array+0x1e>
 800c7f8:	0800e908 	.word	0x0800e908
 800c7fc:	0800e908 	.word	0x0800e908
 800c800:	0800e908 	.word	0x0800e908
 800c804:	0800e90c 	.word	0x0800e90c

0800c808 <malloc>:
 800c808:	4b02      	ldr	r3, [pc, #8]	; (800c814 <malloc+0xc>)
 800c80a:	4601      	mov	r1, r0
 800c80c:	6818      	ldr	r0, [r3, #0]
 800c80e:	f000 b817 	b.w	800c840 <_malloc_r>
 800c812:	bf00      	nop
 800c814:	2000008c 	.word	0x2000008c

0800c818 <memcpy>:
 800c818:	b510      	push	{r4, lr}
 800c81a:	1e43      	subs	r3, r0, #1
 800c81c:	440a      	add	r2, r1
 800c81e:	4291      	cmp	r1, r2
 800c820:	d100      	bne.n	800c824 <memcpy+0xc>
 800c822:	bd10      	pop	{r4, pc}
 800c824:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c828:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c82c:	e7f7      	b.n	800c81e <memcpy+0x6>

0800c82e <memset>:
 800c82e:	4402      	add	r2, r0
 800c830:	4603      	mov	r3, r0
 800c832:	4293      	cmp	r3, r2
 800c834:	d100      	bne.n	800c838 <memset+0xa>
 800c836:	4770      	bx	lr
 800c838:	f803 1b01 	strb.w	r1, [r3], #1
 800c83c:	e7f9      	b.n	800c832 <memset+0x4>
	...

0800c840 <_malloc_r>:
 800c840:	b570      	push	{r4, r5, r6, lr}
 800c842:	1ccd      	adds	r5, r1, #3
 800c844:	f025 0503 	bic.w	r5, r5, #3
 800c848:	3508      	adds	r5, #8
 800c84a:	2d0c      	cmp	r5, #12
 800c84c:	bf38      	it	cc
 800c84e:	250c      	movcc	r5, #12
 800c850:	2d00      	cmp	r5, #0
 800c852:	4606      	mov	r6, r0
 800c854:	db01      	blt.n	800c85a <_malloc_r+0x1a>
 800c856:	42a9      	cmp	r1, r5
 800c858:	d903      	bls.n	800c862 <_malloc_r+0x22>
 800c85a:	230c      	movs	r3, #12
 800c85c:	6033      	str	r3, [r6, #0]
 800c85e:	2000      	movs	r0, #0
 800c860:	bd70      	pop	{r4, r5, r6, pc}
 800c862:	f000 f857 	bl	800c914 <__malloc_lock>
 800c866:	4a21      	ldr	r2, [pc, #132]	; (800c8ec <_malloc_r+0xac>)
 800c868:	6814      	ldr	r4, [r2, #0]
 800c86a:	4621      	mov	r1, r4
 800c86c:	b991      	cbnz	r1, 800c894 <_malloc_r+0x54>
 800c86e:	4c20      	ldr	r4, [pc, #128]	; (800c8f0 <_malloc_r+0xb0>)
 800c870:	6823      	ldr	r3, [r4, #0]
 800c872:	b91b      	cbnz	r3, 800c87c <_malloc_r+0x3c>
 800c874:	4630      	mov	r0, r6
 800c876:	f000 f83d 	bl	800c8f4 <_sbrk_r>
 800c87a:	6020      	str	r0, [r4, #0]
 800c87c:	4629      	mov	r1, r5
 800c87e:	4630      	mov	r0, r6
 800c880:	f000 f838 	bl	800c8f4 <_sbrk_r>
 800c884:	1c43      	adds	r3, r0, #1
 800c886:	d124      	bne.n	800c8d2 <_malloc_r+0x92>
 800c888:	230c      	movs	r3, #12
 800c88a:	6033      	str	r3, [r6, #0]
 800c88c:	4630      	mov	r0, r6
 800c88e:	f000 f842 	bl	800c916 <__malloc_unlock>
 800c892:	e7e4      	b.n	800c85e <_malloc_r+0x1e>
 800c894:	680b      	ldr	r3, [r1, #0]
 800c896:	1b5b      	subs	r3, r3, r5
 800c898:	d418      	bmi.n	800c8cc <_malloc_r+0x8c>
 800c89a:	2b0b      	cmp	r3, #11
 800c89c:	d90f      	bls.n	800c8be <_malloc_r+0x7e>
 800c89e:	600b      	str	r3, [r1, #0]
 800c8a0:	50cd      	str	r5, [r1, r3]
 800c8a2:	18cc      	adds	r4, r1, r3
 800c8a4:	4630      	mov	r0, r6
 800c8a6:	f000 f836 	bl	800c916 <__malloc_unlock>
 800c8aa:	f104 000b 	add.w	r0, r4, #11
 800c8ae:	1d23      	adds	r3, r4, #4
 800c8b0:	f020 0007 	bic.w	r0, r0, #7
 800c8b4:	1ac3      	subs	r3, r0, r3
 800c8b6:	d0d3      	beq.n	800c860 <_malloc_r+0x20>
 800c8b8:	425a      	negs	r2, r3
 800c8ba:	50e2      	str	r2, [r4, r3]
 800c8bc:	e7d0      	b.n	800c860 <_malloc_r+0x20>
 800c8be:	428c      	cmp	r4, r1
 800c8c0:	684b      	ldr	r3, [r1, #4]
 800c8c2:	bf16      	itet	ne
 800c8c4:	6063      	strne	r3, [r4, #4]
 800c8c6:	6013      	streq	r3, [r2, #0]
 800c8c8:	460c      	movne	r4, r1
 800c8ca:	e7eb      	b.n	800c8a4 <_malloc_r+0x64>
 800c8cc:	460c      	mov	r4, r1
 800c8ce:	6849      	ldr	r1, [r1, #4]
 800c8d0:	e7cc      	b.n	800c86c <_malloc_r+0x2c>
 800c8d2:	1cc4      	adds	r4, r0, #3
 800c8d4:	f024 0403 	bic.w	r4, r4, #3
 800c8d8:	42a0      	cmp	r0, r4
 800c8da:	d005      	beq.n	800c8e8 <_malloc_r+0xa8>
 800c8dc:	1a21      	subs	r1, r4, r0
 800c8de:	4630      	mov	r0, r6
 800c8e0:	f000 f808 	bl	800c8f4 <_sbrk_r>
 800c8e4:	3001      	adds	r0, #1
 800c8e6:	d0cf      	beq.n	800c888 <_malloc_r+0x48>
 800c8e8:	6025      	str	r5, [r4, #0]
 800c8ea:	e7db      	b.n	800c8a4 <_malloc_r+0x64>
 800c8ec:	200003e0 	.word	0x200003e0
 800c8f0:	200003e4 	.word	0x200003e4

0800c8f4 <_sbrk_r>:
 800c8f4:	b538      	push	{r3, r4, r5, lr}
 800c8f6:	4c06      	ldr	r4, [pc, #24]	; (800c910 <_sbrk_r+0x1c>)
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	4605      	mov	r5, r0
 800c8fc:	4608      	mov	r0, r1
 800c8fe:	6023      	str	r3, [r4, #0]
 800c900:	f7f5 f9c2 	bl	8001c88 <_sbrk>
 800c904:	1c43      	adds	r3, r0, #1
 800c906:	d102      	bne.n	800c90e <_sbrk_r+0x1a>
 800c908:	6823      	ldr	r3, [r4, #0]
 800c90a:	b103      	cbz	r3, 800c90e <_sbrk_r+0x1a>
 800c90c:	602b      	str	r3, [r5, #0]
 800c90e:	bd38      	pop	{r3, r4, r5, pc}
 800c910:	20000a44 	.word	0x20000a44

0800c914 <__malloc_lock>:
 800c914:	4770      	bx	lr

0800c916 <__malloc_unlock>:
 800c916:	4770      	bx	lr

0800c918 <_init>:
 800c918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c91a:	bf00      	nop
 800c91c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c91e:	bc08      	pop	{r3}
 800c920:	469e      	mov	lr, r3
 800c922:	4770      	bx	lr

0800c924 <_fini>:
 800c924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c926:	bf00      	nop
 800c928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c92a:	bc08      	pop	{r3}
 800c92c:	469e      	mov	lr, r3
 800c92e:	4770      	bx	lr
