<?xml version="1.0" encoding="UTF-8"?>
<x86:instruction summary="Write FS/GS Segment Base" xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86">
<x86:mnemonic name="WRFSBASE"/>
<x86:mnemonic name="WRGSBASE"/>
<table>
<tr>
<th colspan="2">Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32-bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td colspan="2">F3 0F AE /2 WRFSBASE <em>r32</em></td>
<td>M</td>
<td>V/I</td>
<td>FSGSBASE</td>
<td>Load the FS base address with the 32-bit value in the source register.</td></tr>
<tr>
<td colspan="2">F3 REX.W 0F AE /2 WRFSBASE <em>r64</em></td>
<td>M</td>
<td>V/I</td>
<td>FSGSBASE</td>
<td>Load the FS base address with the 64-bit value in the source register.</td></tr>
<tr>
<td>F3 0F AE /3 WRGSBASE <em>r32</em></td>
<td/>
<td>M</td>
<td>V/I</td>
<td>FSGSBASE</td>
<td>Load the GS base address with the 32-bit value in the source register.</td></tr>
<tr>
<td colspan="2">F3 REX.W 0F AE /3 WRGSBASE <em>r64</em></td>
<td>M</td>
<td>V/I</td>
<td>FSGSBASE</td>
<td>Load the GS base address with the 64-bit value in the source register.</td></tr></table>
<h2>Instruction Operand Encoding</h2>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>M</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Loads the FS or GS segment base address with the general-purpose register indicated by the modR/M:r/m field.</p>
<p>The source operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source register are ignored and upper 32 bits of the base address (for FS or GS) are cleared.</p>
<p>This instruction is supported only in 64-bit mode.</p>
<h2>Operation</h2>
<pre>FS/GS segment base address ‚Üê SRC;
</pre>
<h2>Flags Affected</h2>
<p>None</p>
<h2>C/C++ Compiler Intrinsic Equivalent</h2>
<pre>WRFSBASE: void _writefsbase_u32( unsigned int );
</pre>
<pre>WRFSBASE: _writefsbase_u64( unsigned __int64 );
</pre>
<pre>WRGSBASE: void _writegsbase_u32( unsigned int );
</pre>
<pre>WRGSBASE: _writegsbase_u64( unsigned __int64 );
</pre>
<h2>Protected Mode Exceptions</h2>
<table>
<tr>
<td>#UD</td>
<td>The WRFSBASE and WRGSBASE instructions are not recognized in protected mode.</td></tr></table>
<h2>Real-Address Mode Exceptions</h2>
<table>
<tr>
<td>#UD</td>
<td>The WRFSBASE and WRGSBASE instructions are not recognized in real-address mode.</td></tr></table>
<h2>Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
<td>#UD</td>
<td>The WRFSBASE and WRGSBASE instructions are not recognized in virtual-8086 mode.</td></tr></table>
<h2>Compatibility Mode Exceptions</h2>
<table>
<tr>
<td>#UD</td>
<td>The WRFSBASE and WRGSBASE instructions are not recognized in compatibility mode.</td></tr></table>
<h2>64-Bit Mode Exceptions</h2>
<table>
<tr>
<td rowspan="3">#UD</td>
<td>If the LOCK prefix is used.</td></tr>
<tr>
<td>If CR4.FSGSBASE[bit 16] = 0.</td></tr>
<tr>
<td>If CPUID.07H.0H:EBX.FSGSBASE[bit 0] = 0</td></tr>
<tr>
<td>#GP(0)</td>
<td>If the source register contains a non-canonical address.</td></tr></table></x86:instruction>