{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745450063155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 18:14:22 2025 " "Processing started: Wed Apr 23 18:14:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745450063156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745450063156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745450063156 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745450063720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745450064172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745450064172 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745450064194 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745450064194 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1745450065613 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745450065864 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745450065897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.354 " "Worst-case setup slack is 2.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.354               0.000 iCLK  " "    2.354               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450066330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 iCLK  " "    0.258               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450066417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745450066422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745450066428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 iCLK  " "    9.623               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450066444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450066444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.354 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450067150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.354  " "Path #1: Setup slack is 2.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q " "From Node    : N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.068      3.068  R        clock network delay " "     3.068      3.068  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.232     uTco  N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q " "     3.300      0.232     uTco  N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.000 FF  CELL  IFRegInst\|\\NBit_DFF:17:dffi\|s_Q\|q " "     3.300      0.000 FF  CELL  IFRegInst\|\\NBit_DFF:17:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.975      1.675 FF    IC  MainRegister\|g_mux2\|Mux17~12\|dataa " "     4.975      1.675 FF    IC  MainRegister\|g_mux2\|Mux17~12\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.404      0.429 FR  CELL  MainRegister\|g_mux2\|Mux17~12\|combout " "     5.404      0.429 FR  CELL  MainRegister\|g_mux2\|Mux17~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.186      0.782 RR    IC  MainRegister\|g_mux2\|Mux17~13\|dataa " "     6.186      0.782 RR    IC  MainRegister\|g_mux2\|Mux17~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.603      0.417 RR  CELL  MainRegister\|g_mux2\|Mux17~13\|combout " "     6.603      0.417 RR  CELL  MainRegister\|g_mux2\|Mux17~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.048      0.445 RR    IC  MainRegister\|g_mux2\|Mux17~14\|datab " "     7.048      0.445 RR    IC  MainRegister\|g_mux2\|Mux17~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.436      0.388 RR  CELL  MainRegister\|g_mux2\|Mux17~14\|combout " "     7.436      0.388 RR  CELL  MainRegister\|g_mux2\|Mux17~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.054      0.618 RR    IC  MainRegister\|g_mux2\|Mux17~15\|datad " "     8.054      0.618 RR    IC  MainRegister\|g_mux2\|Mux17~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.209      0.155 RR  CELL  MainRegister\|g_mux2\|Mux17~15\|combout " "     8.209      0.155 RR  CELL  MainRegister\|g_mux2\|Mux17~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.812      0.603 RR    IC  MainRegister\|g_mux2\|Mux17~16\|datac " "     8.812      0.603 RR    IC  MainRegister\|g_mux2\|Mux17~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.099      0.287 RR  CELL  MainRegister\|g_mux2\|Mux17~16\|combout " "     9.099      0.287 RR  CELL  MainRegister\|g_mux2\|Mux17~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.300      0.201 RR    IC  MainRegister\|g_mux2\|Mux17~19\|datac " "     9.300      0.201 RR    IC  MainRegister\|g_mux2\|Mux17~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.587      0.287 RR  CELL  MainRegister\|g_mux2\|Mux17~19\|combout " "     9.587      0.287 RR  CELL  MainRegister\|g_mux2\|Mux17~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.620      1.033 RR    IC  g_zeroflag\|Equal0~8\|dataa " "    10.620      1.033 RR    IC  g_zeroflag\|Equal0~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.049      0.429 RF  CELL  g_zeroflag\|Equal0~8\|combout " "    11.049      0.429 RF  CELL  g_zeroflag\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.284      0.235 FF    IC  g_zeroflag\|Equal0~9\|datac " "    11.284      0.235 FF    IC  g_zeroflag\|Equal0~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.565      0.281 FF  CELL  g_zeroflag\|Equal0~9\|combout " "    11.565      0.281 FF  CELL  g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.267      0.702 FF    IC  g_zeroflag\|Equal0~20\|dataa " "    12.267      0.702 FF    IC  g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.620      0.353 FF  CELL  g_zeroflag\|Equal0~20\|combout " "    12.620      0.353 FF  CELL  g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.870      0.250 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac " "    12.870      0.250 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.130      0.260 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout " "    13.130      0.260 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.466      1.336 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad " "    14.466      1.336 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.605      0.139 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout " "    14.605      0.139 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.833      0.228 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad " "    14.833      0.228 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.983      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout " "    14.983      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.410      0.427 RR    IC  Fetch\|g_zeroflag\|Equal0~6\|dataa " "    15.410      0.427 RR    IC  Fetch\|g_zeroflag\|Equal0~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.839      0.429 RF  CELL  Fetch\|g_zeroflag\|Equal0~6\|combout " "    15.839      0.429 RF  CELL  Fetch\|g_zeroflag\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.108      0.269 FF    IC  Fetch\|g_zeroflag\|Equal0~9\|datab " "    16.108      0.269 FF    IC  Fetch\|g_zeroflag\|Equal0~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.458      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~9\|combout " "    16.458      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.102      0.644 FF    IC  Fetch\|g_zeroflag\|Equal0~10\|datac " "    17.102      0.644 FF    IC  Fetch\|g_zeroflag\|Equal0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.383      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~10\|combout " "    17.383      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.661      0.278 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|dataa " "    17.661      0.278 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.014      0.353 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout " "    18.014      0.353 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.243      2.229 FF    IC  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|datac " "    20.243      2.229 FF    IC  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.524      0.281 FF  CELL  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|combout " "    20.524      0.281 FF  CELL  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.524      0.000 FF    IC  IFRegInst\|\\NBit_DFF:10:dffi\|s_Q\|d " "    20.524      0.000 FF    IC  IFRegInst\|\\NBit_DFF:10:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.628      0.104 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "    20.628      0.104 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.976      2.976  R        clock network delay " "    22.976      2.976  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.984      0.008           clock pessimism removed " "    22.984      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.964     -0.020           clock uncertainty " "    22.964     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.982      0.018     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "    22.982      0.018     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.628 " "Data Arrival Time  :    20.628" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.982 " "Data Required Time :    22.982" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.354  " "Slack              :     2.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450067151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.258 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450067272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.258  " "Path #1: Hold slack is 0.258 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      2.961  R        clock network delay " "     2.961      2.961  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.193      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q " "     3.193      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.193      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:8:dffi\|s_Q\|q " "     3.193      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:8:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      0.626 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     3.819      0.626 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.891      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.891      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.443      3.443  R        clock network delay " "     3.443      3.443  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411     -0.032           clock pessimism removed " "     3.411     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411      0.000           clock uncertainty " "     3.411      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.633      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.633      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.891 " "Data Arrival Time  :     3.891" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.633 " "Data Required Time :     3.633" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.258  " "Slack              :     0.258 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450067272 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450067272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745450067275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745450067322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745450068945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.823 " "Worst-case setup slack is 3.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.823               0.000 iCLK  " "    3.823               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450070043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 iCLK  " "    0.262               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450070125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745450070129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745450070133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 iCLK  " "    9.644               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450070149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450070149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.823 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.823" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070845 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450070845 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.823  " "Path #1: Setup slack is 3.823 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q " "From Node    : N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      2.783  R        clock network delay " "     2.783      2.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.213     uTco  N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q " "     2.996      0.213     uTco  N_Reg:IFRegInst\|dffg:\\NBit_DFF:17:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.000 RR  CELL  IFRegInst\|\\NBit_DFF:17:dffi\|s_Q\|q " "     2.996      0.000 RR  CELL  IFRegInst\|\\NBit_DFF:17:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.538      1.542 RR    IC  MainRegister\|g_mux2\|Mux17~12\|dataa " "     4.538      1.542 RR    IC  MainRegister\|g_mux2\|Mux17~12\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.905      0.367 RR  CELL  MainRegister\|g_mux2\|Mux17~12\|combout " "     4.905      0.367 RR  CELL  MainRegister\|g_mux2\|Mux17~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.642      0.737 RR    IC  MainRegister\|g_mux2\|Mux17~13\|dataa " "     5.642      0.737 RR    IC  MainRegister\|g_mux2\|Mux17~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.022      0.380 RR  CELL  MainRegister\|g_mux2\|Mux17~13\|combout " "     6.022      0.380 RR  CELL  MainRegister\|g_mux2\|Mux17~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.448      0.426 RR    IC  MainRegister\|g_mux2\|Mux17~14\|datab " "     6.448      0.426 RR    IC  MainRegister\|g_mux2\|Mux17~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.799      0.351 RR  CELL  MainRegister\|g_mux2\|Mux17~14\|combout " "     6.799      0.351 RR  CELL  MainRegister\|g_mux2\|Mux17~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.388      0.589 RR    IC  MainRegister\|g_mux2\|Mux17~15\|datad " "     7.388      0.589 RR    IC  MainRegister\|g_mux2\|Mux17~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.532      0.144 RR  CELL  MainRegister\|g_mux2\|Mux17~15\|combout " "     7.532      0.144 RR  CELL  MainRegister\|g_mux2\|Mux17~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.102      0.570 RR    IC  MainRegister\|g_mux2\|Mux17~16\|datac " "     8.102      0.570 RR    IC  MainRegister\|g_mux2\|Mux17~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.367      0.265 RR  CELL  MainRegister\|g_mux2\|Mux17~16\|combout " "     8.367      0.265 RR  CELL  MainRegister\|g_mux2\|Mux17~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.551      0.184 RR    IC  MainRegister\|g_mux2\|Mux17~19\|datac " "     8.551      0.184 RR    IC  MainRegister\|g_mux2\|Mux17~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.816      0.265 RR  CELL  MainRegister\|g_mux2\|Mux17~19\|combout " "     8.816      0.265 RR  CELL  MainRegister\|g_mux2\|Mux17~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.795      0.979 RR    IC  g_zeroflag\|Equal0~8\|dataa " "     9.795      0.979 RR    IC  g_zeroflag\|Equal0~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.162      0.367 RR  CELL  g_zeroflag\|Equal0~8\|combout " "    10.162      0.367 RR  CELL  g_zeroflag\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.349      0.187 RR    IC  g_zeroflag\|Equal0~9\|datac " "    10.349      0.187 RR    IC  g_zeroflag\|Equal0~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.612      0.263 RR  CELL  g_zeroflag\|Equal0~9\|combout " "    10.612      0.263 RR  CELL  g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.299      0.687 RR    IC  g_zeroflag\|Equal0~20\|dataa " "    11.299      0.687 RR    IC  g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.606      0.307 RR  CELL  g_zeroflag\|Equal0~20\|combout " "    11.606      0.307 RR  CELL  g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.802      0.196 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac " "    11.802      0.196 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.065      0.263 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout " "    12.065      0.263 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.323      1.258 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad " "    13.323      1.258 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.467      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout " "    13.467      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.655      0.188 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad " "    13.655      0.188 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.799      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout " "    13.799      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.205      0.406 RR    IC  Fetch\|g_zeroflag\|Equal0~6\|dataa " "    14.205      0.406 RR    IC  Fetch\|g_zeroflag\|Equal0~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.597      0.392 RF  CELL  Fetch\|g_zeroflag\|Equal0~6\|combout " "    14.597      0.392 RF  CELL  Fetch\|g_zeroflag\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.840      0.243 FF    IC  Fetch\|g_zeroflag\|Equal0~9\|datab " "    14.840      0.243 FF    IC  Fetch\|g_zeroflag\|Equal0~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.149      0.309 FF  CELL  Fetch\|g_zeroflag\|Equal0~9\|combout " "    15.149      0.309 FF  CELL  Fetch\|g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.727      0.578 FF    IC  Fetch\|g_zeroflag\|Equal0~10\|datac " "    15.727      0.578 FF    IC  Fetch\|g_zeroflag\|Equal0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.979      0.252 FF  CELL  Fetch\|g_zeroflag\|Equal0~10\|combout " "    15.979      0.252 FF  CELL  Fetch\|g_zeroflag\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.230      0.251 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|dataa " "    16.230      0.251 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.543      0.313 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout " "    16.543      0.313 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.546      2.003 FF    IC  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|datac " "    18.546      2.003 FF    IC  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.798      0.252 FF  CELL  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|combout " "    18.798      0.252 FF  CELL  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.798      0.000 FF    IC  IFRegInst\|\\NBit_DFF:10:dffi\|s_Q\|d " "    18.798      0.000 FF    IC  IFRegInst\|\\NBit_DFF:10:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.888      0.090 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "    18.888      0.090 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.705      2.705  R        clock network delay " "    22.705      2.705  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.712      0.007           clock pessimism removed " "    22.712      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.692     -0.020           clock uncertainty " "    22.692     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.711      0.019     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "    22.711      0.019     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.888 " "Data Arrival Time  :    18.888" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.711 " "Data Required Time :    22.711" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.823  " "Slack              :     3.823 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450070846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.262 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.262" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450070967 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.262  " "Path #1: Hold slack is 0.262 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.690      2.690  R        clock network delay " "     2.690      2.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.903      0.213     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q " "     2.903      0.213     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.903      0.000 FF  CELL  EXRegRT\|\\NBit_DFF:8:dffi\|s_Q\|q " "     2.903      0.000 FF  CELL  EXRegRT\|\\NBit_DFF:8:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      0.573 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     3.476      0.573 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.555      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      3.120  R        clock network delay " "     3.120      3.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092     -0.028           clock pessimism removed " "     3.092     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092      0.000           clock uncertainty " "     3.092      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.293      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.293      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.555 " "Data Arrival Time  :     3.555" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.293 " "Data Required Time :     3.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.262  " "Slack              :     0.262 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450070967 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450070967 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745450070970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.938 " "Worst-case setup slack is 10.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.938               0.000 iCLK  " "   10.938               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450071592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 iCLK  " "    0.083               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450071674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745450071679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745450071683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745450071699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745450071699 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.938 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.938" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072432 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072432 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450072432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.938  " "Path #1: Setup slack is 10.938 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IFRegInst\|dffg:\\NBit_DFF:23:dffi\|s_Q " "From Node    : N_Reg:IFRegInst\|dffg:\\NBit_DFF:23:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      1.651  R        clock network delay " "     1.651      1.651  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.756      0.105     uTco  N_Reg:IFRegInst\|dffg:\\NBit_DFF:23:dffi\|s_Q " "     1.756      0.105     uTco  N_Reg:IFRegInst\|dffg:\\NBit_DFF:23:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.756      0.000 FF  CELL  IFRegInst\|\\NBit_DFF:23:dffi\|s_Q\|q " "     1.756      0.000 FF  CELL  IFRegInst\|\\NBit_DFF:23:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.777      1.021 FF    IC  MainRegister\|g_mux1\|Mux16~2\|datad " "     2.777      1.021 FF    IC  MainRegister\|g_mux1\|Mux16~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.840      0.063 FF  CELL  MainRegister\|g_mux1\|Mux16~2\|combout " "     2.840      0.063 FF  CELL  MainRegister\|g_mux1\|Mux16~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.595 FF    IC  MainRegister\|g_mux1\|Mux21~14\|datab " "     3.435      0.595 FF    IC  MainRegister\|g_mux1\|Mux21~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.642      0.207 FF  CELL  MainRegister\|g_mux1\|Mux21~14\|combout " "     3.642      0.207 FF  CELL  MainRegister\|g_mux1\|Mux21~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.041      0.399 FF    IC  MainRegister\|g_mux1\|Mux21~15\|dataa " "     4.041      0.399 FF    IC  MainRegister\|g_mux1\|Mux21~15\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.234      0.193 FF  CELL  MainRegister\|g_mux1\|Mux21~15\|combout " "     4.234      0.193 FF  CELL  MainRegister\|g_mux1\|Mux21~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.605      0.371 FF    IC  MainRegister\|g_mux1\|Mux21~16\|datac " "     4.605      0.371 FF    IC  MainRegister\|g_mux1\|Mux21~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.738      0.133 FF  CELL  MainRegister\|g_mux1\|Mux21~16\|combout " "     4.738      0.133 FF  CELL  MainRegister\|g_mux1\|Mux21~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.872      0.134 FF    IC  MainRegister\|g_mux1\|Mux21~19\|dataa " "     4.872      0.134 FF    IC  MainRegister\|g_mux1\|Mux21~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.076      0.204 FF  CELL  MainRegister\|g_mux1\|Mux21~19\|combout " "     5.076      0.204 FF  CELL  MainRegister\|g_mux1\|Mux21~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.220      0.144 FF    IC  g_zeroflag\|Equal0~6\|datab " "     5.220      0.144 FF    IC  g_zeroflag\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.427      0.207 FF  CELL  g_zeroflag\|Equal0~6\|combout " "     5.427      0.207 FF  CELL  g_zeroflag\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.814      0.387 FF    IC  g_zeroflag\|Equal0~9\|dataa " "     5.814      0.387 FF    IC  g_zeroflag\|Equal0~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.987      0.173 FF  CELL  g_zeroflag\|Equal0~9\|combout " "     5.987      0.173 FF  CELL  g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.350      0.363 FF    IC  g_zeroflag\|Equal0~20\|dataa " "     6.350      0.363 FF    IC  g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.523      0.173 FF  CELL  g_zeroflag\|Equal0~20\|combout " "     6.523      0.173 FF  CELL  g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.646      0.123 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac " "     6.646      0.123 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.779      0.133 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout " "     6.779      0.133 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:9:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.498      0.719 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad " "     7.498      0.719 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.561      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout " "     7.561      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.670      0.109 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad " "     7.670      0.109 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.733      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout " "     7.733      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.954      0.221 FF    IC  Fetch\|g_zeroflag\|Equal0~6\|dataa " "     7.954      0.221 FF    IC  Fetch\|g_zeroflag\|Equal0~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.133      0.179 FF  CELL  Fetch\|g_zeroflag\|Equal0~6\|combout " "     8.133      0.179 FF  CELL  Fetch\|g_zeroflag\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.265      0.132 FF    IC  Fetch\|g_zeroflag\|Equal0~9\|datab " "     8.265      0.132 FF    IC  Fetch\|g_zeroflag\|Equal0~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.439      0.174 FF  CELL  Fetch\|g_zeroflag\|Equal0~9\|combout " "     8.439      0.174 FF  CELL  Fetch\|g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.778      0.339 FF    IC  Fetch\|g_zeroflag\|Equal0~10\|datac " "     8.778      0.339 FF    IC  Fetch\|g_zeroflag\|Equal0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.911      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~10\|combout " "     8.911      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.046      0.135 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|dataa " "     9.046      0.135 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.219      0.173 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout " "     9.219      0.173 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.462      1.243 FF    IC  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|datac " "    10.462      1.243 FF    IC  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.595      0.133 FF  CELL  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|combout " "    10.595      0.133 FF  CELL  FlushMUX1\|\\G_NBit_MUX:10:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.595      0.000 FF    IC  IFRegInst\|\\NBit_DFF:10:dffi\|s_Q\|d " "    10.595      0.000 FF    IC  IFRegInst\|\\NBit_DFF:10:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.645      0.050 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "    10.645      0.050 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.591      1.591  R        clock network delay " "    21.591      1.591  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.596      0.005           clock pessimism removed " "    21.596      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.576     -0.020           clock uncertainty " "    21.576     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.583      0.007     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q " "    21.583      0.007     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.645 " "Data Arrival Time  :    10.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.583 " "Data Required Time :    21.583" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.938  " "Slack              :    10.938 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450072433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450072554 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.083  " "Path #1: Hold slack is 0.083 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.580      1.580  R        clock network delay " "     1.580      1.580  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q " "     1.685      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:8:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:8:dffi\|s_Q\|q " "     1.685      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:8:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.967      0.282 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     1.967      0.282 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.003      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.003      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      1.836  R        clock network delay " "     1.836      1.836  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816     -0.020           clock pessimism removed " "     1.816     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      0.000           clock uncertainty " "     1.816      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.920      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.920      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.003 " "Data Arrival Time  :     2.003" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.920 " "Data Required Time :     1.920" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.083  " "Slack              :     0.083 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745450072554 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745450072554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745450073926 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745450075036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1357 " "Peak virtual memory: 1357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745450075209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 18:14:35 2025 " "Processing ended: Wed Apr 23 18:14:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745450075209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745450075209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745450075209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745450075209 ""}
