{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700175741541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700175741541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:02:21 2023 " "Processing started: Thu Nov 16 15:02:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700175741541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175741541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_top -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_top -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175741541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700175741668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700175741668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/shihling/git/cpen211-labs/lab6/lab6_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745162 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745162 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745162 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175745162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/shihling/git/cpen211-labs/lab6/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745163 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "../datapath.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175745163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/cpu.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/shihling/git/cpen211-labs/lab6/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745164 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745164 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_decoder " "Found entity 3: instruction_decoder" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745164 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_machine " "Found entity 4: state_machine" {  } { { "../cpu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175745164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175745164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175745164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shihling/git/cpen211-labs/lab6/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/shihling/git/cpen211-labs/lab6/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../regfile.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700175745164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175745164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700175745185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "../lab6_top.sv" "IN" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "../lab6_top.sv" "REG" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "../lab6_top.sv" "U" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "../cpu.sv" "DP" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:U\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\"" {  } { { "../datapath.sv" "REGFILE" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:alu\"" {  } { { "../datapath.sv" "alu" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:SHIFTER " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:SHIFTER\"" {  } { { "../datapath.sv" "SHIFTER" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:ADFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:ADFF\"" {  } { { "../datapath.sv" "ADFF" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:statusDFF " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:statusDFF\"" {  } { { "../datapath.sv" "statusDFF" { Text "/home/shihling/git/cpen211-labs/lab6/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:U\|instruction_register:instruction_reg " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:U\|instruction_register:instruction_reg\"" {  } { { "../cpu.sv" "instruction_reg" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:U\|instruction_decoder:decode " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:U\|instruction_decoder:decode\"" {  } { { "../cpu.sv" "decode" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine cpu:U\|state_machine:controller " "Elaborating entity \"state_machine\" for hierarchy \"cpu:U\|state_machine:controller\"" {  } { { "../cpu.sv" "controller" { Text "/home/shihling/git/cpen211-labs/lab6/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "../lab6_top.sv" "H0" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700175745591 "|lab6_top|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700175745591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700175745641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700175745885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700175745885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../lab6_top.sv" "" { Text "/home/shihling/git/cpen211-labs/lab6/lab6_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700175745909 "|lab6_top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700175745909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "497 " "Implemented 497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700175745910 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700175745910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "430 " "Implemented 430 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700175745910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700175745910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700175745914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:02:25 2023 " "Processing ended: Thu Nov 16 15:02:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700175745914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700175745914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700175745914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700175745914 ""}
