// Seed: 9788774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  bit id_5;
  assign id_5 = 1;
  parameter id_6 = -1;
  wire id_7;
  ;
  always
    if (1) id_5 <= -1;
    else begin : LABEL_0
      id_5 = id_2;
    end
  struct packed {logic id_8;} [1 : -1] id_9;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    input supply0 id_3
    , id_8,
    input supply0 id_4,
    output logic id_5,
    input supply1 id_6
);
  generate
    always id_5 <= -1'b0;
  endgenerate
  assign id_8 = id_1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
