Warning: duplicate option '-cell_power' overrides previous value. (CMD-018)
****************************************
Report : Time Based Power
	-cell_power
	-hierarchy
	-levels 1
	-sort_by cell_internal_power
Design : traditionalMac_v1
Version: U-2022.12-SP1
Date   : Fri Jan 30 15:19:13 2026
****************************************



  Attributes
  ----------
      a  -  Annotated internal | leakage | switching power 
      b  -  Black-box (unresolved) cell
      c  -  Clock pin internal power only
      d  -  Does not include clock pin internal power
      h  -  Hierarchical cell

                        Internal  Switching Leakage   Total
Cell                    Power     Power     Power     Power    (     %)   Attrs
--------------------------------------------------------------------------------
u_ADDER                 1.747e-05 2.552e-06 1.684e-08 2.004e-05 (33.31%)  h
u_MULTIPLIER_tMAC       1.678e-05 6.685e-06 2.690e-08 2.349e-05 (39.04%)  h
output_result_reg[12]   5.835e-07 7.318e-09 3.303e-10 5.912e-07 ( 0.98%)  
output_result_reg[21]   5.462e-07 5.400e-09 3.342e-10 5.519e-07 ( 0.92%)  
output_result_reg[11]   5.449e-07 7.318e-09 3.354e-10 5.526e-07 ( 0.92%)  
output_result_reg[13]   5.391e-07 5.366e-09 3.269e-10 5.448e-07 ( 0.91%)  
output_result_reg[7]    5.368e-07 7.318e-09 3.380e-10 5.445e-07 ( 0.90%)  
output_result_reg[8]    5.324e-07 6.342e-09 3.385e-10 5.391e-07 ( 0.90%)  
output_result_reg[18]   5.317e-07 2.439e-09 3.335e-10 5.345e-07 ( 0.89%)  
output_result_reg[6]    5.300e-07 7.318e-09 3.250e-10 5.377e-07 ( 0.89%)  
output_result_reg[17]   5.284e-07 2.439e-09 3.333e-10 5.311e-07 ( 0.88%)  
output_result_reg[10]   5.264e-07 7.318e-09 3.405e-10 5.340e-07 ( 0.89%)  
output_result_reg[5]    5.254e-07 9.269e-09 3.327e-10 5.350e-07 ( 0.89%)  
output_result_reg[19]   5.250e-07 2.439e-09 3.336e-10 5.278e-07 ( 0.88%)  
output_result_reg[9]    5.235e-07 6.830e-09 3.235e-10 5.307e-07 ( 0.88%)  
output_result_reg[20]   5.216e-07 2.439e-09 3.337e-10 5.243e-07 ( 0.87%)  
output_result_reg[3]    5.162e-07 8.293e-09 3.390e-10 5.248e-07 ( 0.87%)  
clk_gate_output_result_reg
                        5.141e-07 7.622e-07 2.794e-10 1.277e-06 ( 2.12%)  h
output_result_reg[4]    5.135e-07 8.781e-09 3.366e-10 5.226e-07 ( 0.87%)  
output_result_reg[14]   4.980e-07 3.903e-09 3.296e-10 5.022e-07 ( 0.83%)  
output_result_reg[1]    4.957e-07 5.366e-09 3.247e-10 5.014e-07 ( 0.83%)  
output_result_reg[2]    4.897e-07 6.830e-09 3.381e-10 4.969e-07 ( 0.83%)  
output_result_reg[16]   4.848e-07 2.439e-09 3.330e-10 4.876e-07 ( 0.81%)  
output_result_reg[15]   4.359e-07 2.439e-09 3.334e-10 4.387e-07 ( 0.73%)  
output_result_reg[0]    4.279e-07 1.543e-08 3.320e-10 4.437e-07 ( 0.74%)  
U40                     1.783e-07 6.367e-08 6.681e-11 2.421e-07 ( 0.40%)  
U49                     1.616e-07 5.773e-08 6.842e-11 2.194e-07 ( 0.36%)  
U39                     1.592e-07 5.688e-08 6.590e-11 2.161e-07 ( 0.36%)  
U34                     1.522e-07 5.433e-08 6.705e-11 2.066e-07 ( 0.34%)  
U41                     1.497e-07 5.348e-08 6.647e-11 2.032e-07 ( 0.34%)  
U27                     1.451e-07 5.178e-08 6.703e-11 1.969e-07 ( 0.33%)  
U35                     1.451e-07 5.178e-08 6.653e-11 1.969e-07 ( 0.33%)  
U37                     1.427e-07 5.093e-08 6.573e-11 1.937e-07 ( 0.32%)  
U33                     1.425e-07 5.093e-08 6.624e-11 1.936e-07 ( 0.32%)  
U36                     1.425e-07 5.093e-08 6.702e-11 1.936e-07 ( 0.32%)  
U38                     1.378e-07 4.924e-08 6.697e-11 1.871e-07 ( 0.31%)  
U32                     1.354e-07 4.839e-08 6.718e-11 1.839e-07 ( 0.31%)  
U46                     1.307e-07 4.669e-08 6.849e-11 1.774e-07 ( 0.29%)  
U45                     1.283e-07 4.584e-08 6.850e-11 1.742e-07 ( 0.29%)  
U47                     1.259e-07 4.499e-08 6.847e-11 1.710e-07 ( 0.28%)  
U42                     1.237e-07 4.414e-08 6.613e-11 1.679e-07 ( 0.28%)  
U48                     1.212e-07 4.329e-08 6.845e-11 1.645e-07 ( 0.27%)  
U31                     1.021e-07 3.650e-08 6.661e-11 1.387e-07 ( 0.23%)  
U44                     9.739e-08 3.481e-08 6.859e-11 1.323e-07 ( 0.22%)  
U30                     9.515e-08 3.396e-08 6.667e-11 1.292e-07 ( 0.21%)  
U43                     7.600e-08 2.717e-08 6.844e-11 1.032e-07 ( 0.17%)  
U29                     4.874e-08 1.783e-08 6.665e-11 6.663e-08 ( 0.11%)  
U50                     2.838e-09 8.190e-10 1.113e-10 3.769e-09 ( 0.01%)  
--------------------------------------------------------------------------------
Totals (48 cells)       4.897e-05 1.115e-05 5.294e-08 6.017e-05 (100.0%)


  Attributes
  ----------
      a  -  Annotated internal | leakage | switching power 
      b  -  Black-box (unresolved) cell
      c  -  Clock pin internal power only
      d  -  Does not include clock pin internal power
      h  -  Hierarchical cell

                          Peak         Peak            Glitch    X-tran
Cell                      Power        Time            Power     Power    Attrs
--------------------------------------------------------------------------------
u_ADDER                 9.731e-04 1340.00-1340.01       0.0000    0.0000  h
u_MULTIPLIER_tMAC       6.114e-04 1340.00-1340.01    9.376e-08    0.0000  h
output_result_reg[12]   4.714e-05  102.29-102.30        0.0000    0.0000  
output_result_reg[21]   4.714e-05  102.57-102.58        0.0000    0.0000  
output_result_reg[11]   4.714e-05  122.86-122.87        0.0000    0.0000  
output_result_reg[13]   4.714e-05  102.24-102.25        0.0000    0.0000  
output_result_reg[7]    4.714e-05  102.82-102.83        0.0000    0.0000  
output_result_reg[8]    4.714e-05  122.83-122.84        0.0000    0.0000  
output_result_reg[18]   4.714e-05  102.71-102.72        0.0000    0.0000  
output_result_reg[6]    4.714e-05  103.33-103.34        0.0000    0.0000  
output_result_reg[17]   4.714e-05  102.71-102.72        0.0000    0.0000  
output_result_reg[10]   4.714e-05  102.90-102.91        0.0000    0.0000  
output_result_reg[5]    4.714e-05  103.08-103.09        0.0000    0.0000  
output_result_reg[19]   4.714e-05  102.71-102.72        0.0000    0.0000  
output_result_reg[9]    4.714e-05  103.37-103.38        0.0000    0.0000  
output_result_reg[20]   4.714e-05  102.71-102.72        0.0000    0.0000  
output_result_reg[3]    4.714e-05  323.02-323.03        0.0000    0.0000  
clk_gate_output_result_reg
                        3.701e-04   80.00-80.01         0.0000    0.0000  h
output_result_reg[4]    4.714e-05  102.16-102.17        0.0000    0.0000  
output_result_reg[14]   4.714e-05  102.49-102.50        0.0000    0.0000  
output_result_reg[1]    4.714e-05  201.23-201.24        0.0000    0.0000  
output_result_reg[2]    4.714e-05  201.47-201.48        0.0000    0.0000  
output_result_reg[16]   4.714e-05  102.71-102.72        0.0000    0.0000  
output_result_reg[15]   4.714e-05  102.71-102.72        0.0000    0.0000  
output_result_reg[0]    6.257e-05  680.65-680.66        0.0000    0.0000  
U40                     1.957e-05   65.12-65.13         0.0000    0.0000  
U49                     2.964e-05 1340.00-1340.01       0.0000    0.0000  
U39                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U34                     1.957e-05  112.05-112.06        0.0000    0.0000  
U41                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U27                     1.957e-05   63.81-63.82         0.0000    0.0000  
U35                     1.957e-05  223.12-223.13        0.0000    0.0000  
U37                     1.957e-05   91.83-91.84         0.0000    0.0000  
U33                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U36                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U38                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U32                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U46                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U45                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U47                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U42                     1.957e-05   65.58-65.59         0.0000    0.0000  
U48                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U31                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U44                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U30                     1.956e-05   61.42-61.43         0.0000    0.0000  
U43                     2.962e-05 1340.00-1340.01       0.0000    0.0000  
U29                     2.382e-05 1340.11-1340.12       0.0000    0.0000  
U50                     6.176e-05 1340.00-1340.01       0.0000    0.0000  
--------------------------------------------------------------------------------
Totals (48 cells)                                    9.376e-08    0.0000


                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
traditionalMac_v1                     4.90e-05 1.11e-05 5.29e-08 6.02e-05 100.0
  u_ADDER (ADDER_tMAC)                1.75e-05 2.55e-06 1.68e-08 2.00e-05  33.3
  u_MULTIPLIER_tMAC (MULTIPLIER_tMAC) 1.68e-05 6.68e-06 2.69e-08 2.35e-05  39.0
  clk_gate_output_result_reg (SNPS_CLOCK_GATE_HIGH_traditionalMac_v1) 5.14e-07 7.62e-07 2.79e-10 1.28e-06   2.1


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
traditionalMac_v1                     2.53e-03 1340.00-1340.01 9.38e-08    0.000
  u_ADDER (ADDER_tMAC)                9.73e-04 1340.00-1340.01    0.000    0.000
  u_MULTIPLIER_tMAC (MULTIPLIER_tMAC) 6.11e-04 1340.00-1340.01 9.38e-08    0.000
  clk_gate_output_result_reg (SNPS_CLOCK_GATE_HIGH_traditionalMac_v1) 3.70e-04   80.00-80.01      0.000    0.000
1
