TimeQuest Timing Analyzer report for AP9
Mon Dec 11 17:25:52 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1100mV 85C Model Metastability Report
 17. Slow 1100mV 0C Model Fmax Summary
 18. Slow 1100mV 0C Model Setup Summary
 19. Slow 1100mV 0C Model Hold Summary
 20. Slow 1100mV 0C Model Recovery Summary
 21. Slow 1100mV 0C Model Removal Summary
 22. Slow 1100mV 0C Model Minimum Pulse Width Summary
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1100mV 0C Model Metastability Report
 28. Fast 1100mV 85C Model Setup Summary
 29. Fast 1100mV 85C Model Hold Summary
 30. Fast 1100mV 85C Model Recovery Summary
 31. Fast 1100mV 85C Model Removal Summary
 32. Fast 1100mV 85C Model Minimum Pulse Width Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast 1100mV 85C Model Metastability Report
 38. Fast 1100mV 0C Model Setup Summary
 39. Fast 1100mV 0C Model Hold Summary
 40. Fast 1100mV 0C Model Recovery Summary
 41. Fast 1100mV 0C Model Removal Summary
 42. Fast 1100mV 0C Model Minimum Pulse Width Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1100mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1100mv 0c Model)
 56. Signal Integrity Metrics (Slow 1100mv 85c Model)
 57. Signal Integrity Metrics (Fast 1100mv 0c Model)
 58. Signal Integrity Metrics (Fast 1100mv 85c Model)
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; AP9                                                                ;
; Device Family      ; Cyclone V                                                          ;
; Device Name        ; 5CEBA4F23C7                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  25.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; clk_div:inst25|clock_1KHz                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1KHz }                      ;
; clk_div:inst25|clock_1Khz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Khz_int }                  ;
; clk_div:inst25|clock_1Mhz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Mhz_int }                  ;
; clk_div:inst25|clock_10Hz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Hz_int }                  ;
; clk_div:inst25|clock_10Khz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Khz_int }                 ;
; clk_div:inst25|clock_100hz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100hz_int }                 ;
; clk_div:inst25|clock_100KHz                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100KHz }                    ;
; clk_div:inst25|clock_100Khz_int                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100Khz_int }                ;
; CLOCK_50                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                       ;
; dec_keyboard:inst11|f3                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dec_keyboard:inst11|f3 }                         ;
; KEY[0]                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] }                                         ;
; keyboard:inst14|ready_set                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|ready_set }                      ;
; keyboard:inst14|scan_ready                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|scan_ready }                     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } ;
; PS2_CLK                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                        ;
; SW[8]                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[8] }                                          ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 35.08 MHz  ; 35.08 MHz       ; SW[8]                                          ;      ;
; 73.82 MHz  ; 73.82 MHz       ; CLOCK_50                                       ;      ;
; 153.23 MHz ; 153.23 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 160.15 MHz ; 160.15 MHz      ; PS2_CLK                                        ;      ;
; 432.53 MHz ; 432.53 MHz      ; clk_div:inst25|clock_100Khz_int                ;      ;
; 435.92 MHz ; 435.92 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 448.63 MHz ; 448.63 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 448.83 MHz ; 448.83 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 452.69 MHz ; 452.69 MHz      ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 506.59 MHz ; 506.59 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 506.59 MHz ; 506.59 MHz      ; dec_keyboard:inst11|f3                         ;      ;
; 527.43 MHz ; 527.43 MHz      ; clk_div:inst25|clock_1KHz                      ;      ;
; 585.82 MHz ; 585.82 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -27.506 ; -2873.741     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -20.686 ; -1101.137     ;
; CLOCK_50                                       ; -9.888  ; -9612.418     ;
; dec_keyboard:inst11|f3                         ; -9.717  ; -89.385       ;
; KEY[0]                                         ; -7.280  ; -73.863       ;
; PS2_CLK                                        ; -5.244  ; -46.596       ;
; clk_div:inst25|clock_100Khz_int                ; -1.312  ; -6.926        ;
; clk_div:inst25|clock_100hz_int                 ; -1.294  ; -6.763        ;
; clk_div:inst25|clock_1KHz                      ; -1.235  ; -3.207        ;
; clk_div:inst25|clock_1Khz_int                  ; -1.229  ; -5.483        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.228  ; -8.646        ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.209  ; -6.259        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.974  ; -3.657        ;
; clk_div:inst25|clock_100KHz                    ; -0.707  ; -1.751        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -5.035 ; -177.994      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -3.863 ; -104.312      ;
; PS2_CLK                                        ; -3.585 ; -71.396       ;
; CLOCK_50                                       ; -2.322 ; -492.118      ;
; clk_div:inst25|clock_100hz_int                 ; -0.830 ; -0.830        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.744 ; -0.744        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.602 ; -0.602        ;
; clk_div:inst25|clock_100Khz_int                ; -0.571 ; -0.571        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.414 ; -0.414        ;
; clk_div:inst25|clock_1KHz                      ; 0.166  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.168  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.175  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.510  ; 0.000         ;
; KEY[0]                                         ; 2.569  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -4.970 ; -316.367      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -4.341 ; -371.002      ;
; SW[8]                                          ; -1.423 ; -366.463      ;
; keyboard:inst14|ready_set                      ; -0.421 ; -0.421        ;
; keyboard:inst14|scan_ready                     ; -0.371 ; -0.371        ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -3.969 ; -1041.429     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.875 ; -73.896       ;
; keyboard:inst14|ready_set                      ; -0.197 ; -0.197        ;
; keyboard:inst14|scan_ready                     ; -0.142 ; -0.142        ;
; CLOCK_50                                       ; 1.772  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -7127.880     ;
; SW[8]                                          ; -0.891 ; -427.143      ;
; PS2_CLK                                        ; -0.684 ; -25.056       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.538 ; -129.872      ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -8.002        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -6.735        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -4.729        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -4.706        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -4.630        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -4.619        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -3.907        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -3.414        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.335        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.809        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.769        ;
; KEY[0]                                         ; -0.090 ; -0.759        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 6.280 ; 6.493 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.579 ; 1.276 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.579 ; 1.276 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 0.906 ; 1.310 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.696 ; 3.278 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.696 ; 3.278 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 2.557 ; 3.027 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 2.557 ; 3.027 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.514 ; 2.195 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.514 ; 2.195 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.784 ; 2.298 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.784 ; 2.298 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.556 ; 2.120 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.769 ; 1.459 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -1.482 ; -1.897 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 3.405  ; 2.573  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 3.405  ; 2.573  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 4.340  ; 3.922  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 3.552  ; 2.991  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 3.552  ; 2.991  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -1.701 ; -2.112 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -1.701 ; -2.112 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.550  ; 1.117  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.550  ; 1.117  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.002  ; 2.533  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.512  ; 2.077  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.002  ; 2.533  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.419  ; 1.766  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 8.233  ; 8.925  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 8.233  ; 8.925  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 8.233  ; 8.925  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 8.233  ; 8.925  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.490 ; 16.659 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.396 ; 16.396 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.979 ; 14.276 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.490 ; 16.659 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.363 ; 14.821 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.005 ; 15.952 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.186 ; 14.644 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.187 ; 14.604 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.005 ; 15.952 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.567 ; 15.219 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.636 ; 14.041 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.182 ; 16.167 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.020 ; 14.424 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.033 ; 15.836 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.182 ; 16.167 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.698 ; 15.428 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.603 ; 14.081 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.616  ; 8.173  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.616  ; 8.173  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.616  ; 8.173  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.616  ; 8.173  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.017 ; 10.238 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.289 ; 12.120 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.017 ; 10.238 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.326 ; 12.247 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.338 ; 10.677 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.187 ; 10.486 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.216 ; 10.590 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.187 ; 10.486 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.907 ; 11.674 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.518 ; 11.032 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.692  ; 10.005 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.045 ; 10.345 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.045 ; 10.345 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.920 ; 11.546 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.071 ; 11.873 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.642 ; 11.221 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.666  ; 10.066 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 33.62 MHz  ; 33.62 MHz       ; SW[8]                                          ;      ;
; 76.58 MHz  ; 76.58 MHz       ; CLOCK_50                                       ;      ;
; 146.46 MHz ; 146.46 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 160.82 MHz ; 160.82 MHz      ; PS2_CLK                                        ;      ;
; 419.82 MHz ; 419.82 MHz      ; clk_div:inst25|clock_100Khz_int                ;      ;
; 422.65 MHz ; 422.65 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 434.59 MHz ; 434.59 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 435.54 MHz ; 435.54 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 440.72 MHz ; 440.72 MHz      ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 502.26 MHz ; 502.26 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 502.26 MHz ; 502.26 MHz      ; dec_keyboard:inst11|f3                         ;      ;
; 522.19 MHz ; 522.19 MHz      ; clk_div:inst25|clock_1KHz                      ;      ;
; 565.29 MHz ; 565.29 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -28.746 ; -2921.208     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -21.191 ; -1117.670     ;
; dec_keyboard:inst11|f3                         ; -9.808  ; -89.708       ;
; CLOCK_50                                       ; -9.677  ; -9253.695     ;
; KEY[0]                                         ; -7.268  ; -73.449       ;
; PS2_CLK                                        ; -5.218  ; -45.467       ;
; clk_div:inst25|clock_100Khz_int                ; -1.382  ; -7.239        ;
; clk_div:inst25|clock_100hz_int                 ; -1.366  ; -6.969        ;
; clk_div:inst25|clock_1Khz_int                  ; -1.301  ; -5.673        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.296  ; -8.900        ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.269  ; -6.395        ;
; clk_div:inst25|clock_1KHz                      ; -1.235  ; -2.981        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.991  ; -3.713        ;
; clk_div:inst25|clock_100KHz                    ; -0.769  ; -1.757        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -5.173 ; -185.020      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -3.854 ; -108.321      ;
; PS2_CLK                                        ; -3.684 ; -74.896       ;
; CLOCK_50                                       ; -2.479 ; -700.561      ;
; clk_div:inst25|clock_100hz_int                 ; -0.702 ; -0.702        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.621 ; -0.621        ;
; clk_div:inst25|clock_100Khz_int                ; -0.502 ; -0.502        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.433 ; -0.433        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.305 ; -0.305        ;
; clk_div:inst25|clock_1KHz                      ; 0.154  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.155  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.160  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.466  ; 0.000         ;
; KEY[0]                                         ; 2.522  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -4.747 ; -302.051      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -4.257 ; -364.659      ;
; SW[8]                                          ; -1.401 ; -361.547      ;
; keyboard:inst14|ready_set                      ; -0.467 ; -0.467        ;
; keyboard:inst14|scan_ready                     ; -0.325 ; -0.325        ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                                    ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -3.833 ; -1005.023     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.784 ; -66.424       ;
; keyboard:inst14|ready_set                      ; -0.195 ; -0.195        ;
; keyboard:inst14|scan_ready                     ; -0.151 ; -0.151        ;
; CLOCK_50                                       ; 1.664  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -7124.472     ;
; SW[8]                                          ; -0.832 ; -406.138      ;
; PS2_CLK                                        ; -0.705 ; -22.663       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.538 ; -126.358      ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -7.955        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -6.525        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -4.685        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -4.678        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -4.648        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -4.614        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -3.900        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -3.332        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.337        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.800        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.773        ;
; KEY[0]                                         ; -0.166 ; -1.773        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 5.919 ; 6.249 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.455 ; 1.260 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.455 ; 1.260 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.027 ; 1.479 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.743 ; 3.328 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.743 ; 3.328 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 2.557 ; 3.083 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 2.557 ; 3.083 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.397 ; 2.096 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.397 ; 2.096 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.841 ; 2.412 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.841 ; 2.412 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.610 ; 2.215 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.846 ; 1.572 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -1.303 ; -1.652 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 3.504  ; 2.616  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 3.504  ; 2.616  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 4.307  ; 3.837  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 3.583  ; 2.963  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 3.583  ; 2.963  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -1.700 ; -2.152 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -1.700 ; -2.152 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.680  ; 1.153  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.680  ; 1.153  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.974  ; 2.477  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.429  ; 1.956  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.974  ; 2.477  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.352  ; 1.698  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.835  ; 8.584  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.835  ; 8.584  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.835  ; 8.584  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.835  ; 8.584  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.916 ; 16.031 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.881 ; 15.844 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.440 ; 13.779 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.916 ; 16.031 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.813 ; 14.287 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.450 ; 15.368 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.651 ; 14.128 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.656 ; 14.086 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.450 ; 15.368 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.008 ; 14.656 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.146 ; 13.556 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.642 ; 15.589 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.483 ; 13.900 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.458 ; 15.237 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.642 ; 15.589 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.142 ; 14.875 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.142 ; 13.602 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.225  ; 7.836  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.225  ; 7.836  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.225  ; 7.836  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.225  ; 7.836  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.530  ; 9.794  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.839 ; 11.654 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.530  ; 9.794  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.813 ; 11.728 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.838  ; 10.196 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.711  ; 10.026 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.734  ; 10.125 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.711  ; 10.026 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.415 ; 11.180 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.032 ; 10.557 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.269  ; 9.603  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.560  ; 9.879  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.560  ; 9.879  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.411 ; 11.053 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.602 ; 11.386 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.151 ; 10.757 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.268  ; 9.660  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -12.289 ; -1286.639     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -8.945  ; -465.628      ;
; CLOCK_50                                       ; -5.130  ; -4516.071     ;
; dec_keyboard:inst11|f3                         ; -4.424  ; -40.665       ;
; KEY[0]                                         ; -3.268  ; -32.330       ;
; PS2_CLK                                        ; -2.372  ; -15.067       ;
; clk_div:inst25|clock_1KHz                      ; -0.348  ; -0.610        ;
; clk_div:inst25|clock_100Khz_int                ; -0.322  ; -1.518        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.296  ; -1.311        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.287  ; -1.792        ;
; clk_div:inst25|clock_100hz_int                 ; -0.282  ; -1.323        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.274  ; -1.055        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.185  ; -0.617        ;
; clk_div:inst25|clock_100KHz                    ; -0.009  ; -0.009        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -2.825 ; -96.907       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.149 ; -70.731       ;
; PS2_CLK                                        ; -1.881 ; -40.588       ;
; CLOCK_50                                       ; -1.393 ; -362.434      ;
; clk_div:inst25|clock_10Khz_int                 ; -0.684 ; -0.684        ;
; clk_div:inst25|clock_100hz_int                 ; -0.600 ; -0.600        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.526 ; -0.526        ;
; clk_div:inst25|clock_100Khz_int                ; -0.473 ; -0.473        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.343 ; -0.343        ;
; clk_div:inst25|clock_1KHz                      ; -0.054 ; -0.108        ;
; dec_keyboard:inst11|f3                         ; 0.014  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.030  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.204  ; 0.000         ;
; KEY[0]                                         ; 1.571  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.777 ; -176.900      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.311 ; -198.062      ;
; SW[8]                                          ; -0.891 ; -232.222      ;
; keyboard:inst14|ready_set                      ; -0.230 ; -0.230        ;
; keyboard:inst14|scan_ready                     ; 0.209  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -1.913 ; -502.754      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.565 ; -47.842       ;
; keyboard:inst14|scan_ready                     ; -0.390 ; -0.390        ;
; keyboard:inst14|ready_set                      ; -0.322 ; -0.322        ;
; CLOCK_50                                       ; 0.833  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -5845.369     ;
; SW[8]                                          ; -0.845 ; -378.333      ;
; PS2_CLK                                        ; -0.767 ; -21.335       ;
; KEY[0]                                         ; -0.472 ; -9.366        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.047 ; -0.077        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.005 ; -0.018        ;
; clk_div:inst25|clock_10Hz_int                  ; 0.014  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.083  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.086  ; 0.000         ;
; keyboard:inst14|scan_ready                     ; 0.094  ; 0.000         ;
; keyboard:inst14|ready_set                      ; 0.126  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.133  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.134  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.143  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.159  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.161  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                               ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 3.340  ; 3.907 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; -0.002 ; 1.225 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; -0.002 ; 1.225 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 0.370  ; 1.282 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.658  ; 2.614 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.658  ; 2.614 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.192  ; 2.060 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.192  ; 2.060 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.319  ; 1.419 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.319  ; 1.419 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.475  ; 1.409 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.475  ; 1.409 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.399  ; 1.333 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.006 ; 1.031 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.503 ; -1.323 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 1.701  ; 0.665  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 1.701  ; 0.665  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 2.176  ; 1.305  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.955  ; 1.090  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.955  ; 1.090  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.723 ; -1.551 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.723 ; -1.551 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.170  ; 0.189  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.170  ; 0.189  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.664  ; 0.782  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.490  ; 0.605  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.664  ; 0.782  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.387  ; 0.420  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 4.425 ; 5.494 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.425 ; 5.494 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 4.425 ; 5.494 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.425 ; 5.494 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.598 ; 9.628 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.487 ; 9.395 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.447 ; 7.775 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.598 ; 9.628 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.727 ; 8.160 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.255 ; 9.103 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.645 ; 8.078 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.661 ; 8.044 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.255 ; 9.103 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.980 ; 8.583 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.160 ; 7.552 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.438 ; 9.296 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.530 ; 7.929 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.322 ; 9.026 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.438 ; 9.296 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.996 ; 8.672 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.193 ; 7.626 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 4.147 ; 5.135 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.147 ; 5.135 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 4.147 ; 5.135 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.147 ; 5.135 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.712 ; 5.996 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.667 ; 7.472 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.712 ; 5.996 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.733 ; 7.595 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.949 ; 6.316 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.895 ; 6.206 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.903 ; 6.283 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.895 ; 6.206 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.439 ; 7.170 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.195 ; 6.711 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.442 ; 5.768 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.784 ; 6.116 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.784 ; 6.116 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.484 ; 7.069 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.609 ; 7.351 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.206 ; 6.783 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.475 ; 5.854 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -11.473 ; -1160.562     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -8.382  ; -424.201      ;
; CLOCK_50                                       ; -4.571  ; -3974.220     ;
; dec_keyboard:inst11|f3                         ; -4.256  ; -39.085       ;
; KEY[0]                                         ; -3.075  ; -30.585       ;
; PS2_CLK                                        ; -2.277  ; -12.376       ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.305  ; -1.086        ;
; clk_div:inst25|clock_1KHz                      ; -0.284  ; -0.398        ;
; clk_div:inst25|clock_100Khz_int                ; -0.281  ; -1.291        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.244  ; -1.428        ;
; clk_div:inst25|clock_100hz_int                 ; -0.244  ; -1.042        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.229  ; -0.830        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.135  ; -0.425        ;
; clk_div:inst25|clock_100KHz                    ; 0.012   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -2.819 ; -98.797       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.142 ; -74.510       ;
; PS2_CLK                                        ; -1.968 ; -42.715       ;
; CLOCK_50                                       ; -1.380 ; -469.179      ;
; clk_div:inst25|clock_10Khz_int                 ; -0.627 ; -0.627        ;
; clk_div:inst25|clock_100hz_int                 ; -0.557 ; -0.557        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.474 ; -0.474        ;
; clk_div:inst25|clock_100Khz_int                ; -0.452 ; -0.452        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.322 ; -0.322        ;
; clk_div:inst25|clock_1KHz                      ; -0.104 ; -0.250        ;
; dec_keyboard:inst11|f3                         ; 0.007  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.016  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.171  ; 0.000         ;
; KEY[0]                                         ; 1.505  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.705 ; -172.347      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.310 ; -198.082      ;
; SW[8]                                          ; -0.970 ; -253.285      ;
; keyboard:inst14|ready_set                      ; -0.213 ; -0.213        ;
; keyboard:inst14|scan_ready                     ; 0.233  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                                    ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -1.807 ; -474.397      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.540 ; -45.902       ;
; keyboard:inst14|scan_ready                     ; -0.394 ; -0.394        ;
; keyboard:inst14|ready_set                      ; -0.324 ; -0.324        ;
; CLOCK_50                                       ; 0.771  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -5947.565     ;
; SW[8]                                          ; -0.830 ; -373.954      ;
; PS2_CLK                                        ; -0.782 ; -21.739       ;
; KEY[0]                                         ; -0.507 ; -10.220       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.008 ; -0.008        ;
; clk_div:inst25|clock_10Khz_int                 ; 0.040  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.056  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.096  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.104  ; 0.000         ;
; keyboard:inst14|scan_ready                     ; 0.109  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.126  ; 0.000         ;
; keyboard:inst14|ready_set                      ; 0.128  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.139  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.146  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.160  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.161  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                               ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 2.846  ; 3.516 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; -0.033 ; 1.065 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; -0.033 ; 1.065 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 0.385  ; 1.315 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.324  ; 2.315 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.324  ; 2.315 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.150  ; 2.053 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.150  ; 2.053 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.196  ; 1.317 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.196  ; 1.317 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.426  ; 1.374 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.426  ; 1.374 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.349  ; 1.294 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.012 ; 1.027 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.359 ; -1.222 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 1.788  ; 0.747  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 1.788  ; 0.747  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 2.168  ; 1.259  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.944  ; 1.042  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.944  ; 1.042  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.700 ; -1.559 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.700 ; -1.559 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.184  ; 0.194  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.184  ; 0.194  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.636  ; 0.741  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.451  ; 0.550  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.636  ; 0.741  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.370  ; 0.403  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 4.046 ; 5.119 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.046 ; 5.119 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 4.046 ; 5.119 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.046 ; 5.119 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.980 ; 8.785 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.909 ; 8.623 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.906 ; 7.199 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.980 ; 8.785 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.142 ; 7.519 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.671 ; 8.338 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.111 ; 7.471 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.109 ; 7.434 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.671 ; 8.338 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.411 ; 7.891 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.697 ; 7.004 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.833 ; 8.506 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.984 ; 7.319 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.716 ; 8.270 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.833 ; 8.506 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.460 ; 7.995 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.723 ; 7.059 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.784 ; 4.780 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.784 ; 4.780 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.784 ; 4.780 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.784 ; 4.780 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.204 ; 5.453 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.126 ; 6.745 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.204 ; 5.453 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.159 ; 6.839 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.403 ; 5.711 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.381 ; 5.638 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.402 ; 5.708 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.381 ; 5.638 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.894 ; 6.466 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.660 ; 6.062 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.007 ; 5.266 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.272 ; 5.549 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.272 ; 5.549 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.919 ; 6.387 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.042 ; 6.612 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.705 ; 6.164 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.032 ; 5.323 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-------------------------------------------------+------------+-----------+-----------+-----------+---------------------+
; Clock                                           ; Setup      ; Hold      ; Recovery  ; Removal   ; Minimum Pulse Width ;
+-------------------------------------------------+------------+-----------+-----------+-----------+---------------------+
; Worst-case Slack                                ; -28.746    ; -5.173    ; -4.970    ; -3.969    ; -2.636              ;
;  CLOCK_50                                       ; -9.888     ; -2.479    ; -4.970    ; 0.771     ; -2.636              ;
;  KEY[0]                                         ; -7.280     ; 1.505     ; N/A       ; N/A       ; -0.507              ;
;  PS2_CLK                                        ; -5.244     ; -3.684    ; N/A       ; N/A       ; -0.782              ;
;  SW[8]                                          ; -28.746    ; -5.173    ; -1.423    ; -3.969    ; -0.891              ;
;  clk_div:inst25|clock_100KHz                    ; -0.769     ; 0.016     ; N/A       ; N/A       ; -0.538              ;
;  clk_div:inst25|clock_100Khz_int                ; -1.382     ; -0.571    ; N/A       ; N/A       ; -0.538              ;
;  clk_div:inst25|clock_100hz_int                 ; -1.366     ; -0.830    ; N/A       ; N/A       ; -0.538              ;
;  clk_div:inst25|clock_10Hz_int                  ; -1.296     ; 0.171     ; N/A       ; N/A       ; -0.538              ;
;  clk_div:inst25|clock_10Khz_int                 ; -0.991     ; -0.744    ; N/A       ; N/A       ; -0.538              ;
;  clk_div:inst25|clock_1KHz                      ; -1.235     ; -0.104    ; N/A       ; N/A       ; -0.538              ;
;  clk_div:inst25|clock_1Khz_int                  ; -1.301     ; -0.602    ; N/A       ; N/A       ; -0.538              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -1.269     ; -0.414    ; N/A       ; N/A       ; -0.538              ;
;  dec_keyboard:inst11|f3                         ; -9.808     ; 0.007     ; N/A       ; N/A       ; -0.538              ;
;  keyboard:inst14|ready_set                      ; N/A        ; N/A       ; -0.467    ; -0.324    ; -0.538              ;
;  keyboard:inst14|scan_ready                     ; N/A        ; N/A       ; -0.371    ; -0.394    ; -0.538              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -21.191    ; -3.863    ; -4.341    ; -0.875    ; -0.538              ;
; Design-wide TNS                                 ; -13839.832 ; -1071.361 ; -1054.624 ; -1115.664 ; -7755.365           ;
;  CLOCK_50                                       ; -9612.418  ; -700.561  ; -316.367  ; 0.000     ; -7127.880           ;
;  KEY[0]                                         ; -73.863    ; 0.000     ; N/A       ; N/A       ; -10.220             ;
;  PS2_CLK                                        ; -46.596    ; -74.896   ; N/A       ; N/A       ; -25.056             ;
;  SW[8]                                          ; -2921.208  ; -185.020  ; -366.463  ; -1041.429 ; -427.143            ;
;  clk_div:inst25|clock_100KHz                    ; -1.757     ; 0.000     ; N/A       ; N/A       ; -4.729              ;
;  clk_div:inst25|clock_100Khz_int                ; -7.239     ; -0.571    ; N/A       ; N/A       ; -4.648              ;
;  clk_div:inst25|clock_100hz_int                 ; -6.969     ; -0.830    ; N/A       ; N/A       ; -4.706              ;
;  clk_div:inst25|clock_10Hz_int                  ; -8.900     ; 0.000     ; N/A       ; N/A       ; -6.735              ;
;  clk_div:inst25|clock_10Khz_int                 ; -3.713     ; -0.744    ; N/A       ; N/A       ; -3.414              ;
;  clk_div:inst25|clock_1KHz                      ; -3.207     ; -0.250    ; N/A       ; N/A       ; -2.337              ;
;  clk_div:inst25|clock_1Khz_int                  ; -5.673     ; -0.602    ; N/A       ; N/A       ; -3.907              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -6.395     ; -0.414    ; N/A       ; N/A       ; -4.630              ;
;  dec_keyboard:inst11|f3                         ; -89.708    ; 0.000     ; N/A       ; N/A       ; -8.002              ;
;  keyboard:inst14|ready_set                      ; N/A        ; N/A       ; -0.467    ; -0.324    ; -0.773              ;
;  keyboard:inst14|scan_ready                     ; N/A        ; N/A       ; -0.371    ; -0.394    ; -0.809              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1117.670  ; -108.321  ; -371.002  ; -73.896   ; -129.872            ;
+-------------------------------------------------+------------+-----------+-----------+-----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 6.280 ; 6.493 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.579 ; 1.276 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.579 ; 1.276 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.027 ; 1.479 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.743 ; 3.328 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.743 ; 3.328 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 2.557 ; 3.083 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 2.557 ; 3.083 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.514 ; 2.195 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.514 ; 2.195 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.841 ; 2.412 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.841 ; 2.412 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.610 ; 2.215 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.846 ; 1.572 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.359 ; -1.222 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 3.504  ; 2.616  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 3.504  ; 2.616  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 4.340  ; 3.922  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 3.583  ; 2.991  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 3.583  ; 2.991  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.700 ; -1.551 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.700 ; -1.551 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.680  ; 1.153  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.680  ; 1.153  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.002  ; 2.533  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.512  ; 2.077  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.002  ; 2.533  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.419  ; 1.766  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 8.233  ; 8.925  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 8.233  ; 8.925  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 8.233  ; 8.925  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 8.233  ; 8.925  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.490 ; 16.659 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.396 ; 16.396 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.979 ; 14.276 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.490 ; 16.659 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.363 ; 14.821 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.005 ; 15.952 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.186 ; 14.644 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.187 ; 14.604 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.005 ; 15.952 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.567 ; 15.219 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.636 ; 14.041 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.182 ; 16.167 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.020 ; 14.424 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.033 ; 15.836 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 15.182 ; 16.167 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.698 ; 15.428 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.603 ; 14.081 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.784 ; 4.780 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.784 ; 4.780 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.784 ; 4.780 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.784 ; 4.780 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.204 ; 5.453 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.126 ; 6.745 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.204 ; 5.453 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.159 ; 6.839 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.403 ; 5.711 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.381 ; 5.638 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.402 ; 5.708 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.381 ; 5.638 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.894 ; 6.466 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.660 ; 6.062 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.007 ; 5.266 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.272 ; 5.549 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.272 ; 5.549 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.919 ; 6.387 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.042 ; 6.612 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.705 ; 6.164 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.032 ; 5.323 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; SW[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0        ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 14           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 17           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 24           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 11           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 8            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 17           ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6058         ; 1000     ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 49269        ; 1001     ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0        ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0        ; 0        ;
; SW[8]                                          ; KEY[0]                                         ; 11           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 76           ; 0        ; 0        ; 0        ;
; KEY[0]                                         ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 42           ; 42       ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3952         ; 0        ; 0        ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 927752211    ; 0        ; 0        ; 0        ;
; KEY[0]                                         ; PS2_CLK                                        ; 27           ; 27       ; 0        ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0        ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 359          ; 0        ; 0        ; 0        ;
; KEY[0]                                         ; SW[8]                                          ; 459          ; 233      ; 0        ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0        ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 14           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 17           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 24           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 11           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 8            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 17           ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6058         ; 1000     ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 49269        ; 1001     ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0        ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0        ; 0        ;
; SW[8]                                          ; KEY[0]                                         ; 11           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 76           ; 0        ; 0        ; 0        ;
; KEY[0]                                         ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 42           ; 42       ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3952         ; 0        ; 0        ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 927752211    ; 0        ; 0        ; 0        ;
; KEY[0]                                         ; PS2_CLK                                        ; 27           ; 27       ; 0        ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0        ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 359          ; 0        ; 0        ; 0        ;
; KEY[0]                                         ; SW[8]                                          ; 459          ; 233      ; 0        ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+----------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+------------------------------------------------+----------+----------+----------+----------+
; KEY[0]                     ; CLOCK_50                                       ; 64       ; 64       ; 0        ; 0        ;
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set                      ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready                     ; 1        ; 0        ; 0        ; 0        ;
; KEY[0]                     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 86       ; 86       ; 0        ; 0        ;
; KEY[0]                     ; SW[8]                                          ; 265      ; 265      ; 0        ; 0        ;
+----------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+----------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+------------------------------------------------+----------+----------+----------+----------+
; KEY[0]                     ; CLOCK_50                                       ; 64       ; 64       ; 0        ; 0        ;
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set                      ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready                     ; 1        ; 0        ; 0        ; 0        ;
; KEY[0]                     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 86       ; 86       ; 0        ; 0        ;
; KEY[0]                     ; SW[8]                                          ; 265      ; 265      ; 0        ; 0        ;
+----------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Dec 11 17:25:09 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]
    Info (332105): create_clock -period 1.000 -name SW[8] SW[8]
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100KHz clk_div:inst25|clock_100KHz
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Mhz_int clk_div:inst25|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100Khz_int clk_div:inst25|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100hz_int clk_div:inst25|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Khz_int clk_div:inst25|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Khz_int clk_div:inst25|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Hz_int clk_div:inst25|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name dec_keyboard:inst11|f3 dec_keyboard:inst11|f3
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1KHz clk_div:inst25|clock_1KHz
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|scan_ready keyboard:inst14|scan_ready
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|ready_set keyboard:inst14|ready_set
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datae  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -27.506
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.506     -2873.741 SW[8] 
    Info (332119):   -20.686     -1101.137 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.888     -9612.418 CLOCK_50 
    Info (332119):    -9.717       -89.385 dec_keyboard:inst11|f3 
    Info (332119):    -7.280       -73.863 KEY[0] 
    Info (332119):    -5.244       -46.596 PS2_CLK 
    Info (332119):    -1.312        -6.926 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.294        -6.763 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.235        -3.207 clk_div:inst25|clock_1KHz 
    Info (332119):    -1.229        -5.483 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.228        -8.646 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.209        -6.259 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.974        -3.657 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.707        -1.751 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -5.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.035      -177.994 SW[8] 
    Info (332119):    -3.863      -104.312 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -3.585       -71.396 PS2_CLK 
    Info (332119):    -2.322      -492.118 CLOCK_50 
    Info (332119):    -0.830        -0.830 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.744        -0.744 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.602        -0.602 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.571        -0.571 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.414        -0.414 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.166         0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.168         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.175         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.510         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     2.569         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -4.970
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.970      -316.367 CLOCK_50 
    Info (332119):    -4.341      -371.002 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.423      -366.463 SW[8] 
    Info (332119):    -0.421        -0.421 keyboard:inst14|ready_set 
    Info (332119):    -0.371        -0.371 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -3.969
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.969     -1041.429 SW[8] 
    Info (332119):    -0.875       -73.896 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.197        -0.197 keyboard:inst14|ready_set 
    Info (332119):    -0.142        -0.142 keyboard:inst14|scan_ready 
    Info (332119):     1.772         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.636     -7127.880 CLOCK_50 
    Info (332119):    -0.891      -427.143 SW[8] 
    Info (332119):    -0.684       -25.056 PS2_CLK 
    Info (332119):    -0.538      -129.872 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538        -8.002 dec_keyboard:inst11|f3 
    Info (332119):    -0.538        -6.735 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538        -4.729 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538        -4.706 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538        -4.630 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538        -4.619 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538        -3.907 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538        -3.414 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538        -2.335 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538        -0.809 keyboard:inst14|scan_ready 
    Info (332119):    -0.538        -0.769 keyboard:inst14|ready_set 
    Info (332119):    -0.090        -0.759 KEY[0] 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datae  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -28.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -28.746     -2921.208 SW[8] 
    Info (332119):   -21.191     -1117.670 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.808       -89.708 dec_keyboard:inst11|f3 
    Info (332119):    -9.677     -9253.695 CLOCK_50 
    Info (332119):    -7.268       -73.449 KEY[0] 
    Info (332119):    -5.218       -45.467 PS2_CLK 
    Info (332119):    -1.382        -7.239 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.366        -6.969 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.301        -5.673 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.296        -8.900 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.269        -6.395 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.235        -2.981 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.991        -3.713 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.769        -1.757 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -5.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.173      -185.020 SW[8] 
    Info (332119):    -3.854      -108.321 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -3.684       -74.896 PS2_CLK 
    Info (332119):    -2.479      -700.561 CLOCK_50 
    Info (332119):    -0.702        -0.702 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.621        -0.621 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.502        -0.502 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.433        -0.433 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.305        -0.305 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.154         0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.155         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.160         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.466         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     2.522         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -4.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.747      -302.051 CLOCK_50 
    Info (332119):    -4.257      -364.659 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.401      -361.547 SW[8] 
    Info (332119):    -0.467        -0.467 keyboard:inst14|ready_set 
    Info (332119):    -0.325        -0.325 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -3.833
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.833     -1005.023 SW[8] 
    Info (332119):    -0.784       -66.424 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.195        -0.195 keyboard:inst14|ready_set 
    Info (332119):    -0.151        -0.151 keyboard:inst14|scan_ready 
    Info (332119):     1.664         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.636     -7124.472 CLOCK_50 
    Info (332119):    -0.832      -406.138 SW[8] 
    Info (332119):    -0.705       -22.663 PS2_CLK 
    Info (332119):    -0.538      -126.358 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538        -7.955 dec_keyboard:inst11|f3 
    Info (332119):    -0.538        -6.525 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538        -4.685 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538        -4.678 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538        -4.648 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538        -4.614 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538        -3.900 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538        -3.332 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538        -2.337 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538        -0.800 keyboard:inst14|scan_ready 
    Info (332119):    -0.538        -0.773 keyboard:inst14|ready_set 
    Info (332119):    -0.166        -1.773 KEY[0] 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datae  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.289     -1286.639 SW[8] 
    Info (332119):    -8.945      -465.628 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -5.130     -4516.071 CLOCK_50 
    Info (332119):    -4.424       -40.665 dec_keyboard:inst11|f3 
    Info (332119):    -3.268       -32.330 KEY[0] 
    Info (332119):    -2.372       -15.067 PS2_CLK 
    Info (332119):    -0.348        -0.610 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.322        -1.518 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.296        -1.311 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.287        -1.792 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.282        -1.323 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.274        -1.055 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.185        -0.617 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.009        -0.009 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -2.825
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.825       -96.907 SW[8] 
    Info (332119):    -2.149       -70.731 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.881       -40.588 PS2_CLK 
    Info (332119):    -1.393      -362.434 CLOCK_50 
    Info (332119):    -0.684        -0.684 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.600        -0.600 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.526        -0.526 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.473        -0.473 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.343        -0.343 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.054        -0.108 clk_div:inst25|clock_1KHz 
    Info (332119):     0.014         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.030         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.204         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     1.571         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -2.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.777      -176.900 CLOCK_50 
    Info (332119):    -2.311      -198.062 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.891      -232.222 SW[8] 
    Info (332119):    -0.230        -0.230 keyboard:inst14|ready_set 
    Info (332119):     0.209         0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -1.913
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.913      -502.754 SW[8] 
    Info (332119):    -0.565       -47.842 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.390        -0.390 keyboard:inst14|scan_ready 
    Info (332119):    -0.322        -0.322 keyboard:inst14|ready_set 
    Info (332119):     0.833         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.174     -5845.369 CLOCK_50 
    Info (332119):    -0.845      -378.333 SW[8] 
    Info (332119):    -0.767       -21.335 PS2_CLK 
    Info (332119):    -0.472        -9.366 KEY[0] 
    Info (332119):    -0.047        -0.077 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.005        -0.018 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.014         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.083         0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.086         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.094         0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.126         0.000 keyboard:inst14|ready_set 
    Info (332119):     0.133         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.134         0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.143         0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.159         0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.161         0.000 clk_div:inst25|clock_100hz_int 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datae  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.473
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.473     -1160.562 SW[8] 
    Info (332119):    -8.382      -424.201 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.571     -3974.220 CLOCK_50 
    Info (332119):    -4.256       -39.085 dec_keyboard:inst11|f3 
    Info (332119):    -3.075       -30.585 KEY[0] 
    Info (332119):    -2.277       -12.376 PS2_CLK 
    Info (332119):    -0.305        -1.086 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.284        -0.398 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.281        -1.291 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.244        -1.428 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.244        -1.042 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.229        -0.830 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.135        -0.425 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.012         0.000 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -2.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.819       -98.797 SW[8] 
    Info (332119):    -2.142       -74.510 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.968       -42.715 PS2_CLK 
    Info (332119):    -1.380      -469.179 CLOCK_50 
    Info (332119):    -0.627        -0.627 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.557        -0.557 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.474        -0.474 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.452        -0.452 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.322        -0.322 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.104        -0.250 clk_div:inst25|clock_1KHz 
    Info (332119):     0.007         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.016         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.171         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     1.505         0.000 KEY[0] 
Info (332146): Worst-case recovery slack is -2.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.705      -172.347 CLOCK_50 
    Info (332119):    -2.310      -198.082 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.970      -253.285 SW[8] 
    Info (332119):    -0.213        -0.213 keyboard:inst14|ready_set 
    Info (332119):     0.233         0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -1.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.807      -474.397 SW[8] 
    Info (332119):    -0.540       -45.902 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.394        -0.394 keyboard:inst14|scan_ready 
    Info (332119):    -0.324        -0.324 keyboard:inst14|ready_set 
    Info (332119):     0.771         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.174     -5947.565 CLOCK_50 
    Info (332119):    -0.830      -373.954 SW[8] 
    Info (332119):    -0.782       -21.739 PS2_CLK 
    Info (332119):    -0.507       -10.220 KEY[0] 
    Info (332119):    -0.008        -0.008 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.040         0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.056         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.096         0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.104         0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.109         0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.126         0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.128         0.000 keyboard:inst14|ready_set 
    Info (332119):     0.139         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.146         0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.160         0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.161         0.000 clk_div:inst25|clock_100hz_int 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1133 megabytes
    Info: Processing ended: Mon Dec 11 17:25:52 2017
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:18


