
*** Running vivado
    with args -log design_riscv_cache_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_riscv_cache_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_riscv_cache_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_riscv_cache_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_axi_bram_ctrl_0_0/design_riscv_cache_axi_bram_ctrl_0_0.dcp' for cell 'design_riscv_cache_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_axi_bram_ctrl_0_bram_0/design_riscv_cache_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_riscv_cache_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_bfm_axi_if_0_0/design_riscv_cache_bfm_axi_if_0_0.dcp' for cell 'design_riscv_cache_i/bfm_axi_if_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.dcp' for cell 'design_riscv_cache_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.dcp' for cell 'design_riscv_cache_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_riscv_cache_soc_0_0/design_riscv_cache_riscv_cache_soc_0_0.dcp' for cell 'design_riscv_cache_i/riscv_cache_soc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_rstmgra_0_0/design_riscv_cache_rstmgra_0_0.dcp' for cell 'design_riscv_cache_i/rstmgra_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2873.809 ; gain = 0.000 ; free physical = 1543 ; free virtual = 79704
INFO: [Netlist 29-17] Analyzing 1107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0_board.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0_board.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0_board.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0_board.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc]
WARNING: [Vivado 12-180] No cells matched 'u_dut/u_bfm_axi/u_gpif2mst/SL_DT_O'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:102]
WARNING: [Vivado 12-180] No cells matched 'reg*'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'u_dut/u_bfm_axi/u_gpif2mst/SL_RD_N_reg'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'u_dut/u_bfm_axi/u_gpif2mst/SL_WR_N_reg'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'u_dut/u_bfm_axi/u_gpif2mst/SL_OE_N_reg'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'u_dut/u_bfm_axi/u_gpif2mst/SL_PKTEND_N_reg'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'u_dut/u_bfm_axi/u_gpif2mst/SL_AD_reg*'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/con-fmc_lpc_zed.xdc]
Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_etc.xdc]
Finished Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_etc.xdc]
Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc]
WARNING: [Constraints 18-619] A clock with name 'BOARD_CLK_IN' already exists, overwriting the previous clock with the same name. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[0]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[1]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[2]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[3]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[4]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[5]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[6]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[7]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[8]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[9]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[10]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[11]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[12]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[13]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[14]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[15]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[16]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[17]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[18]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[19]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[20]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[21]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[22]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[23]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[24]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[25]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[26]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[27]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[28]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[29]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[30]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rdata[31]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:130]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_data[0]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_data[1]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_data[2]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:131]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:131]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[0]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[1]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[2]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[3]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[4]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[5]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[6]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[7]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[8]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[9]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[10]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[11]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[12]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[13]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[14]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[15]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[16]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[17]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[18]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[19]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[20]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[21]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[22]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[23]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[24]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[25]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[26]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[27]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[28]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[29]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[30]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_araddr[31]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:132]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_page[0]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_page[1]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_page[2]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:133]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:133]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter[0]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter[1]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter[2]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter[3]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter[4]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter[5]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter[6]'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:134]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/ack_flag'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:135]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:135]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/clk_k'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:136]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:136]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_clr'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:137]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:137]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/counter_half'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:138]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:138]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/data_flag'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:139]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:139]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_arready'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:140]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:140]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_arvalid'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:141]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:141]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rready'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:142]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:142]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_axi_rvalid'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:143]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:143]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/page_flag'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:144]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:144]
WARNING: [Vivado 12-507] No nets matched 'design_riscv_cache_i/riscv_cache_soc_0/inst/u_i2c/u_i2c/state_flag'. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:145]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:145]
Finished Parsing XDC File [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc]
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[0].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[10].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[11].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[12].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[13].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[14].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[15].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[16].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[17].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[18].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[19].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[1].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[20].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[21].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[22].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[23].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[24].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[25].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[26].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[27].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[28].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[29].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[2].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[30].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[31].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[3].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[4].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[5].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[6].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[7].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[8].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[9].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.523 ; gain = 0.000 ; free physical = 1083 ; free virtual = 79244
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 107 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 34 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E(x4)): 56 instances

20 Infos, 128 Warnings, 22 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2964.523 ; gain = 90.715 ; free physical = 1083 ; free virtual = 79244
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sda expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3028.555 ; gain = 64.031 ; free physical = 1074 ; free virtual = 79235

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 142bba976

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3028.555 ; gain = 0.000 ; free physical = 1072 ; free virtual = 79233

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 85eae2c85a502a12.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 782430a58066014d.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3298.242 ; gain = 0.000 ; free physical = 1399 ; free virtual = 79000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ccd0c8a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1399 ; free virtual = 79000

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int[16]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[16]_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/u2f_wr_full_inferred_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tready_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head[4]_i_1__0 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head[4]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/fifo_head[4]_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/fifo_head[4]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__0 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/arlen_reg[0]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/arlen_reg[5]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__2 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/dividend_q[3]_i_2 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/divisor_q[62]_i_3, which resulted in an inversion of 127 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_15 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_r2_carry_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/dividend_q[31]_i_24 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/csr_wdata_e1_q[31]_i_3, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/divisor_q[62]_i_5 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/operand_b_e1_q[32]_i_2, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q[31]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q[31]_i_4, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_mux/select_q_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_mux/select_q_i_2, which resulted in an inversion of 80 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/pc_f_q[31]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/pc_f_q[31]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__73 into driver instance u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 101304ca8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1418 ; free virtual = 79019
INFO: [Opt 31-389] Phase Retarget created 19 cells and removed 96 cells
INFO: [Opt 31-1021] In phase Retarget, 263 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: beab016f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1418 ; free virtual = 79019
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Constant propagation, 221 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 154a5484a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1412 ; free virtual = 79013
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 466 cells
INFO: [Opt 31-1021] In phase Sweep, 1751 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 154a5484a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1412 ; free virtual = 79013
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 154a5484a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1412 ; free virtual = 79013
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 154a5484a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1412 ; free virtual = 79013
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 240 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              19  |              96  |                                            263  |
|  Constant propagation         |               5  |              28  |                                            221  |
|  Sweep                        |               0  |             466  |                                           1751  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            240  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3298.242 ; gain = 0.000 ; free physical = 1413 ; free virtual = 79013
Ending Logic Optimization Task | Checksum: 1fd5d611e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3298.242 ; gain = 92.594 ; free physical = 1413 ; free virtual = 79013

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 36 BRAM(s) out of a total of 129 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 81 newly gated: 0 Total Ports: 258
Ending PowerOpt Patch Enables Task | Checksum: 254455814

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1233 ; free virtual = 78834
Ending Power Optimization Task | Checksum: 254455814

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3838.555 ; gain = 540.312 ; free physical = 1270 ; free virtual = 78871

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16fc8996c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1343 ; free virtual = 78944
Ending Final Cleanup Task | Checksum: 16fc8996c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1343 ; free virtual = 78944

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1343 ; free virtual = 78944
Ending Netlist Obfuscation Task | Checksum: 16fc8996c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1343 ; free virtual = 78944
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 211 Warnings, 22 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3838.555 ; gain = 874.031 ; free physical = 1343 ; free virtual = 78944
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1339 ; free virtual = 78941
INFO: [Common 17-1381] The checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_riscv_cache_wrapper_drc_opted.rpt -pb design_riscv_cache_wrapper_drc_opted.pb -rpx design_riscv_cache_wrapper_drc_opted.rpx
Command: report_drc -file design_riscv_cache_wrapper_drc_opted.rpt -pb design_riscv_cache_wrapper_drc_opted.pb -rpx design_riscv_cache_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[0] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[0]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[2]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[1] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[1]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[3]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[2] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[2]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[4]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[3] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[5]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[4] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[4]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[6]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[5] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[5]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[7]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[6] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[6]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[8]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[7] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[7]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[9]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[8]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[10]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[9] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[9]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[11]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_80) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1184 ; free virtual = 78793
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15fd38170

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1184 ; free virtual = 78793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1184 ; free virtual = 78793

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc2983bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1219 ; free virtual = 78829

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19752aac8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1174 ; free virtual = 78784

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19752aac8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1175 ; free virtual = 78785
Phase 1 Placer Initialization | Checksum: 19752aac8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1172 ; free virtual = 78782

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1470a14f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1256 ; free virtual = 78866

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c023c4d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1249 ; free virtual = 78859

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 197637ba8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1249 ; free virtual = 78859

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 371 LUTNM shape to break, 858 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 90, two critical 281, total 371, new lutff created 49
INFO: [Physopt 32-1138] End 1 Pass. Optimized 739 nets or LUTs. Breaked 371 LUTs, combined 368 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1252 ; free virtual = 78864

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          371  |            368  |                   739  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          371  |            368  |                   739  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 6b024a72

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1254 ; free virtual = 78865
Phase 2.4 Global Placement Core | Checksum: 11914e4d7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1248 ; free virtual = 78860
Phase 2 Global Placement | Checksum: 11914e4d7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1253 ; free virtual = 78864

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e4602d11

Time (s): cpu = 00:00:44 ; elapsed = 00:00:13 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1254 ; free virtual = 78865

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1440a2b2a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1246 ; free virtual = 78858

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 182873812

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1246 ; free virtual = 78858

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b991e99f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1246 ; free virtual = 78858

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 161a53f3c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1235 ; free virtual = 78847

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15e2365e1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1211 ; free virtual = 78824

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13c520acd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1211 ; free virtual = 78824

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1076233c8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1211 ; free virtual = 78824

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fda57f04

Time (s): cpu = 00:01:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1202 ; free virtual = 78816
Phase 3 Detail Placement | Checksum: fda57f04

Time (s): cpu = 00:01:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1202 ; free virtual = 78816

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 91589900

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.992 | TNS=-9493.033 |
Phase 1 Physical Synthesis Initialization | Checksum: 9c575ab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1202 ; free virtual = 78816
INFO: [Place 46-33] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 9b00a20e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1201 ; free virtual = 78815
Phase 4.1.1.1 BUFG Insertion | Checksum: 91589900

Time (s): cpu = 00:01:08 ; elapsed = 00:00:24 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1201 ; free virtual = 78815

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.499. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c3796663

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1193 ; free virtual = 78807

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1193 ; free virtual = 78807
Phase 4.1 Post Commit Optimization | Checksum: c3796663

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1193 ; free virtual = 78807

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c3796663

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1193 ; free virtual = 78807

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c3796663

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1194 ; free virtual = 78807
Phase 4.3 Placer Reporting | Checksum: c3796663

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1194 ; free virtual = 78807

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1194 ; free virtual = 78807

Time (s): cpu = 00:01:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1194 ; free virtual = 78807
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cfa9bf55

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1194 ; free virtual = 78807
Ending Placer Task | Checksum: af3213c9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1193 ; free virtual = 78807
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 253 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:30 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1231 ; free virtual = 78845
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1162 ; free virtual = 78815
INFO: [Common 17-1381] The checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_riscv_cache_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1157 ; free virtual = 78782
INFO: [runtcl-4] Executing : report_utilization -file design_riscv_cache_wrapper_utilization_placed.rpt -pb design_riscv_cache_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_riscv_cache_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1169 ; free virtual = 78794
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.86s |  WALL: 1.18s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1155 ; free virtual = 78780

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.499 | TNS=-8751.023 |
Phase 1 Physical Synthesis Initialization | Checksum: ea87bce9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1142 ; free virtual = 78767
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.499 | TNS=-8751.023 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ea87bce9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1142 ; free virtual = 78767

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.499 | TNS=-8751.023 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[1]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.496 | TNS=-8750.982 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[15]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.474 | TNS=-8750.910 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[13]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.473 | TNS=-8750.769 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[11]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.466 | TNS=-8750.584 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[14]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.460 | TNS=-8750.464 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[4]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.458 | TNS=-8750.292 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_7_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_7_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_wr_q_reg[3]_i_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.391 | TNS=-8747.211 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.381 | TNS=-8747.070 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/dcache_cacheable_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_unaligned_e2_q_reg. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_unaligned_e2_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[1]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_12_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.361 | TNS=-8747.258 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[0]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.290 | TNS=-8743.310 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.271 | TNS=-8742.986 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[1]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_12_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.254 | TNS=-8742.829 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[0]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.250 | TNS=-8734.894 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.231 | TNS=-8734.757 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/take_interrupt_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_comp_2.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.219 | TNS=-8734.374 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[0]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.208 | TNS=-8734.065 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[30]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.183 | TNS=-8733.577 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[8]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.132 | TNS=-8733.412 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp_2.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.113 | TNS=-8712.604 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.059 | TNS=-8712.507 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[29]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.056 | TNS=-8712.143 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[1]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_12_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.028 | TNS=-8711.881 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.018 | TNS=-8700.723 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.016 | TNS=-8700.675 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.012 | TNS=-8700.546 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.975 | TNS=-8700.464 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-8699.444 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.967 | TNS=-8699.197 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.966 | TNS=-8699.139 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.946 | TNS=-8699.119 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_14_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_14
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.930 | TNS=-8699.098 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[21]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.924 | TNS=-8699.016 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-8698.964 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_comp_2.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.910 | TNS=-8698.926 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[11]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.887 | TNS=-8698.763 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.874 | TNS=-8698.750 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.872 | TNS=-8698.713 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.872 | TNS=-8698.620 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_32_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_32
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.863 | TNS=-8698.541 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.863 | TNS=-8698.462 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[20]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.848 | TNS=-8698.307 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.837 | TNS=-8698.185 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_16_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_16
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.812 | TNS=-8698.137 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[28]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.806 | TNS=-8697.828 |
INFO: [Physopt 32-81] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_23_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.793 | TNS=-8697.775 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.786 | TNS=-8697.762 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.784 | TNS=-8697.632 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[7]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.781 | TNS=-8697.467 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.779 | TNS=-8697.401 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_11
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.765 | TNS=-8697.233 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.760 | TNS=-8697.210 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.748 | TNS=-8697.170 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.747 | TNS=-8696.997 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.743 | TNS=-8696.876 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.741 | TNS=-8696.634 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.736 | TNS=-8696.526 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.727 | TNS=-8696.490 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_14_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_14
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.725 | TNS=-8696.348 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0_repN_1. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_comp_3.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.723 | TNS=-8698.931 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[1]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_12_comp_2.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.723 | TNS=-8698.881 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.723 | TNS=-8698.787 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.720 | TNS=-8698.728 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_16_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_16
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.720 | TNS=-8698.637 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_11
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.716 | TNS=-8698.603 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_14_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_14
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.707 | TNS=-8698.594 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.707 | TNS=-8698.441 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_35_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_35
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.699 | TNS=-8698.432 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.698 | TNS=-8698.396 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_33_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_33
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.695 | TNS=-8698.382 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/D[29]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.687 | TNS=-8698.374 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/data3[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/sub_res_w_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.685 | TNS=-8698.080 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.683 | TNS=-8698.057 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.675 | TNS=-8697.990 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.673 | TNS=-8697.984 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_load_q_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.669 | TNS=-8696.833 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.664 | TNS=-8696.728 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.664 | TNS=-8696.693 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_4_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.663 | TNS=-8696.657 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.659 | TNS=-8696.651 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.656 | TNS=-8696.434 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.655 | TNS=-8696.386 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_9
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.651 | TNS=-8696.382 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.648 | TNS=-8696.265 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.634 | TNS=-8696.244 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.630 | TNS=-8696.114 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[15].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[15]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.630 | TNS=-8696.392 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[3].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[3]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.630 | TNS=-8696.676 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[4].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[4]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.630 | TNS=-8696.958 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_q.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_q_reg
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_q. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.629 | TNS=-8697.109 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.629 | TNS=-8696.921 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_8_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_8
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.629 | TNS=-8696.852 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.628 | TNS=-8696.693 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.626 | TNS=-8696.690 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.626 | TNS=-8696.603 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.626 | TNS=-8696.590 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.625 | TNS=-8696.587 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.624 | TNS=-8696.581 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_2_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_16_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_16
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_16_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_10_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_10
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_5
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_5_comp_1
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_13_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_13
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/data3[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_20_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_20
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[0].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_4
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/dcache_cacheable_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_unaligned_e2_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/take_interrupt_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_comp_2
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_34_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_34
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_5_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_5
Phase 3 Critical Path Optimization | Checksum: ea87bce9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1096 ; free virtual = 78722

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[18]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[18]_i_4
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_3
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[6]_i_9
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[27]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[23]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[19]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[13]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[13]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_22_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_22
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_4_comp
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[8]_i_3_comp_1
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/dcache_cacheable_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_unaligned_e2_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_22[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_4
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[11]_i_4_comp
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_32_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_32
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_9
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_15_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_15
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_14_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_14
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_25_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_25
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/u_alu/data3[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[3].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_1
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_exec/u_alu/data2[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[3]_i_9
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_19_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[1].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_3
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_14_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_14
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/scoreboard_r1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_170_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_170
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/sub_res_w_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_31_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_31
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/ram_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag1_hit_w0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/skid_valid_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_5.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_17
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_9_n_0_repN.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_9_comp
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_cacheable_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[5]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: ea87bce9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1108 ; free virtual = 78734
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1108 ; free virtual = 78734
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.109 | TNS=-8085.378 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.390  |        665.646  |            2  |              0  |                   179  |           0  |           2  |  00:00:13  |
|  Total          |          1.390  |        665.646  |            2  |              0  |                   179  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1108 ; free virtual = 78734
Ending Physical Synthesis Task | Checksum: 154fbc8da

Time (s): cpu = 00:01:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1109 ; free virtual = 78734
INFO: [Common 17-83] Releasing license: Implementation
706 Infos, 253 Warnings, 22 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1126 ; free virtual = 78752
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1092 ; free virtual = 78756
INFO: [Common 17-1381] The checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 717a082b ConstDB: 0 ShapeSum: 790d3612 RouteDB: 0
Post Restoration Checksum: NetGraph: 17d5a1ca NumContArr: 2c77c340 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 444d650a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1013 ; free virtual = 78650

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 444d650a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 1014 ; free virtual = 78652

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 444d650a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 983 ; free virtual = 78620

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 444d650a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 983 ; free virtual = 78620
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b40166c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 932 ; free virtual = 78569
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.812 | TNS=-7121.443| WHS=-0.302 | THS=-373.180|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e6b4cbcd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 926 ; free virtual = 78563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.812 | TNS=-6937.970| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 10842d3fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 926 ; free virtual = 78563

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00512582 %
  Global Horizontal Routing Utilization  = 0.00574713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23177
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23145
  Number of Partially Routed Nets     = 32
  Number of Node Overlaps             = 18

Phase 2 Router Initialization | Checksum: 136d6f1f6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 910 ; free virtual = 78548

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 136d6f1f6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 910 ; free virtual = 78548
Phase 3 Initial Routing | Checksum: 185ad8d5d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 902 ; free virtual = 78540
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=========================================+=========================================+=============================================================================================================================================================+
| Launch Clock                            | Capture Clock                           | Pin                                                                                                                                                         |
+=========================================+=========================================+=============================================================================================================================================================+
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int_reg[2]/D |
| clk_out1_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_cmd_reg[0]/D                                                                               |
| clk_out1_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg/D                                                                                  |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/cntLaraddr_reg[3]/D                                                                       |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/cntLaraddr_reg[4]/D                                                                       |
+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5642
 Number of Nodes with overlaps = 2125
 Number of Nodes with overlaps = 860
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.092 | TNS=-12311.034| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 285118f43

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 919 ; free virtual = 78557

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.646 | TNS=-11435.098| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14f76aa5c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:46 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 936 ; free virtual = 78574

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.376 | TNS=-11226.217| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 249c59499

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 929 ; free virtual = 78567

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.316 | TNS=-11148.974| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1655b9c15

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 954 ; free virtual = 78592
Phase 4 Rip-up And Reroute | Checksum: 1655b9c15

Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 954 ; free virtual = 78592

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a94f8485

Time (s): cpu = 00:01:34 ; elapsed = 00:00:55 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 954 ; free virtual = 78592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.201 | TNS=-10831.275| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1323bc325

Time (s): cpu = 00:01:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 923 ; free virtual = 78561

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1323bc325

Time (s): cpu = 00:01:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 923 ; free virtual = 78561
Phase 5 Delay and Skew Optimization | Checksum: 1323bc325

Time (s): cpu = 00:01:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 928 ; free virtual = 78565

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e8168c12

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 926 ; free virtual = 78564
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.113 | TNS=-10612.484| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 144b7c76e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 926 ; free virtual = 78564
Phase 6 Post Hold Fix | Checksum: 144b7c76e

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 926 ; free virtual = 78564

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.81402 %
  Global Horizontal Routing Utilization  = 9.32953 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y20 -> INT_R_X51Y20
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y36 -> INT_R_X37Y36
   INT_L_X38Y35 -> INT_L_X38Y35
   INT_R_X37Y34 -> INT_R_X37Y34
   INT_L_X38Y33 -> INT_L_X38Y33
   INT_R_X39Y33 -> INT_R_X39Y33

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 167656bc9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 926 ; free virtual = 78563

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 167656bc9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 3838.555 ; gain = 0.000 ; free physical = 926 ; free virtual = 78563

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1704bea9b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3848.598 ; gain = 10.043 ; free physical = 925 ; free virtual = 78562

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.113 | TNS=-10612.484| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1704bea9b

Time (s): cpu = 00:01:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3848.598 ; gain = 10.043 ; free physical = 924 ; free virtual = 78562
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:00:57 . Memory (MB): peak = 3848.598 ; gain = 10.043 ; free physical = 997 ; free virtual = 78635

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
728 Infos, 254 Warnings, 22 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:59 . Memory (MB): peak = 3848.598 ; gain = 10.043 ; free physical = 997 ; free virtual = 78635
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3848.598 ; gain = 0.000 ; free physical = 934 ; free virtual = 78620
INFO: [Common 17-1381] The checkpoint '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_riscv_cache_wrapper_drc_routed.rpt -pb design_riscv_cache_wrapper_drc_routed.pb -rpx design_riscv_cache_wrapper_drc_routed.rpx
Command: report_drc -file design_riscv_cache_wrapper_drc_routed.rpt -pb design_riscv_cache_wrapper_drc_routed.pb -rpx design_riscv_cache_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_riscv_cache_wrapper_methodology_drc_routed.rpt -pb design_riscv_cache_wrapper_methodology_drc_routed.pb -rpx design_riscv_cache_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_riscv_cache_wrapper_methodology_drc_routed.rpt -pb design_riscv_cache_wrapper_methodology_drc_routed.pb -rpx design_riscv_cache_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_riscv_cache_wrapper_power_routed.rpt -pb design_riscv_cache_wrapper_power_summary_routed.pb -rpx design_riscv_cache_wrapper_power_routed.rpx
Command: report_power -file design_riscv_cache_wrapper_power_routed.rpt -pb design_riscv_cache_wrapper_power_summary_routed.pb -rpx design_riscv_cache_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
740 Infos, 255 Warnings, 22 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_riscv_cache_wrapper_route_status.rpt -pb design_riscv_cache_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_riscv_cache_wrapper_timing_summary_routed.rpt -pb design_riscv_cache_wrapper_timing_summary_routed.pb -rpx design_riscv_cache_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_riscv_cache_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_riscv_cache_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_riscv_cache_wrapper_bus_skew_routed.rpt -pb design_riscv_cache_wrapper_bus_skew_routed.pb -rpx design_riscv_cache_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_riscv_cache_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer design_riscv_cache_i/riscv_cache_soc_0/inst/i2c_scl_buf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2 input design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2 output design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0 multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1 multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2 multiplier stage design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_mul/mult_result_w__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X66Y60:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[0]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[0]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[10]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[10]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[11]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[11]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[12]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[12]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[13]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[13]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[14]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[14]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[15]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[15]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[1]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[1]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[2]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[2]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[3]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[3]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[4]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[4]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[5]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[5]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[6]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[6]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[7]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[7]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[8]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[8]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/csr_division_reg[9]_0 is a gated clock net sourced by a combinational pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[9]_LDC_i_1/O, cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_uart/u_core/u_csr/division_reg_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[0] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[0]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[2]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[1] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[1]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[3]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[2] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[2]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[4]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[3] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[5]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[4] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[4]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[6]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[5] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[5]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[7]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[6] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[6]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[8]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[7] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[7]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[9]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[8]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[10]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[9] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[9]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[11]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_80) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/cmd_wr_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/state_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_tail_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 49 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_df2u/WIDTH_34.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 35 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 80 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13962240 bits.
Writing bitstream ./design_riscv_cache_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 4163.262 ; gain = 247.641 ; free physical = 841 ; free virtual = 78509
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 10:40:22 2025...
