///////////////////////////////////////////////////////////////
// Test for simple CMP and STRLT (Compare and conditional Store if R0 < R1)
// MOV R2, #0 : Used to access dmem
// MOV R0, #3
// MOV R1, #6
// NOP
// NOP
// NOP
// CMP R0, R1
// NOP
// STRLT R1, R2 : Store value at R1 (#6) into address at R2 (0x00)
// NOP
-----------------------------
Cond    I OpCo S Rn   Rd   Op2
1110 00 1 1101 0 0000 0010 000000000000 // MOV (imm)
1110 00 1 1101 0 0000 0000 000000000011 // MOV (imm)
1110 00 1 1101 0 0000 0001 000000000110 // MOV (imm)
11101100000000000000000000000000
11101100000000000000000000000000
11101100000000000000000000000000

Cond    I OpCo S Rn   Rd   Op2      Rm
1110 00 0 1010 1 0000 0000 00000000 0001 // cmp r0, r1 : CMP (reg)
11101100000000000000000000000000

Cond    I P U B W L Rn   Rd   Shift    Rm
1011 01 0 0 0 0 0 0 0001 0000 00000000 0010 // strlt r1, r2
11101100000000000000000000000000
-----------------------------
IMEM:
11100011101000000010000000000000
11100011101000000000000000000011
11100011101000000001000000000110
11101100000000000000000000000000
11101100000000000000000000000000
11101100000000000000000000000000
11100001010100000000000000000001
11101100000000000000000000000000
10110100000000010000000000000010
11101100000000000000000000000000
11101100000000000000000000000000
11101100000000000000000000000000
11101100000000000000000000000000
11101100000000000000000000000000
11101100000000000000000000000000
11101100000000000000000000000000


DMEM: 
not needed, no loads

Expected Result:
N = 1
R0 = 3
R1 = 6
dmem[R2] = dmem[0] = 6

