Four-Stage Pipelined RISC-V CPU with UART
=======================================================
Implemented using Verilog
Targeted platform: Xilinx Zynq 7000-series FPGA


![pic](images/4-staged_RISCV.png)

Authors: Alexander Volkov, Anastasia Simonova

![pic](images/bear_the_risc_200x200.png)
