{"Source Block": ["oh/etx/hdl/etx_io.v@88:117@HdlStmProcess", "   //#############################  \n   assign         txenb = txenb_sync[0];   \n   assign         txgpio = txgpio_sync[0];\n\n   // Sync these control bits into our domain\n   always @ (posedge tx_lclk_par) \n     begin\n\ttxenb_sync <= {ecfg_tx_enable, txenb_sync[1]};\n\ttxgpio_sync <= {ecfg_tx_gpio_mode, txgpio_sync[1]};      \n\tif(txgpio) \n\t  begin\n             pframe <= {8{ecfg_dataout[8]}};           \n             for(n=0; n<8; n=n+1)\n               pdata[n*8+7 -: 8] <= ecfg_dataout[7:0];\t   \n\t  end else if(txenb) \n\t    begin\n               pframe[7:0]  <= tx_frame_par[7:0];\n               pdata[63:0]  <= tx_data_par[63:0];         \n\t    end \n\t  else \n\t    begin\t   \n               pframe[7:0] <= 8'd0;\n               pdata[63:0] <= 64'd0;\t   \n\t    end\n     end\n   \n\n   //FRAME SERDES\n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[96, "\ttxgpio_sync <= {ecfg_tx_gpio_mode, txgpio_sync[1]};      \n"]], "Add": [[96, "\ttxgpio_sync <= {ecfg_tx_gpio_enable, txgpio_sync[1]};      \n"]]}}