
nucleo-f303k8-blink2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002298  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002420  08002420  00012420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002458  08002458  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002458  08002458  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002458  08002458  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002458  08002458  00012458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800245c  0800245c  0001245c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002460  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000a4  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b0  200000b0  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000658c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000011e0  00000000  00000000  000265c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000608  00000000  00000000  000277a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005a0  00000000  00000000  00027db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000196d5  00000000  00000000  00028350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000754a  00000000  00000000  00041a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000969f7  00000000  00000000  00048f6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000df966  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000176c  00000000  00000000  000df9bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002408 	.word	0x08002408

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002408 	.word	0x08002408

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f9b4 	bl	8000538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f81c 	bl	800020c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f886 	bl	80002e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f854 	bl	8000284 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3))
 80001dc:	2108      	movs	r1, #8
 80001de:	480a      	ldr	r0, [pc, #40]	; (8000208 <main+0x40>)
 80001e0:	f000 fc8c 	bl	8000afc <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d005      	beq.n	80001f6 <main+0x2e>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2110      	movs	r1, #16
 80001ee:	4806      	ldr	r0, [pc, #24]	; (8000208 <main+0x40>)
 80001f0:	f000 fc9c 	bl	8000b2c <HAL_GPIO_WritePin>
 80001f4:	e004      	b.n	8000200 <main+0x38>
	  } else {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80001f6:	2200      	movs	r2, #0
 80001f8:	2110      	movs	r1, #16
 80001fa:	4803      	ldr	r0, [pc, #12]	; (8000208 <main+0x40>)
 80001fc:	f000 fc96 	bl	8000b2c <HAL_GPIO_WritePin>
	  }
	  HAL_Delay(100);
 8000200:	2064      	movs	r0, #100	; 0x64
 8000202:	f000 f9ff 	bl	8000604 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3))
 8000206:	e7e9      	b.n	80001dc <main+0x14>
 8000208:	48000400 	.word	0x48000400

0800020c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b090      	sub	sp, #64	; 0x40
 8000210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000212:	f107 0318 	add.w	r3, r7, #24
 8000216:	2228      	movs	r2, #40	; 0x28
 8000218:	2100      	movs	r1, #0
 800021a:	4618      	mov	r0, r3
 800021c:	f002 f8ec 	bl	80023f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000220:	1d3b      	adds	r3, r7, #4
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
 800022a:	60da      	str	r2, [r3, #12]
 800022c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800022e:	2302      	movs	r3, #2
 8000230:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000232:	2301      	movs	r3, #1
 8000234:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000236:	2310      	movs	r3, #16
 8000238:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800023a:	2300      	movs	r3, #0
 800023c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023e:	f107 0318 	add.w	r3, r7, #24
 8000242:	4618      	mov	r0, r3
 8000244:	f000 fc8a 	bl	8000b5c <HAL_RCC_OscConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800024e:	f000 f89f 	bl	8000390 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000252:	230f      	movs	r3, #15
 8000254:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000256:	2300      	movs	r3, #0
 8000258:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f001 fb7e 	bl	800196c <HAL_RCC_ClockConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000276:	f000 f88b 	bl	8000390 <Error_Handler>
  }
}
 800027a:	bf00      	nop
 800027c:	3740      	adds	r7, #64	; 0x40
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
	...

08000284 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000288:	4b14      	ldr	r3, [pc, #80]	; (80002dc <MX_USART2_UART_Init+0x58>)
 800028a:	4a15      	ldr	r2, [pc, #84]	; (80002e0 <MX_USART2_UART_Init+0x5c>)
 800028c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800028e:	4b13      	ldr	r3, [pc, #76]	; (80002dc <MX_USART2_UART_Init+0x58>)
 8000290:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000294:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000296:	4b11      	ldr	r3, [pc, #68]	; (80002dc <MX_USART2_UART_Init+0x58>)
 8000298:	2200      	movs	r2, #0
 800029a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800029c:	4b0f      	ldr	r3, [pc, #60]	; (80002dc <MX_USART2_UART_Init+0x58>)
 800029e:	2200      	movs	r2, #0
 80002a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002a2:	4b0e      	ldr	r3, [pc, #56]	; (80002dc <MX_USART2_UART_Init+0x58>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002a8:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <MX_USART2_UART_Init+0x58>)
 80002aa:	220c      	movs	r2, #12
 80002ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ae:	4b0b      	ldr	r3, [pc, #44]	; (80002dc <MX_USART2_UART_Init+0x58>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002b4:	4b09      	ldr	r3, [pc, #36]	; (80002dc <MX_USART2_UART_Init+0x58>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <MX_USART2_UART_Init+0x58>)
 80002bc:	2200      	movs	r2, #0
 80002be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80002c0:	4b06      	ldr	r3, [pc, #24]	; (80002dc <MX_USART2_UART_Init+0x58>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002c6:	4805      	ldr	r0, [pc, #20]	; (80002dc <MX_USART2_UART_Init+0x58>)
 80002c8:	f001 fd86 	bl	8001dd8 <HAL_UART_Init>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80002d2:	f000 f85d 	bl	8000390 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	20000028 	.word	0x20000028
 80002e0:	40004400 	.word	0x40004400

080002e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b088      	sub	sp, #32
 80002e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ea:	f107 030c 	add.w	r3, r7, #12
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	605a      	str	r2, [r3, #4]
 80002f4:	609a      	str	r2, [r3, #8]
 80002f6:	60da      	str	r2, [r3, #12]
 80002f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <MX_GPIO_Init+0xa4>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	4a22      	ldr	r2, [pc, #136]	; (8000388 <MX_GPIO_Init+0xa4>)
 8000300:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000304:	6153      	str	r3, [r2, #20]
 8000306:	4b20      	ldr	r3, [pc, #128]	; (8000388 <MX_GPIO_Init+0xa4>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800030e:	60bb      	str	r3, [r7, #8]
 8000310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000312:	4b1d      	ldr	r3, [pc, #116]	; (8000388 <MX_GPIO_Init+0xa4>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	4a1c      	ldr	r2, [pc, #112]	; (8000388 <MX_GPIO_Init+0xa4>)
 8000318:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800031c:	6153      	str	r3, [r2, #20]
 800031e:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <MX_GPIO_Init+0xa4>)
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <MX_GPIO_Init+0xa4>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	4a16      	ldr	r2, [pc, #88]	; (8000388 <MX_GPIO_Init+0xa4>)
 8000330:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000334:	6153      	str	r3, [r2, #20]
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <MX_GPIO_Init+0xa4>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800033e:	603b      	str	r3, [r7, #0]
 8000340:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000342:	2200      	movs	r2, #0
 8000344:	2110      	movs	r1, #16
 8000346:	4811      	ldr	r0, [pc, #68]	; (800038c <MX_GPIO_Init+0xa8>)
 8000348:	f000 fbf0 	bl	8000b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800034c:	2308      	movs	r3, #8
 800034e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000350:	2300      	movs	r3, #0
 8000352:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	2300      	movs	r3, #0
 8000356:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000358:	f107 030c 	add.w	r3, r7, #12
 800035c:	4619      	mov	r1, r3
 800035e:	480b      	ldr	r0, [pc, #44]	; (800038c <MX_GPIO_Init+0xa8>)
 8000360:	f000 fa5a 	bl	8000818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000364:	2310      	movs	r3, #16
 8000366:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000368:	2301      	movs	r3, #1
 800036a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036c:	2300      	movs	r3, #0
 800036e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000370:	2300      	movs	r3, #0
 8000372:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000374:	f107 030c 	add.w	r3, r7, #12
 8000378:	4619      	mov	r1, r3
 800037a:	4804      	ldr	r0, [pc, #16]	; (800038c <MX_GPIO_Init+0xa8>)
 800037c:	f000 fa4c 	bl	8000818 <HAL_GPIO_Init>

}
 8000380:	bf00      	nop
 8000382:	3720      	adds	r7, #32
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40021000 	.word	0x40021000
 800038c:	48000400 	.word	0x48000400

08000390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000394:	b672      	cpsid	i
}
 8000396:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000398:	e7fe      	b.n	8000398 <Error_Handler+0x8>
	...

0800039c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003a2:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <HAL_MspInit+0x44>)
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	4a0e      	ldr	r2, [pc, #56]	; (80003e0 <HAL_MspInit+0x44>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6193      	str	r3, [r2, #24]
 80003ae:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <HAL_MspInit+0x44>)
 80003b0:	699b      	ldr	r3, [r3, #24]
 80003b2:	f003 0301 	and.w	r3, r3, #1
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ba:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <HAL_MspInit+0x44>)
 80003bc:	69db      	ldr	r3, [r3, #28]
 80003be:	4a08      	ldr	r2, [pc, #32]	; (80003e0 <HAL_MspInit+0x44>)
 80003c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c4:	61d3      	str	r3, [r2, #28]
 80003c6:	4b06      	ldr	r3, [pc, #24]	; (80003e0 <HAL_MspInit+0x44>)
 80003c8:	69db      	ldr	r3, [r3, #28]
 80003ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ce:	603b      	str	r3, [r7, #0]
 80003d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	40021000 	.word	0x40021000

080003e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b08a      	sub	sp, #40	; 0x28
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ec:	f107 0314 	add.w	r3, r7, #20
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	605a      	str	r2, [r3, #4]
 80003f6:	609a      	str	r2, [r3, #8]
 80003f8:	60da      	str	r2, [r3, #12]
 80003fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a18      	ldr	r2, [pc, #96]	; (8000464 <HAL_UART_MspInit+0x80>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d129      	bne.n	800045a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000406:	4b18      	ldr	r3, [pc, #96]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	4a17      	ldr	r2, [pc, #92]	; (8000468 <HAL_UART_MspInit+0x84>)
 800040c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000410:	61d3      	str	r3, [r2, #28]
 8000412:	4b15      	ldr	r3, [pc, #84]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000414:	69db      	ldr	r3, [r3, #28]
 8000416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800041a:	613b      	str	r3, [r7, #16]
 800041c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800041e:	4b12      	ldr	r3, [pc, #72]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	4a11      	ldr	r2, [pc, #68]	; (8000468 <HAL_UART_MspInit+0x84>)
 8000424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000428:	6153      	str	r3, [r2, #20]
 800042a:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <HAL_UART_MspInit+0x84>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000436:	f248 0304 	movw	r3, #32772	; 0x8004
 800043a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800043c:	2302      	movs	r3, #2
 800043e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	2300      	movs	r3, #0
 8000442:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000444:	2303      	movs	r3, #3
 8000446:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000448:	2307      	movs	r3, #7
 800044a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044c:	f107 0314 	add.w	r3, r7, #20
 8000450:	4619      	mov	r1, r3
 8000452:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000456:	f000 f9df 	bl	8000818 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800045a:	bf00      	nop
 800045c:	3728      	adds	r7, #40	; 0x28
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	40004400 	.word	0x40004400
 8000468:	40021000 	.word	0x40021000

0800046c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000470:	e7fe      	b.n	8000470 <NMI_Handler+0x4>

08000472 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000476:	e7fe      	b.n	8000476 <HardFault_Handler+0x4>

08000478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800047c:	e7fe      	b.n	800047c <MemManage_Handler+0x4>

0800047e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000482:	e7fe      	b.n	8000482 <BusFault_Handler+0x4>

08000484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000488:	e7fe      	b.n	8000488 <UsageFault_Handler+0x4>

0800048a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000496:	4770      	bx	lr

08000498 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr

080004a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004a6:	b480      	push	{r7}
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004aa:	bf00      	nop
 80004ac:	46bd      	mov	sp, r7
 80004ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b2:	4770      	bx	lr

080004b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004b8:	f000 f884 	bl	80005c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004bc:	bf00      	nop
 80004be:	bd80      	pop	{r7, pc}

080004c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <SystemInit+0x20>)
 80004c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004ca:	4a05      	ldr	r2, [pc, #20]	; (80004e0 <SystemInit+0x20>)
 80004cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	e000ed00 	.word	0xe000ed00

080004e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800051c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004e8:	480d      	ldr	r0, [pc, #52]	; (8000520 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ea:	490e      	ldr	r1, [pc, #56]	; (8000524 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004ec:	4a0e      	ldr	r2, [pc, #56]	; (8000528 <LoopForever+0xe>)
  movs r3, #0
 80004ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f0:	e002      	b.n	80004f8 <LoopCopyDataInit>

080004f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004f6:	3304      	adds	r3, #4

080004f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004fc:	d3f9      	bcc.n	80004f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004fe:	4a0b      	ldr	r2, [pc, #44]	; (800052c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000500:	4c0b      	ldr	r4, [pc, #44]	; (8000530 <LoopForever+0x16>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000504:	e001      	b.n	800050a <LoopFillZerobss>

08000506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000508:	3204      	adds	r2, #4

0800050a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800050a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800050c:	d3fb      	bcc.n	8000506 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800050e:	f7ff ffd7 	bl	80004c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000512:	f001 ff4d 	bl	80023b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000516:	f7ff fe57 	bl	80001c8 <main>

0800051a <LoopForever>:

LoopForever:
    b LoopForever
 800051a:	e7fe      	b.n	800051a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800051c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000524:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000528:	08002460 	.word	0x08002460
  ldr r2, =_sbss
 800052c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000530:	200000b0 	.word	0x200000b0

08000534 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000534:	e7fe      	b.n	8000534 <ADC1_2_IRQHandler>
	...

08000538 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <HAL_Init+0x28>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a07      	ldr	r2, [pc, #28]	; (8000560 <HAL_Init+0x28>)
 8000542:	f043 0310 	orr.w	r3, r3, #16
 8000546:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000548:	2003      	movs	r0, #3
 800054a:	f000 f931 	bl	80007b0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800054e:	2000      	movs	r0, #0
 8000550:	f000 f808 	bl	8000564 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000554:	f7ff ff22 	bl	800039c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000558:	2300      	movs	r3, #0
}
 800055a:	4618      	mov	r0, r3
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40022000 	.word	0x40022000

08000564 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <HAL_InitTick+0x54>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_InitTick+0x58>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057a:	fbb3 f3f1 	udiv	r3, r3, r1
 800057e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f93b 	bl	80007fe <HAL_SYSTICK_Config>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	e00e      	b.n	80005b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b0f      	cmp	r3, #15
 8000596:	d80a      	bhi.n	80005ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000598:	2200      	movs	r2, #0
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 f911 	bl	80007c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <HAL_InitTick+0x5c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	20000000 	.word	0x20000000
 80005bc:	20000008 	.word	0x20000008
 80005c0:	20000004 	.word	0x20000004

080005c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <HAL_IncTick+0x20>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <HAL_IncTick+0x24>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <HAL_IncTick+0x24>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20000008 	.word	0x20000008
 80005e8:	200000ac 	.word	0x200000ac

080005ec <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  return uwTick;  
 80005f0:	4b03      	ldr	r3, [pc, #12]	; (8000600 <HAL_GetTick+0x14>)
 80005f2:	681b      	ldr	r3, [r3, #0]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	200000ac 	.word	0x200000ac

08000604 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff ffee 	bl	80005ec <HAL_GetTick>
 8000610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800061c:	d005      	beq.n	800062a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800061e:	4b0a      	ldr	r3, [pc, #40]	; (8000648 <HAL_Delay+0x44>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	4413      	add	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800062a:	bf00      	nop
 800062c:	f7ff ffde 	bl	80005ec <HAL_GetTick>
 8000630:	4602      	mov	r2, r0
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	429a      	cmp	r2, r3
 800063a:	d8f7      	bhi.n	800062c <HAL_Delay+0x28>
  {
  }
}
 800063c:	bf00      	nop
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000008 	.word	0x20000008

0800064c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800064c:	b480      	push	{r7}
 800064e:	b085      	sub	sp, #20
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	f003 0307 	and.w	r3, r3, #7
 800065a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800065c:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <__NVIC_SetPriorityGrouping+0x44>)
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000662:	68ba      	ldr	r2, [r7, #8]
 8000664:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000668:	4013      	ands	r3, r2
 800066a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000670:	68bb      	ldr	r3, [r7, #8]
 8000672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000674:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800067c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800067e:	4a04      	ldr	r2, [pc, #16]	; (8000690 <__NVIC_SetPriorityGrouping+0x44>)
 8000680:	68bb      	ldr	r3, [r7, #8]
 8000682:	60d3      	str	r3, [r2, #12]
}
 8000684:	bf00      	nop
 8000686:	3714      	adds	r7, #20
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000698:	4b04      	ldr	r3, [pc, #16]	; (80006ac <__NVIC_GetPriorityGrouping+0x18>)
 800069a:	68db      	ldr	r3, [r3, #12]
 800069c:	0a1b      	lsrs	r3, r3, #8
 800069e:	f003 0307 	and.w	r3, r3, #7
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr
 80006ac:	e000ed00 	.word	0xe000ed00

080006b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	6039      	str	r1, [r7, #0]
 80006ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	db0a      	blt.n	80006da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	490c      	ldr	r1, [pc, #48]	; (80006fc <__NVIC_SetPriority+0x4c>)
 80006ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ce:	0112      	lsls	r2, r2, #4
 80006d0:	b2d2      	uxtb	r2, r2
 80006d2:	440b      	add	r3, r1
 80006d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006d8:	e00a      	b.n	80006f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	4908      	ldr	r1, [pc, #32]	; (8000700 <__NVIC_SetPriority+0x50>)
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	f003 030f 	and.w	r3, r3, #15
 80006e6:	3b04      	subs	r3, #4
 80006e8:	0112      	lsls	r2, r2, #4
 80006ea:	b2d2      	uxtb	r2, r2
 80006ec:	440b      	add	r3, r1
 80006ee:	761a      	strb	r2, [r3, #24]
}
 80006f0:	bf00      	nop
 80006f2:	370c      	adds	r7, #12
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	e000e100 	.word	0xe000e100
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000704:	b480      	push	{r7}
 8000706:	b089      	sub	sp, #36	; 0x24
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	f003 0307 	and.w	r3, r3, #7
 8000716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000718:	69fb      	ldr	r3, [r7, #28]
 800071a:	f1c3 0307 	rsb	r3, r3, #7
 800071e:	2b04      	cmp	r3, #4
 8000720:	bf28      	it	cs
 8000722:	2304      	movcs	r3, #4
 8000724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	3304      	adds	r3, #4
 800072a:	2b06      	cmp	r3, #6
 800072c:	d902      	bls.n	8000734 <NVIC_EncodePriority+0x30>
 800072e:	69fb      	ldr	r3, [r7, #28]
 8000730:	3b03      	subs	r3, #3
 8000732:	e000      	b.n	8000736 <NVIC_EncodePriority+0x32>
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000738:	f04f 32ff 	mov.w	r2, #4294967295
 800073c:	69bb      	ldr	r3, [r7, #24]
 800073e:	fa02 f303 	lsl.w	r3, r2, r3
 8000742:	43da      	mvns	r2, r3
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	401a      	ands	r2, r3
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800074c:	f04f 31ff 	mov.w	r1, #4294967295
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	fa01 f303 	lsl.w	r3, r1, r3
 8000756:	43d9      	mvns	r1, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800075c:	4313      	orrs	r3, r2
         );
}
 800075e:	4618      	mov	r0, r3
 8000760:	3724      	adds	r7, #36	; 0x24
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
	...

0800076c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3b01      	subs	r3, #1
 8000778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800077c:	d301      	bcc.n	8000782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800077e:	2301      	movs	r3, #1
 8000780:	e00f      	b.n	80007a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000782:	4a0a      	ldr	r2, [pc, #40]	; (80007ac <SysTick_Config+0x40>)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3b01      	subs	r3, #1
 8000788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800078a:	210f      	movs	r1, #15
 800078c:	f04f 30ff 	mov.w	r0, #4294967295
 8000790:	f7ff ff8e 	bl	80006b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000794:	4b05      	ldr	r3, [pc, #20]	; (80007ac <SysTick_Config+0x40>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800079a:	4b04      	ldr	r3, [pc, #16]	; (80007ac <SysTick_Config+0x40>)
 800079c:	2207      	movs	r2, #7
 800079e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007a0:	2300      	movs	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	e000e010 	.word	0xe000e010

080007b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f7ff ff47 	bl	800064c <__NVIC_SetPriorityGrouping>
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b086      	sub	sp, #24
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	4603      	mov	r3, r0
 80007ce:	60b9      	str	r1, [r7, #8]
 80007d0:	607a      	str	r2, [r7, #4]
 80007d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007d8:	f7ff ff5c 	bl	8000694 <__NVIC_GetPriorityGrouping>
 80007dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	68b9      	ldr	r1, [r7, #8]
 80007e2:	6978      	ldr	r0, [r7, #20]
 80007e4:	f7ff ff8e 	bl	8000704 <NVIC_EncodePriority>
 80007e8:	4602      	mov	r2, r0
 80007ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ee:	4611      	mov	r1, r2
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ff5d 	bl	80006b0 <__NVIC_SetPriority>
}
 80007f6:	bf00      	nop
 80007f8:	3718      	adds	r7, #24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b082      	sub	sp, #8
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000806:	6878      	ldr	r0, [r7, #4]
 8000808:	f7ff ffb0 	bl	800076c <SysTick_Config>
 800080c:	4603      	mov	r3, r0
}
 800080e:	4618      	mov	r0, r3
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000818:	b480      	push	{r7}
 800081a:	b087      	sub	sp, #28
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000826:	e14e      	b.n	8000ac6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	2101      	movs	r1, #1
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	fa01 f303 	lsl.w	r3, r1, r3
 8000834:	4013      	ands	r3, r2
 8000836:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	2b00      	cmp	r3, #0
 800083c:	f000 8140 	beq.w	8000ac0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	2b01      	cmp	r3, #1
 8000846:	d00b      	beq.n	8000860 <HAL_GPIO_Init+0x48>
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	2b02      	cmp	r3, #2
 800084e:	d007      	beq.n	8000860 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000854:	2b11      	cmp	r3, #17
 8000856:	d003      	beq.n	8000860 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	2b12      	cmp	r3, #18
 800085e:	d130      	bne.n	80008c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	2203      	movs	r2, #3
 800086c:	fa02 f303 	lsl.w	r3, r2, r3
 8000870:	43db      	mvns	r3, r3
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	4013      	ands	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	68da      	ldr	r2, [r3, #12]
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	005b      	lsls	r3, r3, #1
 8000880:	fa02 f303 	lsl.w	r3, r2, r3
 8000884:	693a      	ldr	r2, [r7, #16]
 8000886:	4313      	orrs	r3, r2
 8000888:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	693a      	ldr	r2, [r7, #16]
 800088e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000896:	2201      	movs	r2, #1
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	43db      	mvns	r3, r3
 80008a0:	693a      	ldr	r2, [r7, #16]
 80008a2:	4013      	ands	r3, r2
 80008a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	091b      	lsrs	r3, r3, #4
 80008ac:	f003 0201 	and.w	r2, r3, #1
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	68db      	ldr	r3, [r3, #12]
 80008c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	2203      	movs	r2, #3
 80008ce:	fa02 f303 	lsl.w	r3, r2, r3
 80008d2:	43db      	mvns	r3, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4013      	ands	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	689a      	ldr	r2, [r3, #8]
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d003      	beq.n	8000902 <HAL_GPIO_Init+0xea>
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	2b12      	cmp	r3, #18
 8000900:	d123      	bne.n	800094a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	08da      	lsrs	r2, r3, #3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	3208      	adds	r2, #8
 800090a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800090e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	220f      	movs	r2, #15
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	43db      	mvns	r3, r3
 8000920:	693a      	ldr	r2, [r7, #16]
 8000922:	4013      	ands	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	691a      	ldr	r2, [r3, #16]
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	f003 0307 	and.w	r3, r3, #7
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	fa02 f303 	lsl.w	r3, r2, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4313      	orrs	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	08da      	lsrs	r2, r3, #3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3208      	adds	r2, #8
 8000944:	6939      	ldr	r1, [r7, #16]
 8000946:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	2203      	movs	r2, #3
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43db      	mvns	r3, r3
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	4013      	ands	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	f003 0203 	and.w	r2, r3, #3
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	4313      	orrs	r3, r2
 8000976:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000986:	2b00      	cmp	r3, #0
 8000988:	f000 809a 	beq.w	8000ac0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098c:	4b55      	ldr	r3, [pc, #340]	; (8000ae4 <HAL_GPIO_Init+0x2cc>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	4a54      	ldr	r2, [pc, #336]	; (8000ae4 <HAL_GPIO_Init+0x2cc>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	6193      	str	r3, [r2, #24]
 8000998:	4b52      	ldr	r3, [pc, #328]	; (8000ae4 <HAL_GPIO_Init+0x2cc>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	60bb      	str	r3, [r7, #8]
 80009a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009a4:	4a50      	ldr	r2, [pc, #320]	; (8000ae8 <HAL_GPIO_Init+0x2d0>)
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	089b      	lsrs	r3, r3, #2
 80009aa:	3302      	adds	r3, #2
 80009ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	f003 0303 	and.w	r3, r3, #3
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	220f      	movs	r2, #15
 80009bc:	fa02 f303 	lsl.w	r3, r2, r3
 80009c0:	43db      	mvns	r3, r3
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	4013      	ands	r3, r2
 80009c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009ce:	d013      	beq.n	80009f8 <HAL_GPIO_Init+0x1e0>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	4a46      	ldr	r2, [pc, #280]	; (8000aec <HAL_GPIO_Init+0x2d4>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d00d      	beq.n	80009f4 <HAL_GPIO_Init+0x1dc>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a45      	ldr	r2, [pc, #276]	; (8000af0 <HAL_GPIO_Init+0x2d8>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d007      	beq.n	80009f0 <HAL_GPIO_Init+0x1d8>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a44      	ldr	r2, [pc, #272]	; (8000af4 <HAL_GPIO_Init+0x2dc>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d101      	bne.n	80009ec <HAL_GPIO_Init+0x1d4>
 80009e8:	2303      	movs	r3, #3
 80009ea:	e006      	b.n	80009fa <HAL_GPIO_Init+0x1e2>
 80009ec:	2305      	movs	r3, #5
 80009ee:	e004      	b.n	80009fa <HAL_GPIO_Init+0x1e2>
 80009f0:	2302      	movs	r3, #2
 80009f2:	e002      	b.n	80009fa <HAL_GPIO_Init+0x1e2>
 80009f4:	2301      	movs	r3, #1
 80009f6:	e000      	b.n	80009fa <HAL_GPIO_Init+0x1e2>
 80009f8:	2300      	movs	r3, #0
 80009fa:	697a      	ldr	r2, [r7, #20]
 80009fc:	f002 0203 	and.w	r2, r2, #3
 8000a00:	0092      	lsls	r2, r2, #2
 8000a02:	4093      	lsls	r3, r2
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a0a:	4937      	ldr	r1, [pc, #220]	; (8000ae8 <HAL_GPIO_Init+0x2d0>)
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	089b      	lsrs	r3, r3, #2
 8000a10:	3302      	adds	r3, #2
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a18:	4b37      	ldr	r3, [pc, #220]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	43db      	mvns	r3, r3
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	4013      	ands	r3, r2
 8000a26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d003      	beq.n	8000a3c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a3c:	4a2e      	ldr	r2, [pc, #184]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a42:	4b2d      	ldr	r3, [pc, #180]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	43db      	mvns	r3, r3
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4013      	ands	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d003      	beq.n	8000a66 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	4313      	orrs	r3, r2
 8000a64:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a66:	4a24      	ldr	r2, [pc, #144]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000a68:	693b      	ldr	r3, [r7, #16]
 8000a6a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a6c:	4b22      	ldr	r3, [pc, #136]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	43db      	mvns	r3, r3
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d003      	beq.n	8000a90 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000a88:	693a      	ldr	r2, [r7, #16]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a90:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a96:	4b18      	ldr	r3, [pc, #96]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000a98:	68db      	ldr	r3, [r3, #12]
 8000a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	43db      	mvns	r3, r3
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d003      	beq.n	8000aba <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000aba:	4a0f      	ldr	r2, [pc, #60]	; (8000af8 <HAL_GPIO_Init+0x2e0>)
 8000abc:	693b      	ldr	r3, [r7, #16]
 8000abe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	fa22 f303 	lsr.w	r3, r2, r3
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	f47f aea9 	bne.w	8000828 <HAL_GPIO_Init+0x10>
  }
}
 8000ad6:	bf00      	nop
 8000ad8:	bf00      	nop
 8000ada:	371c      	adds	r7, #28
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	40021000 	.word	0x40021000
 8000ae8:	40010000 	.word	0x40010000
 8000aec:	48000400 	.word	0x48000400
 8000af0:	48000800 	.word	0x48000800
 8000af4:	48000c00 	.word	0x48000c00
 8000af8:	40010400 	.word	0x40010400

08000afc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	691a      	ldr	r2, [r3, #16]
 8000b0c:	887b      	ldrh	r3, [r7, #2]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d002      	beq.n	8000b1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b14:	2301      	movs	r3, #1
 8000b16:	73fb      	strb	r3, [r7, #15]
 8000b18:	e001      	b.n	8000b1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	460b      	mov	r3, r1
 8000b36:	807b      	strh	r3, [r7, #2]
 8000b38:	4613      	mov	r3, r2
 8000b3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b3c:	787b      	ldrb	r3, [r7, #1]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d003      	beq.n	8000b4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b42:	887a      	ldrh	r2, [r7, #2]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b48:	e002      	b.n	8000b50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b4a:	887a      	ldrh	r2, [r7, #2]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d102      	bne.n	8000b76 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	f000 bef4 	b.w	800195e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	f000 816a 	beq.w	8000e5a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b86:	4bb3      	ldr	r3, [pc, #716]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f003 030c 	and.w	r3, r3, #12
 8000b8e:	2b04      	cmp	r3, #4
 8000b90:	d00c      	beq.n	8000bac <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b92:	4bb0      	ldr	r3, [pc, #704]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f003 030c 	and.w	r3, r3, #12
 8000b9a:	2b08      	cmp	r3, #8
 8000b9c:	d159      	bne.n	8000c52 <HAL_RCC_OscConfig+0xf6>
 8000b9e:	4bad      	ldr	r3, [pc, #692]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ba6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000baa:	d152      	bne.n	8000c52 <HAL_RCC_OscConfig+0xf6>
 8000bac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bb0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bb4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000bb8:	fa93 f3a3 	rbit	r3, r3
 8000bbc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000bc0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bc4:	fab3 f383 	clz	r3, r3
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	095b      	lsrs	r3, r3, #5
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d102      	bne.n	8000bde <HAL_RCC_OscConfig+0x82>
 8000bd8:	4b9e      	ldr	r3, [pc, #632]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	e015      	b.n	8000c0a <HAL_RCC_OscConfig+0xae>
 8000bde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000be2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000bea:	fa93 f3a3 	rbit	r3, r3
 8000bee:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000bf2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bf6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000bfa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000bfe:	fa93 f3a3 	rbit	r3, r3
 8000c02:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000c06:	4b93      	ldr	r3, [pc, #588]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c0a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c0e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000c12:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000c16:	fa92 f2a2 	rbit	r2, r2
 8000c1a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000c1e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000c22:	fab2 f282 	clz	r2, r2
 8000c26:	b2d2      	uxtb	r2, r2
 8000c28:	f042 0220 	orr.w	r2, r2, #32
 8000c2c:	b2d2      	uxtb	r2, r2
 8000c2e:	f002 021f 	and.w	r2, r2, #31
 8000c32:	2101      	movs	r1, #1
 8000c34:	fa01 f202 	lsl.w	r2, r1, r2
 8000c38:	4013      	ands	r3, r2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f000 810c 	beq.w	8000e58 <HAL_RCC_OscConfig+0x2fc>
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f040 8106 	bne.w	8000e58 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	f000 be86 	b.w	800195e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c5c:	d106      	bne.n	8000c6c <HAL_RCC_OscConfig+0x110>
 8000c5e:	4b7d      	ldr	r3, [pc, #500]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a7c      	ldr	r2, [pc, #496]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c68:	6013      	str	r3, [r2, #0]
 8000c6a:	e030      	b.n	8000cce <HAL_RCC_OscConfig+0x172>
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d10c      	bne.n	8000c90 <HAL_RCC_OscConfig+0x134>
 8000c76:	4b77      	ldr	r3, [pc, #476]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a76      	ldr	r2, [pc, #472]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c80:	6013      	str	r3, [r2, #0]
 8000c82:	4b74      	ldr	r3, [pc, #464]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a73      	ldr	r2, [pc, #460]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c8c:	6013      	str	r3, [r2, #0]
 8000c8e:	e01e      	b.n	8000cce <HAL_RCC_OscConfig+0x172>
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c9a:	d10c      	bne.n	8000cb6 <HAL_RCC_OscConfig+0x15a>
 8000c9c:	4b6d      	ldr	r3, [pc, #436]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a6c      	ldr	r2, [pc, #432]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000ca2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ca6:	6013      	str	r3, [r2, #0]
 8000ca8:	4b6a      	ldr	r3, [pc, #424]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a69      	ldr	r2, [pc, #420]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cb2:	6013      	str	r3, [r2, #0]
 8000cb4:	e00b      	b.n	8000cce <HAL_RCC_OscConfig+0x172>
 8000cb6:	4b67      	ldr	r3, [pc, #412]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a66      	ldr	r2, [pc, #408]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cc0:	6013      	str	r3, [r2, #0]
 8000cc2:	4b64      	ldr	r3, [pc, #400]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a63      	ldr	r2, [pc, #396]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000cc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ccc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000cce:	4b61      	ldr	r3, [pc, #388]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd2:	f023 020f 	bic.w	r2, r3, #15
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	689b      	ldr	r3, [r3, #8]
 8000cdc:	495d      	ldr	r1, [pc, #372]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d059      	beq.n	8000da0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cec:	f7ff fc7e 	bl	80005ec <HAL_GetTick>
 8000cf0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf4:	e00a      	b.n	8000d0c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cf6:	f7ff fc79 	bl	80005ec <HAL_GetTick>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	2b64      	cmp	r3, #100	; 0x64
 8000d04:	d902      	bls.n	8000d0c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000d06:	2303      	movs	r3, #3
 8000d08:	f000 be29 	b.w	800195e <HAL_RCC_OscConfig+0xe02>
 8000d0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d10:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d14:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000d18:	fa93 f3a3 	rbit	r3, r3
 8000d1c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000d20:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d24:	fab3 f383 	clz	r3, r3
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	095b      	lsrs	r3, r3, #5
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	f043 0301 	orr.w	r3, r3, #1
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d102      	bne.n	8000d3e <HAL_RCC_OscConfig+0x1e2>
 8000d38:	4b46      	ldr	r3, [pc, #280]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	e015      	b.n	8000d6a <HAL_RCC_OscConfig+0x20e>
 8000d3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d42:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d46:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000d4a:	fa93 f3a3 	rbit	r3, r3
 8000d4e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d56:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000d5a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000d5e:	fa93 f3a3 	rbit	r3, r3
 8000d62:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000d66:	4b3b      	ldr	r3, [pc, #236]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d6e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000d72:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000d76:	fa92 f2a2 	rbit	r2, r2
 8000d7a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000d7e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000d82:	fab2 f282 	clz	r2, r2
 8000d86:	b2d2      	uxtb	r2, r2
 8000d88:	f042 0220 	orr.w	r2, r2, #32
 8000d8c:	b2d2      	uxtb	r2, r2
 8000d8e:	f002 021f 	and.w	r2, r2, #31
 8000d92:	2101      	movs	r1, #1
 8000d94:	fa01 f202 	lsl.w	r2, r1, r2
 8000d98:	4013      	ands	r3, r2
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d0ab      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x19a>
 8000d9e:	e05c      	b.n	8000e5a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da0:	f7ff fc24 	bl	80005ec <HAL_GetTick>
 8000da4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000da8:	e00a      	b.n	8000dc0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000daa:	f7ff fc1f 	bl	80005ec <HAL_GetTick>
 8000dae:	4602      	mov	r2, r0
 8000db0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	2b64      	cmp	r3, #100	; 0x64
 8000db8:	d902      	bls.n	8000dc0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	f000 bdcf 	b.w	800195e <HAL_RCC_OscConfig+0xe02>
 8000dc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dc4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000dcc:	fa93 f3a3 	rbit	r3, r3
 8000dd0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000dd4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dd8:	fab3 f383 	clz	r3, r3
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d102      	bne.n	8000df2 <HAL_RCC_OscConfig+0x296>
 8000dec:	4b19      	ldr	r3, [pc, #100]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	e015      	b.n	8000e1e <HAL_RCC_OscConfig+0x2c2>
 8000df2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dfa:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000dfe:	fa93 f3a3 	rbit	r3, r3
 8000e02:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e0a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e0e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000e12:	fa93 f3a3 	rbit	r3, r3
 8000e16:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <HAL_RCC_OscConfig+0x2f8>)
 8000e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e22:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000e26:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e2a:	fa92 f2a2 	rbit	r2, r2
 8000e2e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000e32:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000e36:	fab2 f282 	clz	r2, r2
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	f042 0220 	orr.w	r2, r2, #32
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	f002 021f 	and.w	r2, r2, #31
 8000e46:	2101      	movs	r1, #1
 8000e48:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1ab      	bne.n	8000daa <HAL_RCC_OscConfig+0x24e>
 8000e52:	e002      	b.n	8000e5a <HAL_RCC_OscConfig+0x2fe>
 8000e54:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	f000 816f 	beq.w	8001148 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e6a:	4bd0      	ldr	r3, [pc, #832]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f003 030c 	and.w	r3, r3, #12
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d00b      	beq.n	8000e8e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e76:	4bcd      	ldr	r3, [pc, #820]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f003 030c 	and.w	r3, r3, #12
 8000e7e:	2b08      	cmp	r3, #8
 8000e80:	d16c      	bne.n	8000f5c <HAL_RCC_OscConfig+0x400>
 8000e82:	4bca      	ldr	r3, [pc, #808]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d166      	bne.n	8000f5c <HAL_RCC_OscConfig+0x400>
 8000e8e:	2302      	movs	r3, #2
 8000e90:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e94:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000e98:	fa93 f3a3 	rbit	r3, r3
 8000e9c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000ea0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea4:	fab3 f383 	clz	r3, r3
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	095b      	lsrs	r3, r3, #5
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	f043 0301 	orr.w	r3, r3, #1
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d102      	bne.n	8000ebe <HAL_RCC_OscConfig+0x362>
 8000eb8:	4bbc      	ldr	r3, [pc, #752]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	e013      	b.n	8000ee6 <HAL_RCC_OscConfig+0x38a>
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000ec8:	fa93 f3a3 	rbit	r3, r3
 8000ecc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000ed6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000eda:	fa93 f3a3 	rbit	r3, r3
 8000ede:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000ee2:	4bb2      	ldr	r3, [pc, #712]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee6:	2202      	movs	r2, #2
 8000ee8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000eec:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000ef0:	fa92 f2a2 	rbit	r2, r2
 8000ef4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000ef8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000efc:	fab2 f282 	clz	r2, r2
 8000f00:	b2d2      	uxtb	r2, r2
 8000f02:	f042 0220 	orr.w	r2, r2, #32
 8000f06:	b2d2      	uxtb	r2, r2
 8000f08:	f002 021f 	and.w	r2, r2, #31
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f12:	4013      	ands	r3, r2
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d007      	beq.n	8000f28 <HAL_RCC_OscConfig+0x3cc>
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	691b      	ldr	r3, [r3, #16]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d002      	beq.n	8000f28 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	f000 bd1b 	b.w	800195e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f28:	4ba0      	ldr	r3, [pc, #640]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	21f8      	movs	r1, #248	; 0xf8
 8000f38:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f3c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f40:	fa91 f1a1 	rbit	r1, r1
 8000f44:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000f48:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000f4c:	fab1 f181 	clz	r1, r1
 8000f50:	b2c9      	uxtb	r1, r1
 8000f52:	408b      	lsls	r3, r1
 8000f54:	4995      	ldr	r1, [pc, #596]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000f56:	4313      	orrs	r3, r2
 8000f58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5a:	e0f5      	b.n	8001148 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f5c:	1d3b      	adds	r3, r7, #4
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	691b      	ldr	r3, [r3, #16]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f000 8085 	beq.w	8001072 <HAL_RCC_OscConfig+0x516>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000f7a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f7e:	fab3 f383 	clz	r3, r3
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	461a      	mov	r2, r3
 8000f90:	2301      	movs	r3, #1
 8000f92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f94:	f7ff fb2a 	bl	80005ec <HAL_GetTick>
 8000f98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9c:	e00a      	b.n	8000fb4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f9e:	f7ff fb25 	bl	80005ec <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d902      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	f000 bcd5 	b.w	800195e <HAL_RCC_OscConfig+0xe02>
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fba:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000fbe:	fa93 f3a3 	rbit	r3, r3
 8000fc2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000fc6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fca:	fab3 f383 	clz	r3, r3
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	095b      	lsrs	r3, r3, #5
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d102      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x488>
 8000fde:	4b73      	ldr	r3, [pc, #460]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	e013      	b.n	800100c <HAL_RCC_OscConfig+0x4b0>
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fea:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000fee:	fa93 f3a3 	rbit	r3, r3
 8000ff2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000ffc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001000:	fa93 f3a3 	rbit	r3, r3
 8001004:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001008:	4b68      	ldr	r3, [pc, #416]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 800100a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100c:	2202      	movs	r2, #2
 800100e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001012:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001016:	fa92 f2a2 	rbit	r2, r2
 800101a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800101e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001022:	fab2 f282 	clz	r2, r2
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	f042 0220 	orr.w	r2, r2, #32
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	f002 021f 	and.w	r2, r2, #31
 8001032:	2101      	movs	r1, #1
 8001034:	fa01 f202 	lsl.w	r2, r1, r2
 8001038:	4013      	ands	r3, r2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0af      	beq.n	8000f9e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800103e:	4b5b      	ldr	r3, [pc, #364]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	21f8      	movs	r1, #248	; 0xf8
 800104e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001052:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001056:	fa91 f1a1 	rbit	r1, r1
 800105a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800105e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001062:	fab1 f181 	clz	r1, r1
 8001066:	b2c9      	uxtb	r1, r1
 8001068:	408b      	lsls	r3, r1
 800106a:	4950      	ldr	r1, [pc, #320]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 800106c:	4313      	orrs	r3, r2
 800106e:	600b      	str	r3, [r1, #0]
 8001070:	e06a      	b.n	8001148 <HAL_RCC_OscConfig+0x5ec>
 8001072:	2301      	movs	r3, #1
 8001074:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001078:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800107c:	fa93 f3a3 	rbit	r3, r3
 8001080:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001084:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001088:	fab3 f383 	clz	r3, r3
 800108c:	b2db      	uxtb	r3, r3
 800108e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001092:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	461a      	mov	r2, r3
 800109a:	2300      	movs	r3, #0
 800109c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109e:	f7ff faa5 	bl	80005ec <HAL_GetTick>
 80010a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010a6:	e00a      	b.n	80010be <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010a8:	f7ff faa0 	bl	80005ec <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d902      	bls.n	80010be <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	f000 bc50 	b.w	800195e <HAL_RCC_OscConfig+0xe02>
 80010be:	2302      	movs	r3, #2
 80010c0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80010c8:	fa93 f3a3 	rbit	r3, r3
 80010cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80010d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d4:	fab3 f383 	clz	r3, r3
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	095b      	lsrs	r3, r3, #5
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d102      	bne.n	80010ee <HAL_RCC_OscConfig+0x592>
 80010e8:	4b30      	ldr	r3, [pc, #192]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	e013      	b.n	8001116 <HAL_RCC_OscConfig+0x5ba>
 80010ee:	2302      	movs	r3, #2
 80010f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80010f8:	fa93 f3a3 	rbit	r3, r3
 80010fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001100:	2302      	movs	r3, #2
 8001102:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001106:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001112:	4b26      	ldr	r3, [pc, #152]	; (80011ac <HAL_RCC_OscConfig+0x650>)
 8001114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001116:	2202      	movs	r2, #2
 8001118:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800111c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001120:	fa92 f2a2 	rbit	r2, r2
 8001124:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001128:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800112c:	fab2 f282 	clz	r2, r2
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	f042 0220 	orr.w	r2, r2, #32
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	f002 021f 	and.w	r2, r2, #31
 800113c:	2101      	movs	r1, #1
 800113e:	fa01 f202 	lsl.w	r2, r1, r2
 8001142:	4013      	ands	r3, r2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1af      	bne.n	80010a8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0308 	and.w	r3, r3, #8
 8001152:	2b00      	cmp	r3, #0
 8001154:	f000 80da 	beq.w	800130c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d069      	beq.n	8001236 <HAL_RCC_OscConfig+0x6da>
 8001162:	2301      	movs	r3, #1
 8001164:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001168:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800116c:	fa93 f3a3 	rbit	r3, r3
 8001170:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001174:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001178:	fab3 f383 	clz	r3, r3
 800117c:	b2db      	uxtb	r3, r3
 800117e:	461a      	mov	r2, r3
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_RCC_OscConfig+0x654>)
 8001182:	4413      	add	r3, r2
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	461a      	mov	r2, r3
 8001188:	2301      	movs	r3, #1
 800118a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800118c:	f7ff fa2e 	bl	80005ec <HAL_GetTick>
 8001190:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001194:	e00e      	b.n	80011b4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001196:	f7ff fa29 	bl	80005ec <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d906      	bls.n	80011b4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	e3d9      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	10908120 	.word	0x10908120
 80011b4:	2302      	movs	r3, #2
 80011b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011be:	fa93 f3a3 	rbit	r3, r3
 80011c2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80011c6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80011ca:	2202      	movs	r2, #2
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	fa93 f2a3 	rbit	r2, r3
 80011d8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80011e2:	2202      	movs	r2, #2
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	fa93 f2a3 	rbit	r2, r3
 80011f0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80011f4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011f6:	4ba5      	ldr	r3, [pc, #660]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80011f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011fa:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80011fe:	2102      	movs	r1, #2
 8001200:	6019      	str	r1, [r3, #0]
 8001202:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	fa93 f1a3 	rbit	r1, r3
 800120c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001210:	6019      	str	r1, [r3, #0]
  return result;
 8001212:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	fab3 f383 	clz	r3, r3
 800121c:	b2db      	uxtb	r3, r3
 800121e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001222:	b2db      	uxtb	r3, r3
 8001224:	f003 031f 	and.w	r3, r3, #31
 8001228:	2101      	movs	r1, #1
 800122a:	fa01 f303 	lsl.w	r3, r1, r3
 800122e:	4013      	ands	r3, r2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0b0      	beq.n	8001196 <HAL_RCC_OscConfig+0x63a>
 8001234:	e06a      	b.n	800130c <HAL_RCC_OscConfig+0x7b0>
 8001236:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800123a:	2201      	movs	r2, #1
 800123c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	fa93 f2a3 	rbit	r2, r3
 8001248:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800124c:	601a      	str	r2, [r3, #0]
  return result;
 800124e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001252:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001254:	fab3 f383 	clz	r3, r3
 8001258:	b2db      	uxtb	r3, r3
 800125a:	461a      	mov	r2, r3
 800125c:	4b8c      	ldr	r3, [pc, #560]	; (8001490 <HAL_RCC_OscConfig+0x934>)
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	461a      	mov	r2, r3
 8001264:	2300      	movs	r3, #0
 8001266:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001268:	f7ff f9c0 	bl	80005ec <HAL_GetTick>
 800126c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001270:	e009      	b.n	8001286 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001272:	f7ff f9bb 	bl	80005ec <HAL_GetTick>
 8001276:	4602      	mov	r2, r0
 8001278:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d901      	bls.n	8001286 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	e36b      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
 8001286:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800128a:	2202      	movs	r2, #2
 800128c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	fa93 f2a3 	rbit	r2, r3
 8001298:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80012a2:	2202      	movs	r2, #2
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	fa93 f2a3 	rbit	r2, r3
 80012b0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80012ba:	2202      	movs	r2, #2
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	fa93 f2a3 	rbit	r2, r3
 80012c8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012ce:	4b6f      	ldr	r3, [pc, #444]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80012d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012d2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80012d6:	2102      	movs	r1, #2
 80012d8:	6019      	str	r1, [r3, #0]
 80012da:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	fa93 f1a3 	rbit	r1, r3
 80012e4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80012e8:	6019      	str	r1, [r3, #0]
  return result;
 80012ea:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	fab3 f383 	clz	r3, r3
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	f003 031f 	and.w	r3, r3, #31
 8001300:	2101      	movs	r1, #1
 8001302:	fa01 f303 	lsl.w	r3, r1, r3
 8001306:	4013      	ands	r3, r2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1b2      	bne.n	8001272 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0304 	and.w	r3, r3, #4
 8001316:	2b00      	cmp	r3, #0
 8001318:	f000 8158 	beq.w	80015cc <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800131c:	2300      	movs	r3, #0
 800131e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001322:	4b5a      	ldr	r3, [pc, #360]	; (800148c <HAL_RCC_OscConfig+0x930>)
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d112      	bne.n	8001354 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800132e:	4b57      	ldr	r3, [pc, #348]	; (800148c <HAL_RCC_OscConfig+0x930>)
 8001330:	69db      	ldr	r3, [r3, #28]
 8001332:	4a56      	ldr	r2, [pc, #344]	; (800148c <HAL_RCC_OscConfig+0x930>)
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001338:	61d3      	str	r3, [r2, #28]
 800133a:	4b54      	ldr	r3, [pc, #336]	; (800148c <HAL_RCC_OscConfig+0x930>)
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	f107 0308 	add.w	r3, r7, #8
 800134c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800134e:	2301      	movs	r3, #1
 8001350:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001354:	4b4f      	ldr	r3, [pc, #316]	; (8001494 <HAL_RCC_OscConfig+0x938>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800135c:	2b00      	cmp	r3, #0
 800135e:	d11a      	bne.n	8001396 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001360:	4b4c      	ldr	r3, [pc, #304]	; (8001494 <HAL_RCC_OscConfig+0x938>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a4b      	ldr	r2, [pc, #300]	; (8001494 <HAL_RCC_OscConfig+0x938>)
 8001366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800136a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800136c:	f7ff f93e 	bl	80005ec <HAL_GetTick>
 8001370:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001374:	e009      	b.n	800138a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001376:	f7ff f939 	bl	80005ec <HAL_GetTick>
 800137a:	4602      	mov	r2, r0
 800137c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b64      	cmp	r3, #100	; 0x64
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e2e9      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800138a:	4b42      	ldr	r3, [pc, #264]	; (8001494 <HAL_RCC_OscConfig+0x938>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0ef      	beq.n	8001376 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d106      	bne.n	80013ae <HAL_RCC_OscConfig+0x852>
 80013a0:	4b3a      	ldr	r3, [pc, #232]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	4a39      	ldr	r2, [pc, #228]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013a6:	f043 0301 	orr.w	r3, r3, #1
 80013aa:	6213      	str	r3, [r2, #32]
 80013ac:	e02f      	b.n	800140e <HAL_RCC_OscConfig+0x8b2>
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d10c      	bne.n	80013d2 <HAL_RCC_OscConfig+0x876>
 80013b8:	4b34      	ldr	r3, [pc, #208]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	4a33      	ldr	r2, [pc, #204]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013be:	f023 0301 	bic.w	r3, r3, #1
 80013c2:	6213      	str	r3, [r2, #32]
 80013c4:	4b31      	ldr	r3, [pc, #196]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013c6:	6a1b      	ldr	r3, [r3, #32]
 80013c8:	4a30      	ldr	r2, [pc, #192]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013ca:	f023 0304 	bic.w	r3, r3, #4
 80013ce:	6213      	str	r3, [r2, #32]
 80013d0:	e01d      	b.n	800140e <HAL_RCC_OscConfig+0x8b2>
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	2b05      	cmp	r3, #5
 80013da:	d10c      	bne.n	80013f6 <HAL_RCC_OscConfig+0x89a>
 80013dc:	4b2b      	ldr	r3, [pc, #172]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013de:	6a1b      	ldr	r3, [r3, #32]
 80013e0:	4a2a      	ldr	r2, [pc, #168]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013e2:	f043 0304 	orr.w	r3, r3, #4
 80013e6:	6213      	str	r3, [r2, #32]
 80013e8:	4b28      	ldr	r3, [pc, #160]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013ea:	6a1b      	ldr	r3, [r3, #32]
 80013ec:	4a27      	ldr	r2, [pc, #156]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013ee:	f043 0301 	orr.w	r3, r3, #1
 80013f2:	6213      	str	r3, [r2, #32]
 80013f4:	e00b      	b.n	800140e <HAL_RCC_OscConfig+0x8b2>
 80013f6:	4b25      	ldr	r3, [pc, #148]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013f8:	6a1b      	ldr	r3, [r3, #32]
 80013fa:	4a24      	ldr	r2, [pc, #144]	; (800148c <HAL_RCC_OscConfig+0x930>)
 80013fc:	f023 0301 	bic.w	r3, r3, #1
 8001400:	6213      	str	r3, [r2, #32]
 8001402:	4b22      	ldr	r3, [pc, #136]	; (800148c <HAL_RCC_OscConfig+0x930>)
 8001404:	6a1b      	ldr	r3, [r3, #32]
 8001406:	4a21      	ldr	r2, [pc, #132]	; (800148c <HAL_RCC_OscConfig+0x930>)
 8001408:	f023 0304 	bic.w	r3, r3, #4
 800140c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d06b      	beq.n	80014f0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001418:	f7ff f8e8 	bl	80005ec <HAL_GetTick>
 800141c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001420:	e00b      	b.n	800143a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001422:	f7ff f8e3 	bl	80005ec <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001432:	4293      	cmp	r3, r2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e291      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
 800143a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800143e:	2202      	movs	r2, #2
 8001440:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001442:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	fa93 f2a3 	rbit	r2, r3
 800144c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001456:	2202      	movs	r2, #2
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	fa93 f2a3 	rbit	r2, r3
 8001464:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001468:	601a      	str	r2, [r3, #0]
  return result;
 800146a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800146e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001470:	fab3 f383 	clz	r3, r3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	095b      	lsrs	r3, r3, #5
 8001478:	b2db      	uxtb	r3, r3
 800147a:	f043 0302 	orr.w	r3, r3, #2
 800147e:	b2db      	uxtb	r3, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d109      	bne.n	8001498 <HAL_RCC_OscConfig+0x93c>
 8001484:	4b01      	ldr	r3, [pc, #4]	; (800148c <HAL_RCC_OscConfig+0x930>)
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	e014      	b.n	80014b4 <HAL_RCC_OscConfig+0x958>
 800148a:	bf00      	nop
 800148c:	40021000 	.word	0x40021000
 8001490:	10908120 	.word	0x10908120
 8001494:	40007000 	.word	0x40007000
 8001498:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800149c:	2202      	movs	r2, #2
 800149e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	fa93 f2a3 	rbit	r2, r3
 80014aa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	4bbb      	ldr	r3, [pc, #748]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 80014b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80014b8:	2102      	movs	r1, #2
 80014ba:	6011      	str	r1, [r2, #0]
 80014bc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	fa92 f1a2 	rbit	r1, r2
 80014c6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80014ca:	6011      	str	r1, [r2, #0]
  return result;
 80014cc:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	fab2 f282 	clz	r2, r2
 80014d6:	b2d2      	uxtb	r2, r2
 80014d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014dc:	b2d2      	uxtb	r2, r2
 80014de:	f002 021f 	and.w	r2, r2, #31
 80014e2:	2101      	movs	r1, #1
 80014e4:	fa01 f202 	lsl.w	r2, r1, r2
 80014e8:	4013      	ands	r3, r2
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d099      	beq.n	8001422 <HAL_RCC_OscConfig+0x8c6>
 80014ee:	e063      	b.n	80015b8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f0:	f7ff f87c 	bl	80005ec <HAL_GetTick>
 80014f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014f8:	e00b      	b.n	8001512 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014fa:	f7ff f877 	bl	80005ec <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	f241 3288 	movw	r2, #5000	; 0x1388
 800150a:	4293      	cmp	r3, r2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e225      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
 8001512:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001516:	2202      	movs	r2, #2
 8001518:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	fa93 f2a3 	rbit	r2, r3
 8001524:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800152e:	2202      	movs	r2, #2
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	fa93 f2a3 	rbit	r2, r3
 800153c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001540:	601a      	str	r2, [r3, #0]
  return result;
 8001542:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001546:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001548:	fab3 f383 	clz	r3, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	095b      	lsrs	r3, r3, #5
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f043 0302 	orr.w	r3, r3, #2
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d102      	bne.n	8001562 <HAL_RCC_OscConfig+0xa06>
 800155c:	4b90      	ldr	r3, [pc, #576]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	e00d      	b.n	800157e <HAL_RCC_OscConfig+0xa22>
 8001562:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001566:	2202      	movs	r2, #2
 8001568:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	fa93 f2a3 	rbit	r2, r3
 8001574:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	4b89      	ldr	r3, [pc, #548]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 800157c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001582:	2102      	movs	r1, #2
 8001584:	6011      	str	r1, [r2, #0]
 8001586:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	fa92 f1a2 	rbit	r1, r2
 8001590:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001594:	6011      	str	r1, [r2, #0]
  return result;
 8001596:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800159a:	6812      	ldr	r2, [r2, #0]
 800159c:	fab2 f282 	clz	r2, r2
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	f002 021f 	and.w	r2, r2, #31
 80015ac:	2101      	movs	r1, #1
 80015ae:	fa01 f202 	lsl.w	r2, r1, r2
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1a0      	bne.n	80014fa <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015b8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d105      	bne.n	80015cc <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015c0:	4b77      	ldr	r3, [pc, #476]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	4a76      	ldr	r2, [pc, #472]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 80015c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015ca:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f000 81c2 	beq.w	800195c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015d8:	4b71      	ldr	r3, [pc, #452]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f003 030c 	and.w	r3, r3, #12
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	f000 819c 	beq.w	800191e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	f040 8114 	bne.w	800181a <HAL_RCC_OscConfig+0xcbe>
 80015f2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80015f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80015fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	fa93 f2a3 	rbit	r2, r3
 8001606:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800160a:	601a      	str	r2, [r3, #0]
  return result;
 800160c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001610:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001612:	fab3 f383 	clz	r3, r3
 8001616:	b2db      	uxtb	r3, r3
 8001618:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800161c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	461a      	mov	r2, r3
 8001624:	2300      	movs	r3, #0
 8001626:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001628:	f7fe ffe0 	bl	80005ec <HAL_GetTick>
 800162c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001630:	e009      	b.n	8001646 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001632:	f7fe ffdb 	bl	80005ec <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e18b      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
 8001646:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800164a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800164e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001650:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	fa93 f2a3 	rbit	r2, r3
 800165a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800165e:	601a      	str	r2, [r3, #0]
  return result;
 8001660:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001664:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001666:	fab3 f383 	clz	r3, r3
 800166a:	b2db      	uxtb	r3, r3
 800166c:	095b      	lsrs	r3, r3, #5
 800166e:	b2db      	uxtb	r3, r3
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b01      	cmp	r3, #1
 8001678:	d102      	bne.n	8001680 <HAL_RCC_OscConfig+0xb24>
 800167a:	4b49      	ldr	r3, [pc, #292]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	e01b      	b.n	80016b8 <HAL_RCC_OscConfig+0xb5c>
 8001680:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001684:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001688:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	fa93 f2a3 	rbit	r2, r3
 8001694:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800169e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	fa93 f2a3 	rbit	r2, r3
 80016ae:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	4b3a      	ldr	r3, [pc, #232]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 80016b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80016bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80016c0:	6011      	str	r1, [r2, #0]
 80016c2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	fa92 f1a2 	rbit	r1, r2
 80016cc:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80016d0:	6011      	str	r1, [r2, #0]
  return result;
 80016d2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80016d6:	6812      	ldr	r2, [r2, #0]
 80016d8:	fab2 f282 	clz	r2, r2
 80016dc:	b2d2      	uxtb	r2, r2
 80016de:	f042 0220 	orr.w	r2, r2, #32
 80016e2:	b2d2      	uxtb	r2, r2
 80016e4:	f002 021f 	and.w	r2, r2, #31
 80016e8:	2101      	movs	r1, #1
 80016ea:	fa01 f202 	lsl.w	r2, r1, r2
 80016ee:	4013      	ands	r3, r2
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d19e      	bne.n	8001632 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016f4:	4b2a      	ldr	r3, [pc, #168]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016fc:	1d3b      	adds	r3, r7, #4
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	430b      	orrs	r3, r1
 800170a:	4925      	ldr	r1, [pc, #148]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 800170c:	4313      	orrs	r3, r2
 800170e:	604b      	str	r3, [r1, #4]
 8001710:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001714:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	fa93 f2a3 	rbit	r2, r3
 8001724:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001728:	601a      	str	r2, [r3, #0]
  return result;
 800172a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800172e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001730:	fab3 f383 	clz	r3, r3
 8001734:	b2db      	uxtb	r3, r3
 8001736:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800173a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	461a      	mov	r2, r3
 8001742:	2301      	movs	r3, #1
 8001744:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7fe ff51 	bl	80005ec <HAL_GetTick>
 800174a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800174e:	e009      	b.n	8001764 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001750:	f7fe ff4c 	bl	80005ec <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e0fc      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
 8001764:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001768:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800176c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	fa93 f2a3 	rbit	r2, r3
 8001778:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800177c:	601a      	str	r2, [r3, #0]
  return result;
 800177e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001782:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001784:	fab3 f383 	clz	r3, r3
 8001788:	b2db      	uxtb	r3, r3
 800178a:	095b      	lsrs	r3, r3, #5
 800178c:	b2db      	uxtb	r3, r3
 800178e:	f043 0301 	orr.w	r3, r3, #1
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b01      	cmp	r3, #1
 8001796:	d105      	bne.n	80017a4 <HAL_RCC_OscConfig+0xc48>
 8001798:	4b01      	ldr	r3, [pc, #4]	; (80017a0 <HAL_RCC_OscConfig+0xc44>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	e01e      	b.n	80017dc <HAL_RCC_OscConfig+0xc80>
 800179e:	bf00      	nop
 80017a0:	40021000 	.word	0x40021000
 80017a4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	fa93 f2a3 	rbit	r2, r3
 80017b8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	fa93 f2a3 	rbit	r2, r3
 80017d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	4b63      	ldr	r3, [pc, #396]	; (8001968 <HAL_RCC_OscConfig+0xe0c>)
 80017da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017dc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80017e0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80017e4:	6011      	str	r1, [r2, #0]
 80017e6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80017ea:	6812      	ldr	r2, [r2, #0]
 80017ec:	fa92 f1a2 	rbit	r1, r2
 80017f0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80017f4:	6011      	str	r1, [r2, #0]
  return result;
 80017f6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80017fa:	6812      	ldr	r2, [r2, #0]
 80017fc:	fab2 f282 	clz	r2, r2
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	f042 0220 	orr.w	r2, r2, #32
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	f002 021f 	and.w	r2, r2, #31
 800180c:	2101      	movs	r1, #1
 800180e:	fa01 f202 	lsl.w	r2, r1, r2
 8001812:	4013      	ands	r3, r2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d09b      	beq.n	8001750 <HAL_RCC_OscConfig+0xbf4>
 8001818:	e0a0      	b.n	800195c <HAL_RCC_OscConfig+0xe00>
 800181a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800181e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001822:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001824:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	fa93 f2a3 	rbit	r2, r3
 800182e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001832:	601a      	str	r2, [r3, #0]
  return result;
 8001834:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001838:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800183a:	fab3 f383 	clz	r3, r3
 800183e:	b2db      	uxtb	r3, r3
 8001840:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001844:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	461a      	mov	r2, r3
 800184c:	2300      	movs	r3, #0
 800184e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001850:	f7fe fecc 	bl	80005ec <HAL_GetTick>
 8001854:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001858:	e009      	b.n	800186e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800185a:	f7fe fec7 	bl	80005ec <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e077      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
 800186e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001872:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001876:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001878:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	fa93 f2a3 	rbit	r2, r3
 8001882:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001886:	601a      	str	r2, [r3, #0]
  return result;
 8001888:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800188e:	fab3 f383 	clz	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	095b      	lsrs	r3, r3, #5
 8001896:	b2db      	uxtb	r3, r3
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d102      	bne.n	80018a8 <HAL_RCC_OscConfig+0xd4c>
 80018a2:	4b31      	ldr	r3, [pc, #196]	; (8001968 <HAL_RCC_OscConfig+0xe0c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	e01b      	b.n	80018e0 <HAL_RCC_OscConfig+0xd84>
 80018a8:	f107 0320 	add.w	r3, r7, #32
 80018ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b2:	f107 0320 	add.w	r3, r7, #32
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	fa93 f2a3 	rbit	r2, r3
 80018bc:	f107 031c 	add.w	r3, r7, #28
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	f107 0318 	add.w	r3, r7, #24
 80018c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	f107 0318 	add.w	r3, r7, #24
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	fa93 f2a3 	rbit	r2, r3
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	4b22      	ldr	r3, [pc, #136]	; (8001968 <HAL_RCC_OscConfig+0xe0c>)
 80018de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e0:	f107 0210 	add.w	r2, r7, #16
 80018e4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018e8:	6011      	str	r1, [r2, #0]
 80018ea:	f107 0210 	add.w	r2, r7, #16
 80018ee:	6812      	ldr	r2, [r2, #0]
 80018f0:	fa92 f1a2 	rbit	r1, r2
 80018f4:	f107 020c 	add.w	r2, r7, #12
 80018f8:	6011      	str	r1, [r2, #0]
  return result;
 80018fa:	f107 020c 	add.w	r2, r7, #12
 80018fe:	6812      	ldr	r2, [r2, #0]
 8001900:	fab2 f282 	clz	r2, r2
 8001904:	b2d2      	uxtb	r2, r2
 8001906:	f042 0220 	orr.w	r2, r2, #32
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	f002 021f 	and.w	r2, r2, #31
 8001910:	2101      	movs	r1, #1
 8001912:	fa01 f202 	lsl.w	r2, r1, r2
 8001916:	4013      	ands	r3, r2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d19e      	bne.n	800185a <HAL_RCC_OscConfig+0xcfe>
 800191c:	e01e      	b.n	800195c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800191e:	1d3b      	adds	r3, r7, #4
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	69db      	ldr	r3, [r3, #28]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d101      	bne.n	800192c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	e018      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800192c:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <HAL_RCC_OscConfig+0xe0c>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001934:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001938:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800193c:	1d3b      	adds	r3, r7, #4
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	429a      	cmp	r2, r3
 8001944:	d108      	bne.n	8001958 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001946:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800194a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001954:	429a      	cmp	r2, r3
 8001956:	d001      	beq.n	800195c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e000      	b.n	800195e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40021000 	.word	0x40021000

0800196c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b09e      	sub	sp, #120	; 0x78
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001976:	2300      	movs	r3, #0
 8001978:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d101      	bne.n	8001984 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e162      	b.n	8001c4a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001984:	4b90      	ldr	r3, [pc, #576]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	d910      	bls.n	80019b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001992:	4b8d      	ldr	r3, [pc, #564]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f023 0207 	bic.w	r2, r3, #7
 800199a:	498b      	ldr	r1, [pc, #556]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	4313      	orrs	r3, r2
 80019a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a2:	4b89      	ldr	r3, [pc, #548]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d001      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e14a      	b.n	8001c4a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d008      	beq.n	80019d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c0:	4b82      	ldr	r3, [pc, #520]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	497f      	ldr	r1, [pc, #508]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 80dc 	beq.w	8001b98 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d13c      	bne.n	8001a62 <HAL_RCC_ClockConfig+0xf6>
 80019e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019ec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80019f0:	fa93 f3a3 	rbit	r3, r3
 80019f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80019f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f8:	fab3 f383 	clz	r3, r3
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	095b      	lsrs	r3, r3, #5
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	f043 0301 	orr.w	r3, r3, #1
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d102      	bne.n	8001a12 <HAL_RCC_ClockConfig+0xa6>
 8001a0c:	4b6f      	ldr	r3, [pc, #444]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	e00f      	b.n	8001a32 <HAL_RCC_ClockConfig+0xc6>
 8001a12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a16:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a1a:	fa93 f3a3 	rbit	r3, r3
 8001a1e:	667b      	str	r3, [r7, #100]	; 0x64
 8001a20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a24:	663b      	str	r3, [r7, #96]	; 0x60
 8001a26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a28:	fa93 f3a3 	rbit	r3, r3
 8001a2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a2e:	4b67      	ldr	r3, [pc, #412]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a36:	65ba      	str	r2, [r7, #88]	; 0x58
 8001a38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001a3a:	fa92 f2a2 	rbit	r2, r2
 8001a3e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001a40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001a42:	fab2 f282 	clz	r2, r2
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	f042 0220 	orr.w	r2, r2, #32
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	f002 021f 	and.w	r2, r2, #31
 8001a52:	2101      	movs	r1, #1
 8001a54:	fa01 f202 	lsl.w	r2, r1, r2
 8001a58:	4013      	ands	r3, r2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d17b      	bne.n	8001b56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e0f3      	b.n	8001c4a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d13c      	bne.n	8001ae4 <HAL_RCC_ClockConfig+0x178>
 8001a6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a6e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a72:	fa93 f3a3 	rbit	r3, r3
 8001a76:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001a78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a7a:	fab3 f383 	clz	r3, r3
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	095b      	lsrs	r3, r3, #5
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d102      	bne.n	8001a94 <HAL_RCC_ClockConfig+0x128>
 8001a8e:	4b4f      	ldr	r3, [pc, #316]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	e00f      	b.n	8001ab4 <HAL_RCC_ClockConfig+0x148>
 8001a94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a98:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a9c:	fa93 f3a3 	rbit	r3, r3
 8001aa0:	647b      	str	r3, [r7, #68]	; 0x44
 8001aa2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001aa6:	643b      	str	r3, [r7, #64]	; 0x40
 8001aa8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001aaa:	fa93 f3a3 	rbit	r3, r3
 8001aae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ab0:	4b46      	ldr	r3, [pc, #280]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ab8:	63ba      	str	r2, [r7, #56]	; 0x38
 8001aba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001abc:	fa92 f2a2 	rbit	r2, r2
 8001ac0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001ac2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ac4:	fab2 f282 	clz	r2, r2
 8001ac8:	b2d2      	uxtb	r2, r2
 8001aca:	f042 0220 	orr.w	r2, r2, #32
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	f002 021f 	and.w	r2, r2, #31
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d13a      	bne.n	8001b56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e0b2      	b.n	8001c4a <HAL_RCC_ClockConfig+0x2de>
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aea:	fa93 f3a3 	rbit	r3, r3
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af2:	fab3 f383 	clz	r3, r3
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	095b      	lsrs	r3, r3, #5
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d102      	bne.n	8001b0c <HAL_RCC_ClockConfig+0x1a0>
 8001b06:	4b31      	ldr	r3, [pc, #196]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	e00d      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1bc>
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b12:	fa93 f3a3 	rbit	r3, r3
 8001b16:	627b      	str	r3, [r7, #36]	; 0x24
 8001b18:	2302      	movs	r3, #2
 8001b1a:	623b      	str	r3, [r7, #32]
 8001b1c:	6a3b      	ldr	r3, [r7, #32]
 8001b1e:	fa93 f3a3 	rbit	r3, r3
 8001b22:	61fb      	str	r3, [r7, #28]
 8001b24:	4b29      	ldr	r3, [pc, #164]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	2202      	movs	r2, #2
 8001b2a:	61ba      	str	r2, [r7, #24]
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	fa92 f2a2 	rbit	r2, r2
 8001b32:	617a      	str	r2, [r7, #20]
  return result;
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	fab2 f282 	clz	r2, r2
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	f042 0220 	orr.w	r2, r2, #32
 8001b40:	b2d2      	uxtb	r2, r2
 8001b42:	f002 021f 	and.w	r2, r2, #31
 8001b46:	2101      	movs	r1, #1
 8001b48:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e079      	b.n	8001c4a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b56:	4b1d      	ldr	r3, [pc, #116]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f023 0203 	bic.w	r2, r3, #3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	491a      	ldr	r1, [pc, #104]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b68:	f7fe fd40 	bl	80005ec <HAL_GetTick>
 8001b6c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b6e:	e00a      	b.n	8001b86 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b70:	f7fe fd3c 	bl	80005ec <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e061      	b.n	8001c4a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b86:	4b11      	ldr	r3, [pc, #68]	; (8001bcc <HAL_RCC_ClockConfig+0x260>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f003 020c 	and.w	r2, r3, #12
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d1eb      	bne.n	8001b70 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b98:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	683a      	ldr	r2, [r7, #0]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d214      	bcs.n	8001bd0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f023 0207 	bic.w	r2, r3, #7
 8001bae:	4906      	ldr	r1, [pc, #24]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bb6:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <HAL_RCC_ClockConfig+0x25c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d005      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e040      	b.n	8001c4a <HAL_RCC_ClockConfig+0x2de>
 8001bc8:	40022000 	.word	0x40022000
 8001bcc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d008      	beq.n	8001bee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <HAL_RCC_ClockConfig+0x2e8>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	491a      	ldr	r1, [pc, #104]	; (8001c54 <HAL_RCC_ClockConfig+0x2e8>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d009      	beq.n	8001c0e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bfa:	4b16      	ldr	r3, [pc, #88]	; (8001c54 <HAL_RCC_ClockConfig+0x2e8>)
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4912      	ldr	r1, [pc, #72]	; (8001c54 <HAL_RCC_ClockConfig+0x2e8>)
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c0e:	f000 f829 	bl	8001c64 <HAL_RCC_GetSysClockFreq>
 8001c12:	4601      	mov	r1, r0
 8001c14:	4b0f      	ldr	r3, [pc, #60]	; (8001c54 <HAL_RCC_ClockConfig+0x2e8>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c1c:	22f0      	movs	r2, #240	; 0xf0
 8001c1e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	fa92 f2a2 	rbit	r2, r2
 8001c26:	60fa      	str	r2, [r7, #12]
  return result;
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	fab2 f282 	clz	r2, r2
 8001c2e:	b2d2      	uxtb	r2, r2
 8001c30:	40d3      	lsrs	r3, r2
 8001c32:	4a09      	ldr	r2, [pc, #36]	; (8001c58 <HAL_RCC_ClockConfig+0x2ec>)
 8001c34:	5cd3      	ldrb	r3, [r2, r3]
 8001c36:	fa21 f303 	lsr.w	r3, r1, r3
 8001c3a:	4a08      	ldr	r2, [pc, #32]	; (8001c5c <HAL_RCC_ClockConfig+0x2f0>)
 8001c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <HAL_RCC_ClockConfig+0x2f4>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc8e 	bl	8000564 <HAL_InitTick>
  
  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3778      	adds	r7, #120	; 0x78
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	08002420 	.word	0x08002420
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000004 	.word	0x20000004

08001c64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b08b      	sub	sp, #44	; 0x2c
 8001c68:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61bb      	str	r3, [r7, #24]
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001c7e:	4b29      	ldr	r3, [pc, #164]	; (8001d24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	d002      	beq.n	8001c94 <HAL_RCC_GetSysClockFreq+0x30>
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d003      	beq.n	8001c9a <HAL_RCC_GetSysClockFreq+0x36>
 8001c92:	e03c      	b.n	8001d0e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c94:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c96:	623b      	str	r3, [r7, #32]
      break;
 8001c98:	e03c      	b.n	8001d14 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001ca0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001ca4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca6:	68ba      	ldr	r2, [r7, #8]
 8001ca8:	fa92 f2a2 	rbit	r2, r2
 8001cac:	607a      	str	r2, [r7, #4]
  return result;
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	fab2 f282 	clz	r2, r2
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	40d3      	lsrs	r3, r2
 8001cb8:	4a1c      	ldr	r2, [pc, #112]	; (8001d2c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001cba:	5cd3      	ldrb	r3, [r2, r3]
 8001cbc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001cbe:	4b19      	ldr	r3, [pc, #100]	; (8001d24 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	220f      	movs	r2, #15
 8001cc8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	fa92 f2a2 	rbit	r2, r2
 8001cd0:	60fa      	str	r2, [r7, #12]
  return result;
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	fab2 f282 	clz	r2, r2
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	40d3      	lsrs	r3, r2
 8001cdc:	4a14      	ldr	r2, [pc, #80]	; (8001d30 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001cde:	5cd3      	ldrb	r3, [r2, r3]
 8001ce0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d008      	beq.n	8001cfe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001cec:	4a0e      	ldr	r2, [pc, #56]	; (8001d28 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fb02 f303 	mul.w	r3, r2, r3
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8001cfc:	e004      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	4a0c      	ldr	r2, [pc, #48]	; (8001d34 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001d02:	fb02 f303 	mul.w	r3, r2, r3
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0a:	623b      	str	r3, [r7, #32]
      break;
 8001d0c:	e002      	b.n	8001d14 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d0e:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d10:	623b      	str	r3, [r7, #32]
      break;
 8001d12:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d14:	6a3b      	ldr	r3, [r7, #32]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	372c      	adds	r7, #44	; 0x2c
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	007a1200 	.word	0x007a1200
 8001d2c:	08002438 	.word	0x08002438
 8001d30:	08002448 	.word	0x08002448
 8001d34:	003d0900 	.word	0x003d0900

08001d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	20000000 	.word	0x20000000

08001d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001d56:	f7ff ffef 	bl	8001d38 <HAL_RCC_GetHCLKFreq>
 8001d5a:	4601      	mov	r1, r0
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001d64:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001d68:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	fa92 f2a2 	rbit	r2, r2
 8001d70:	603a      	str	r2, [r7, #0]
  return result;
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	fab2 f282 	clz	r2, r2
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	40d3      	lsrs	r3, r2
 8001d7c:	4a04      	ldr	r2, [pc, #16]	; (8001d90 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001d7e:	5cd3      	ldrb	r3, [r2, r3]
 8001d80:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001d84:	4618      	mov	r0, r3
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	08002430 	.word	0x08002430

08001d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001d9a:	f7ff ffcd 	bl	8001d38 <HAL_RCC_GetHCLKFreq>
 8001d9e:	4601      	mov	r1, r0
 8001da0:	4b0b      	ldr	r3, [pc, #44]	; (8001dd0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001da8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001dac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	fa92 f2a2 	rbit	r2, r2
 8001db4:	603a      	str	r2, [r7, #0]
  return result;
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	fab2 f282 	clz	r2, r2
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	40d3      	lsrs	r3, r2
 8001dc0:	4a04      	ldr	r2, [pc, #16]	; (8001dd4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001dc2:	5cd3      	ldrb	r3, [r2, r3]
 8001dc4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	08002430 	.word	0x08002430

08001dd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e040      	b.n	8001e6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d106      	bne.n	8001e00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7fe faf2 	bl	80003e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2224      	movs	r2, #36	; 0x24
 8001e04:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 0201 	bic.w	r2, r2, #1
 8001e14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f82c 	bl	8001e74 <UART_SetConfig>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d101      	bne.n	8001e26 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e022      	b.n	8001e6c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d002      	beq.n	8001e34 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f956 	bl	80020e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	685a      	ldr	r2, [r3, #4]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 0201 	orr.w	r2, r2, #1
 8001e62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 f9dd 	bl	8002224 <UART_CheckIdleState>
 8001e6a:	4603      	mov	r3, r0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b088      	sub	sp, #32
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	431a      	orrs	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	4b8a      	ldr	r3, [pc, #552]	; (80020c8 <UART_SetConfig+0x254>)
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	6979      	ldr	r1, [r7, #20]
 8001ea8:	430b      	orrs	r3, r1
 8001eaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a78      	ldr	r2, [pc, #480]	; (80020cc <UART_SetConfig+0x258>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d120      	bne.n	8001f32 <UART_SetConfig+0xbe>
 8001ef0:	4b77      	ldr	r3, [pc, #476]	; (80020d0 <UART_SetConfig+0x25c>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef4:	f003 0303 	and.w	r3, r3, #3
 8001ef8:	2b03      	cmp	r3, #3
 8001efa:	d817      	bhi.n	8001f2c <UART_SetConfig+0xb8>
 8001efc:	a201      	add	r2, pc, #4	; (adr r2, 8001f04 <UART_SetConfig+0x90>)
 8001efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f02:	bf00      	nop
 8001f04:	08001f15 	.word	0x08001f15
 8001f08:	08001f21 	.word	0x08001f21
 8001f0c:	08001f27 	.word	0x08001f27
 8001f10:	08001f1b 	.word	0x08001f1b
 8001f14:	2300      	movs	r3, #0
 8001f16:	77fb      	strb	r3, [r7, #31]
 8001f18:	e01d      	b.n	8001f56 <UART_SetConfig+0xe2>
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	77fb      	strb	r3, [r7, #31]
 8001f1e:	e01a      	b.n	8001f56 <UART_SetConfig+0xe2>
 8001f20:	2304      	movs	r3, #4
 8001f22:	77fb      	strb	r3, [r7, #31]
 8001f24:	e017      	b.n	8001f56 <UART_SetConfig+0xe2>
 8001f26:	2308      	movs	r3, #8
 8001f28:	77fb      	strb	r3, [r7, #31]
 8001f2a:	e014      	b.n	8001f56 <UART_SetConfig+0xe2>
 8001f2c:	2310      	movs	r3, #16
 8001f2e:	77fb      	strb	r3, [r7, #31]
 8001f30:	e011      	b.n	8001f56 <UART_SetConfig+0xe2>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a67      	ldr	r2, [pc, #412]	; (80020d4 <UART_SetConfig+0x260>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d102      	bne.n	8001f42 <UART_SetConfig+0xce>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	77fb      	strb	r3, [r7, #31]
 8001f40:	e009      	b.n	8001f56 <UART_SetConfig+0xe2>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a64      	ldr	r2, [pc, #400]	; (80020d8 <UART_SetConfig+0x264>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d102      	bne.n	8001f52 <UART_SetConfig+0xde>
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	77fb      	strb	r3, [r7, #31]
 8001f50:	e001      	b.n	8001f56 <UART_SetConfig+0xe2>
 8001f52:	2310      	movs	r3, #16
 8001f54:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f5e:	d15b      	bne.n	8002018 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8001f60:	7ffb      	ldrb	r3, [r7, #31]
 8001f62:	2b08      	cmp	r3, #8
 8001f64:	d827      	bhi.n	8001fb6 <UART_SetConfig+0x142>
 8001f66:	a201      	add	r2, pc, #4	; (adr r2, 8001f6c <UART_SetConfig+0xf8>)
 8001f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6c:	08001f91 	.word	0x08001f91
 8001f70:	08001f99 	.word	0x08001f99
 8001f74:	08001fa1 	.word	0x08001fa1
 8001f78:	08001fb7 	.word	0x08001fb7
 8001f7c:	08001fa7 	.word	0x08001fa7
 8001f80:	08001fb7 	.word	0x08001fb7
 8001f84:	08001fb7 	.word	0x08001fb7
 8001f88:	08001fb7 	.word	0x08001fb7
 8001f8c:	08001faf 	.word	0x08001faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f90:	f7ff fede 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8001f94:	61b8      	str	r0, [r7, #24]
        break;
 8001f96:	e013      	b.n	8001fc0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001f98:	f7ff fefc 	bl	8001d94 <HAL_RCC_GetPCLK2Freq>
 8001f9c:	61b8      	str	r0, [r7, #24]
        break;
 8001f9e:	e00f      	b.n	8001fc0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001fa0:	4b4e      	ldr	r3, [pc, #312]	; (80020dc <UART_SetConfig+0x268>)
 8001fa2:	61bb      	str	r3, [r7, #24]
        break;
 8001fa4:	e00c      	b.n	8001fc0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001fa6:	f7ff fe5d 	bl	8001c64 <HAL_RCC_GetSysClockFreq>
 8001faa:	61b8      	str	r0, [r7, #24]
        break;
 8001fac:	e008      	b.n	8001fc0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fb2:	61bb      	str	r3, [r7, #24]
        break;
 8001fb4:	e004      	b.n	8001fc0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	77bb      	strb	r3, [r7, #30]
        break;
 8001fbe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d074      	beq.n	80020b0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	005a      	lsls	r2, r3, #1
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	085b      	lsrs	r3, r3, #1
 8001fd0:	441a      	add	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	2b0f      	cmp	r3, #15
 8001fe2:	d916      	bls.n	8002012 <UART_SetConfig+0x19e>
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fea:	d212      	bcs.n	8002012 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	f023 030f 	bic.w	r3, r3, #15
 8001ff4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	085b      	lsrs	r3, r3, #1
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	b29a      	uxth	r2, r3
 8002002:	89fb      	ldrh	r3, [r7, #14]
 8002004:	4313      	orrs	r3, r2
 8002006:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	89fa      	ldrh	r2, [r7, #14]
 800200e:	60da      	str	r2, [r3, #12]
 8002010:	e04e      	b.n	80020b0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	77bb      	strb	r3, [r7, #30]
 8002016:	e04b      	b.n	80020b0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002018:	7ffb      	ldrb	r3, [r7, #31]
 800201a:	2b08      	cmp	r3, #8
 800201c:	d827      	bhi.n	800206e <UART_SetConfig+0x1fa>
 800201e:	a201      	add	r2, pc, #4	; (adr r2, 8002024 <UART_SetConfig+0x1b0>)
 8002020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002024:	08002049 	.word	0x08002049
 8002028:	08002051 	.word	0x08002051
 800202c:	08002059 	.word	0x08002059
 8002030:	0800206f 	.word	0x0800206f
 8002034:	0800205f 	.word	0x0800205f
 8002038:	0800206f 	.word	0x0800206f
 800203c:	0800206f 	.word	0x0800206f
 8002040:	0800206f 	.word	0x0800206f
 8002044:	08002067 	.word	0x08002067
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002048:	f7ff fe82 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 800204c:	61b8      	str	r0, [r7, #24]
        break;
 800204e:	e013      	b.n	8002078 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002050:	f7ff fea0 	bl	8001d94 <HAL_RCC_GetPCLK2Freq>
 8002054:	61b8      	str	r0, [r7, #24]
        break;
 8002056:	e00f      	b.n	8002078 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002058:	4b20      	ldr	r3, [pc, #128]	; (80020dc <UART_SetConfig+0x268>)
 800205a:	61bb      	str	r3, [r7, #24]
        break;
 800205c:	e00c      	b.n	8002078 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800205e:	f7ff fe01 	bl	8001c64 <HAL_RCC_GetSysClockFreq>
 8002062:	61b8      	str	r0, [r7, #24]
        break;
 8002064:	e008      	b.n	8002078 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800206a:	61bb      	str	r3, [r7, #24]
        break;
 800206c:	e004      	b.n	8002078 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800206e:	2300      	movs	r3, #0
 8002070:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	77bb      	strb	r3, [r7, #30]
        break;
 8002076:	bf00      	nop
    }

    if (pclk != 0U)
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d018      	beq.n	80020b0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	085a      	lsrs	r2, r3, #1
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	441a      	add	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002090:	b29b      	uxth	r3, r3
 8002092:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	2b0f      	cmp	r3, #15
 8002098:	d908      	bls.n	80020ac <UART_SetConfig+0x238>
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020a0:	d204      	bcs.n	80020ac <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	e001      	b.n	80020b0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80020bc:	7fbb      	ldrb	r3, [r7, #30]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3720      	adds	r7, #32
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	efff69f3 	.word	0xefff69f3
 80020cc:	40013800 	.word	0x40013800
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40004400 	.word	0x40004400
 80020d8:	40004800 	.word	0x40004800
 80020dc:	007a1200 	.word	0x007a1200

080020e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d00a      	beq.n	800210a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00a      	beq.n	800212c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00a      	beq.n	800214e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	430a      	orrs	r2, r1
 800214c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	f003 0308 	and.w	r3, r3, #8
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00a      	beq.n	8002170 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002174:	f003 0310 	and.w	r3, r3, #16
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00a      	beq.n	8002192 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002196:	f003 0320 	and.w	r3, r3, #32
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00a      	beq.n	80021b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d01a      	beq.n	80021f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021de:	d10a      	bne.n	80021f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00a      	beq.n	8002218 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	605a      	str	r2, [r3, #4]
  }
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af02      	add	r7, sp, #8
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002234:	f7fe f9da 	bl	80005ec <HAL_GetTick>
 8002238:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0308 	and.w	r3, r3, #8
 8002244:	2b08      	cmp	r3, #8
 8002246:	d10e      	bne.n	8002266 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002248:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f82d 	bl	80022b6 <UART_WaitOnFlagUntilTimeout>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e023      	b.n	80022ae <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b04      	cmp	r3, #4
 8002272:	d10e      	bne.n	8002292 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002274:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f817 	bl	80022b6 <UART_WaitOnFlagUntilTimeout>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e00d      	b.n	80022ae <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2220      	movs	r2, #32
 8002296:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2220      	movs	r2, #32
 800229c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b084      	sub	sp, #16
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	603b      	str	r3, [r7, #0]
 80022c2:	4613      	mov	r3, r2
 80022c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022c6:	e05e      	b.n	8002386 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ce:	d05a      	beq.n	8002386 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022d0:	f7fe f98c 	bl	80005ec <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d302      	bcc.n	80022e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d11b      	bne.n	800231e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80022f4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 0201 	bic.w	r2, r2, #1
 8002304:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2220      	movs	r2, #32
 800230a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2220      	movs	r2, #32
 8002310:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e043      	b.n	80023a6 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	2b00      	cmp	r3, #0
 800232a:	d02c      	beq.n	8002386 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002336:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800233a:	d124      	bne.n	8002386 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002344:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002354:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0201 	bic.w	r2, r2, #1
 8002364:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2220      	movs	r2, #32
 800236a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2220      	movs	r2, #32
 8002370:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2220      	movs	r2, #32
 8002376:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e00f      	b.n	80023a6 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	69da      	ldr	r2, [r3, #28]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	4013      	ands	r3, r2
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	429a      	cmp	r2, r3
 8002394:	bf0c      	ite	eq
 8002396:	2301      	moveq	r3, #1
 8002398:	2300      	movne	r3, #0
 800239a:	b2db      	uxtb	r3, r3
 800239c:	461a      	mov	r2, r3
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d091      	beq.n	80022c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <__libc_init_array>:
 80023b0:	b570      	push	{r4, r5, r6, lr}
 80023b2:	4d0d      	ldr	r5, [pc, #52]	; (80023e8 <__libc_init_array+0x38>)
 80023b4:	4c0d      	ldr	r4, [pc, #52]	; (80023ec <__libc_init_array+0x3c>)
 80023b6:	1b64      	subs	r4, r4, r5
 80023b8:	10a4      	asrs	r4, r4, #2
 80023ba:	2600      	movs	r6, #0
 80023bc:	42a6      	cmp	r6, r4
 80023be:	d109      	bne.n	80023d4 <__libc_init_array+0x24>
 80023c0:	4d0b      	ldr	r5, [pc, #44]	; (80023f0 <__libc_init_array+0x40>)
 80023c2:	4c0c      	ldr	r4, [pc, #48]	; (80023f4 <__libc_init_array+0x44>)
 80023c4:	f000 f820 	bl	8002408 <_init>
 80023c8:	1b64      	subs	r4, r4, r5
 80023ca:	10a4      	asrs	r4, r4, #2
 80023cc:	2600      	movs	r6, #0
 80023ce:	42a6      	cmp	r6, r4
 80023d0:	d105      	bne.n	80023de <__libc_init_array+0x2e>
 80023d2:	bd70      	pop	{r4, r5, r6, pc}
 80023d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80023d8:	4798      	blx	r3
 80023da:	3601      	adds	r6, #1
 80023dc:	e7ee      	b.n	80023bc <__libc_init_array+0xc>
 80023de:	f855 3b04 	ldr.w	r3, [r5], #4
 80023e2:	4798      	blx	r3
 80023e4:	3601      	adds	r6, #1
 80023e6:	e7f2      	b.n	80023ce <__libc_init_array+0x1e>
 80023e8:	08002458 	.word	0x08002458
 80023ec:	08002458 	.word	0x08002458
 80023f0:	08002458 	.word	0x08002458
 80023f4:	0800245c 	.word	0x0800245c

080023f8 <memset>:
 80023f8:	4402      	add	r2, r0
 80023fa:	4603      	mov	r3, r0
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d100      	bne.n	8002402 <memset+0xa>
 8002400:	4770      	bx	lr
 8002402:	f803 1b01 	strb.w	r1, [r3], #1
 8002406:	e7f9      	b.n	80023fc <memset+0x4>

08002408 <_init>:
 8002408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800240a:	bf00      	nop
 800240c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800240e:	bc08      	pop	{r3}
 8002410:	469e      	mov	lr, r3
 8002412:	4770      	bx	lr

08002414 <_fini>:
 8002414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002416:	bf00      	nop
 8002418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800241a:	bc08      	pop	{r3}
 800241c:	469e      	mov	lr, r3
 800241e:	4770      	bx	lr
