Command: vcs -full64 -debug_all -l elab.log -sim_res=1ps -top tb1 -o tb1.simv
Doing common elaboration 
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sun Jan  1 20:09:25 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Top Level Modules:
       tb1
TimeScale is 1 ns / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
7 modules and 0 UDP read.
recompiling package rpt_pkg
recompiling package simple_pkg
recompiling module tb1
recompiling module read_interface
recompiling module write_interface
recompiling module sp_fifo
recompiling module dsample
All of 7 modules done
make[1]: Entering directory `/home/verifier/myproj/sv_test2_program/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../tb1.simv ]; then chmod -x ../tb1.simv; fi
g++  -o ../tb1.simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/tb1.simv.daidir/ -Wl,-rpath=./tb1.simv.daidir/ \
-Wl,-rpath='$ORIGIN'/tb1.simv.daidir//scsim.db.dir  -rdynamic -Wl,-rpath=/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib  objs/amcQw_d.o   _106985_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim \
-luclinative /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive          /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../tb1.simv up to date
make[1]: Leaving directory `/home/verifier/myproj/sv_test2_program/csrc'
CPU time: .321 seconds to compile + .235 seconds to elab + .127 seconds to link
