Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
[WARNING STA-1140] /workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib line 1, library CF_SRAM_1024x32_wb_wrapper already exists.
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
[WARNING STA-1140] /workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib line 1, library CF_SRAM_1024x32_wb_wrapper already exists.
Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/34-openroad-cts/user_project.odb'…
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 654 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |  -0.922 | -175.155 | _6874_/D
    final |       5 |     617 |            0 |   0.100 |  -0.000 | _6384_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 617 hold buffers.
Placement Analysis
---------------------------------
total displacement       2682.5 u
average displacement        0.2 u
max displacement           16.1 u
original HPWL          178377.4 u
legalized HPWL         182606.3 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 1919 instances
[INFO DPL-0021] HPWL before          182606.3 u
[INFO DPL-0022] HPWL after           179423.6 u
[INFO DPL-0023] HPWL delta               -1.7 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Buffer                                    2       8.76
  Clock buffer                             78    1099.80
  Timing Repair Buffer                   1053    9591.70
  Inverter                                557    2090.76
  Clock inverter                           53     625.60
  Sequential cell                         755   17760.78
  Multi-Input combinational cell         2569   22607.93
  Total                                 10824  228469.33
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/36-openroad-resizertimingpostcts/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/36-openroad-resizertimingpostcts/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/36-openroad-resizertimingpostcts/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/36-openroad-resizertimingpostcts/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_22-48-06/36-openroad-resizertimingpostcts/user_project.sdc'…
