# uart-verilog-vivado
UART (Universal Asynchronous Receiver-Transmitter) module implemented in Verilog with FIFO buffering, baud rate generator, and testbench simulation in Xilinx Vivado.
