# Crossan Malachy Lab Report 6
## Experiment 6

Xilinx FPGA Tools
Digital Systems Lab
EEE3342C-0014

**Experiment conducted:** Mar 27th 2025
**Report submitted:** Apr 4th 2025

<div style="page-break-after: always;"></div>

### Objective
`A brief but complete statement of what you intend to design or verify  
in the experiment should be at the beginning of each experiment.`

### Equipment:
- Xilinx's FPGA VIVADO HLx Editions design tools on the laboratory computer. www.xilinx.com
- BASYS Development board

### Design steps
1. Create new module for each part
2. Write the RTL code
3. Test using simulation code
4. Complete IO Configuration
5. Generate Bitstream
6. Program BASYS 3 FPGA Board
7. Test
8. Repeat steps 1-7

<div style="page-break-after: always;"></div>

## Part 1:
1. Question 1:
2. Question 2:
Deliverables:

<div style="page-break-after: always;"></div>

## Part 2:


<div style="page-break-after: always;"></div>

## Part 3:


<div style="page-break-after: always;"></div>

## Conclusion
`This is your interpretation of the objectives, procedures and results  
of the experiment, which will be used as a statement of what you learned in  
performing the experiment. This is not a summary. Be brief and specific but  
complete. Identify the advantages`

## Overall Lab Deliverables Q&A:

## Extra Credit: