#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr  3 18:28:34 2022
# Process ID: 4080
# Current directory: C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 674.043 ; gain = 177.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_writer_1' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_writer_1.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DIV bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'matrix_writer_1' (1#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_writer_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_writer_2' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:14]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter DATA_SET bound to: 2'b11 
	Parameter START_writer_state bound to: 2'b00 
	Parameter LOAD_ADDRESS_writer_state bound to: 2'b01 
	Parameter LOAD_WAIT_writer_state bound to: 2'b10 
	Parameter LOOP_writer_state bound to: 2'b11 
	Parameter START_DATA bound to: 48'b000000000000001000000011000000000111111111111111 
	Parameter MAPPING bound to: 192'b000000000000001001001110001001001100001001001010001001001000001001000110001000001101001000001011001000001001001000000111000111001100000111001010000111001000000110001011000110001001000101001010 
WARNING: [Synth 8-6014] Unused sequential element M_ram_writer_address_q_reg was removed.  [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:159]
WARNING: [Synth 8-3848] Net M_data_row_address_d in module/entity matrix_ram_writer_2 does not have driver. [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:54]
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_writer_2' (2#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:14]
INFO: [Synth 8-6157] synthesizing module 'matrix_ram_3' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_3.v:12]
	Parameter ADDRESS_SIZE bound to: 3'b100 
	Parameter MATRIX_WIDTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_9' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/simple_dual_ram_9.v:48]
	Parameter SIZE bound to: 2'b11 
	Parameter DEPTH bound to: 12'b010000000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_9' (3#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/simple_dual_ram_9.v:48]
INFO: [Synth 8-6155] done synthesizing module 'matrix_ram_3' (4#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/decoder_4.v:11]
	Parameter WIDTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (5#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/decoder_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (6#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_6' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_6' (7#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'sigma_cpu_7' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_7.v:7]
	Parameter NUM_DATA bound to: 7'b1001110 
	Parameter LOAD_ram_writer bound to: 2'b00 
	Parameter WAIT_ram_writer bound to: 2'b01 
	Parameter GO_ram_writer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_13' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_13' (8#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec_10' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bin_to_dec_10.v:12]
	Parameter DIGITS bound to: 5'b10000 
	Parameter LEADING_ZEROS bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec_10' (9#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bin_to_dec_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/decoder_11.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (10#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_12' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_12' (11#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_14' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/button_conditioner_14.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_23' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pipeline_23.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_23' (12#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pipeline_23.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_14' (13#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/button_conditioner_14.v:13]
INFO: [Synth 8-6157] synthesizing module 'alu_15' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_24' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pn_gen_24.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_24' (14#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pn_gen_24.v:11]
INFO: [Synth 8-6157] synthesizing module 'adder_25' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_25.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_25.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_25' (15#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_26' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bool_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_26' (16#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bool_26.v:7]
INFO: [Synth 8-6157] synthesizing module 'bitshift_27' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bitshift_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bitshift_27' (17#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bitshift_27.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_28' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/compare_28.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_28' (18#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/compare_28.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_15.v:116]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_15.v:119]
INFO: [Synth 8-6155] done synthesizing module 'alu_15' (19#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_16' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/regfile_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'alex_encoder_29' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alex_encoder_29.v:11]
	Parameter WIDTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'alex_encoder_29' (20#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alex_encoder_29.v:11]
INFO: [Synth 8-6155] done synthesizing module 'regfile_16' (21#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/regfile_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_mem_17' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_mem_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'simple_ram_30' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/simple_ram_30.v:50]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram_30' (22#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/simple_ram_30.v:50]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_17' (23#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_mem_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_unit_18' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pc_unit_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_unit_18' (24#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pc_unit_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 17'b01111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (25#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_19' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/counter_19.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 2'b11 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 18'b111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_19' (26#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/counter_19.v:14]
INFO: [Synth 8-6157] synthesizing module 'cu_20' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_20.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_20.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_20.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_20.v:162]
INFO: [Synth 8-6155] done synthesizing module 'cu_20' (27#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'inst_mem_21' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/inst_mem_21.v:7]
	Parameter INSTRUCTION bound to: 8352'b0110111111111110000000000000000010000010110111111111100000000000100000000001011011111000000000000111011111110110111111111111111110000010110111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101111111111111111111011110100111101100011000111111111111111011110111000110000000000000000001110000110001111111111111111111111000001100111111111110000000000010000010111111111111100000000000110000110101101000000000000000010111011111100000111111111001111011010000000000000000000000000001011110111110000111111111111110111111010000100001000000000000000111000000000000000000000000000001011101111110001100000000000000011010000001100001000100000000000011000000010111110000000000000001100000000001111111111000000000001000000000111000111110000000000001110111111001011111111111111000110100001010000100000000000011111100000000100001000000000000000101100100011001000000000001111100011001000110010000000000011111001111000010000001000000000000000110100000011000100000000000000000101101000101100000001000000000001100000000011111000000000000000110000000001111111111100000000000101010110001100000010000000000001011000001000010000010000000000011000000010111110000000000000001110001000010010000000000000000011010101100011000000100000000000010110000010000100000100000000000110000000101111100000000000000011100010000100011000000000000000110101011000110000001000000000000101100000100001000001000000000001100000001011111000000000000000111000100001101110000000000000001011101111110010111111111111110001100000000100001000000000000001010010000101000110000000000000000111101001000010000000000000010001111000010000010000000000000100011110100011000100000000000001000011000000100000100000000000000000110000001000001000000000000000011110000001000010000000000000011110001000011011100000000000000010111011111100010111111111111010110100000010110010001000000000000101100000100001000001000000000001100000001011111000000000000000111000100001000000000000000000001011110111110000111111111101100001001000000100000101110000000000001111011111000011111111110110010111101000010000000000000000001000111011111100000111111111111111001101000000000000000000000000000100000101110000011111000000000001000001100100011111110000000000001110111111000111111111111010111011101111110100011111111111000111101000100000010000000000000010011000000001000010000000000000010110000000100001000000000000000011010010001100110000110000000000010110000110001100010100000000000110000001101111100000000000000011100010010100101000000000000000101111011111010000000000000001000011101111110100011111111111011001101000100000010000000000000010011000000001000010000000000000010110000000100001000000000000000010111011111101011000000000000010110011001011010100100100000000000011000010100100000000000011111000110000101001000000000000111110001100001001001110000000001111100011000010010011100000000011111001111000100001000000000000000000111000101000001100000000000000001111101001100011000000000000010001111000011000100000000000000100011110000111001110000000000000001110001001110010100000000000000011111010010100100000000000000100001110111111001000000000000011010011000001000000100000000000000000110000010000001000000000000000011110000001000010000000000000011100000000111111111111000000000001000000001011111111110000000000001110111111000101111111111111000111000000100001000000000000000011011010001011000000010000000000011000100001000000000000000000001011110111110000111111111110111011111010000100000000000000000010001110111111000001111111111111110011010000000000000000000000000001000001100111111111110000000000010000010111111111111100000000000011101111110010111111111111110001101000010100001000000000000111111000000001000010000000000000001011001000110010000000000011111000110010001100100000000000111110011110000100000010000000000000001101000000110001000000000000000001011010001011000000010000000000011000000000111110000000000000001110000000011111100000000000000000111011111111111000000000000000011101011000000001111111111111111100111000000000000000000000000000111011111111111000000000000001101100011000111110000000001111010011000110001111100000000011110100111011111111111000000000000011001100011000111110000000001111000011000110001111100000000011110000111011111111111111111111111000101111011000110001111111111111110111101110001100000000000000000011100001100011111111111111111111101111011111000000000000000001010110100000001101000000000000000110111101111100000000000000000100111010000000110100000000000000010011110111110000000000000... (message truncated)
INFO: [Synth 8-6155] done synthesizing module 'inst_mem_21' (28#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/inst_mem_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_rom_22' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_rom_22.v:7]
	Parameter DATA bound to: 1248'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000111111111111110000000000000000000000000000000000000110100001110000001100000101000000000000000000000000000000000000011000000110100000101000010010000111100001110000010110000110000000110000010010000010000001000000000000000000000000000000000000000111000001101000001010000100000000000000000000000000000000000000011010000110000000100000001110000000000000000000000000000000000001000000010010000001100000110000000000000000000000000000000000000011100001000000000100000010100000000000000000000000000000000000010100000100100000011000001010000000000000000000000000000000000001001000010000000001000000100000011110000101000001101000010010000010000000101000000010000001100000000000000000000000000000000000011100000100100001100000010000000110100001000000010110000011100000110000001010000000100000010000000000000000000000000000000000000101000000110000010000000010100000000000000000000000000000000000010010000010100000111000001000000000000000000000000000000000000000110000000110000010000000010 
INFO: [Synth 8-6155] done synthesizing module 'data_rom_22' (29#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_rom_22.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_7.v:259]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_7.v:272]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_7.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_7.v:325]
INFO: [Synth 8-6155] done synthesizing module 'sigma_cpu_7' (30#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_7.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_col_index_q_reg was removed.  [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/au_top_0.v:239]
WARNING: [Synth 8-6014] Unused sequential element M_row_index_q_reg was removed.  [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/au_top_0.v:244]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (31#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3331] design data_rom_22 has unconnected port address[15]
WARNING: [Synth 8-3331] design data_rom_22 has unconnected port address[14]
WARNING: [Synth 8-3331] design data_rom_22 has unconnected port address[13]
WARNING: [Synth 8-3331] design data_rom_22 has unconnected port address[12]
WARNING: [Synth 8-3331] design data_rom_22 has unconnected port address[11]
WARNING: [Synth 8-3331] design pc_unit_18 has unconnected port ra[15]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[15]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[14]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[13]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[12]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[11]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[10]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[9]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[8]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[7]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[6]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[5]
WARNING: [Synth 8-3331] design bitshift_27 has unconnected port b[4]
WARNING: [Synth 8-3331] design sigma_cpu_7 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design sigma_cpu_7 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design sigma_cpu_7 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design sigma_cpu_7 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design matrix_ram_3 has unconnected port rst
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 739.164 ; gain = 243.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 739.164 ; gain = 243.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 739.164 ; gain = 243.086
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D_CPU/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D_CPU/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Razer/Documents/alchitry/1D_CPU/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 909.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 909.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 909.980 ; gain = 413.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 909.980 ; gain = 413.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 909.980 ; gain = 413.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_25.v:23]
INFO: [Synth 8-5544] ROM "wdsel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'M_ram_writer_q_reg' in module 'sigma_cpu_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         LOAD_ram_writer |                              001 |                               00
         WAIT_ram_writer |                              010 |                               01
           GO_ram_writer |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_ram_writer_q_reg' using encoding 'one-hot' in module 'sigma_cpu_7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 909.980 ; gain = 413.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |case__85_inst_mem_21__GD |           1|     76428|
|2     |sigma_cpu_7__GC0         |           1|     33958|
|3     |au_top_0__GC0            |           1|      2289|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     54 Bit       Adders := 15    
	   2 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---RAMs : 
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 18    
	   2 Input     54 Bit        Muxes := 15    
	  10 Input     53 Bit        Muxes := 1     
	  10 Input     50 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	  10 Input     47 Bit        Muxes := 1     
	  10 Input     44 Bit        Muxes := 1     
	  10 Input     40 Bit        Muxes := 1     
	  10 Input     37 Bit        Muxes := 1     
	  10 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     30 Bit        Muxes := 1     
	  10 Input     27 Bit        Muxes := 1     
	  10 Input     24 Bit        Muxes := 1     
	  10 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	  10 Input     14 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin_to_dec_10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     54 Bit       Adders := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 18    
	   2 Input     54 Bit        Muxes := 15    
	  10 Input     53 Bit        Muxes := 1     
	  10 Input     50 Bit        Muxes := 1     
	  10 Input     47 Bit        Muxes := 1     
	  10 Input     44 Bit        Muxes := 1     
	  10 Input     40 Bit        Muxes := 1     
	  10 Input     37 Bit        Muxes := 1     
	  10 Input     34 Bit        Muxes := 1     
	  10 Input     30 Bit        Muxes := 1     
	  10 Input     27 Bit        Muxes := 1     
	  10 Input     24 Bit        Muxes := 1     
	  10 Input     20 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	  10 Input     14 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
Module pipeline_23__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pn_gen_24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adder_25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module bool_26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module bitshift_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module compare_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module alu_15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module regfile_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module simple_ram_30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module pc_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module edge_detector_6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module cu_20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module edge_detector_13__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sigma_cpu_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module matrix_writer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module matrix_ram_writer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 2     
Module simple_dual_ram_9__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module simple_dual_ram_9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module matrix_ram_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module reset_conditioner_5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module edge_detector_6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ramwriter/M_bitloader_q_reg[3:0]' into 'ramwriter/M_bitloader_q_reg[3:0]' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:168]
INFO: [Synth 8-4471] merging register 'ramwriter/M_bitloader_q_reg[3:0]' into 'ramwriter/M_bitloader_q_reg[3:0]' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/matrix_ram_writer_2.v:168]
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM matrixram/top_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM matrixram/bottom_ram/mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ramwriter/M_data_q_reg[47] )
INFO: [Synth 8-3886] merging instance 'i_0/matrixwriter/M_state_q_reg[1]' (FDE) to 'i_0/matrixwriter/M_latch_blank_q_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 909.980 ; gain = 413.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_ram_30:     | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|simple_dual_ram_9: | mem_reg    | 1 K x 3(NO_CHANGE)     | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|simple_dual_ram_9: | mem_reg    | 1 K x 3(NO_CHANGE)     | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sigmai_2/i_3/data/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/matrixram/top_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/matrixram/bottom_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |case__85_inst_mem_21__GD |           1|       714|
|2     |sigma_cpu_7__GC0         |           1|      5028|
|3     |au_top_0__GC0            |           1|       447|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 909.980 ; gain = 413.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_dual_ram_9: | mem_reg    | 1 K x 3(NO_CHANGE)     | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|simple_dual_ram_9: | mem_reg    | 1 K x 3(NO_CHANGE)     | W |   | 1 K x 3(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|simple_ram_30:     | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |au_top_0__GC0 |           1|       447|
|2     |au_top_0_GT0  |           1|      5742|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance matrixram/top_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance matrixram/bottom_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/data/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    55|
|3     |LUT1       |    16|
|4     |LUT2       |   180|
|5     |LUT3       |   158|
|6     |LUT4       |   147|
|7     |LUT5       |   222|
|8     |LUT6       |   686|
|9     |MUXF7      |   170|
|10    |MUXF8      |     3|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     2|
|13    |FDRE       |   794|
|14    |FDSE       |    61|
|15    |IBUF       |    21|
|16    |OBUF       |    58|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |  2575|
|2     |  cnt                             |counter_8                |    23|
|3     |  matrixram                       |matrix_ram_3             |     2|
|4     |    bottom_ram                    |simple_dual_ram_9        |     1|
|5     |    top_ram                       |simple_dual_ram_9_19     |     1|
|6     |  matrixwriter                    |matrix_writer_1          |    71|
|7     |  ramwriter                       |matrix_ram_writer_2      |   132|
|8     |  reset_cond                      |reset_conditioner_5      |     6|
|9     |  sced                            |edge_detector_6          |     1|
|10    |  sigma                           |sigma_cpu_7              |  2260|
|11    |    arith                         |alu_15                   |   162|
|12    |      rand                        |pn_gen_24                |   162|
|13    |    btd                           |bin_to_dec_10            |    88|
|14    |    cnt                           |counter_8_0              |    24|
|15    |    data                          |data_mem_17              |    32|
|16    |      ram                         |simple_ram_30            |    32|
|17    |    dip_cnd                       |button_conditioner_14    |    34|
|18    |      sync                        |pipeline_23_18           |     3|
|19    |    \edge_det_gen_0[0].edge_det   |edge_detector_13         |     1|
|20    |    \edge_det_gen_0[10].edge_det  |edge_detector_13_1       |     2|
|21    |    \edge_det_gen_0[11].edge_det  |edge_detector_13_2       |     1|
|22    |    \edge_det_gen_0[12].edge_det  |edge_detector_13_3       |     1|
|23    |    \edge_det_gen_0[13].edge_det  |edge_detector_13_4       |     1|
|24    |    \edge_det_gen_0[14].edge_det  |edge_detector_13_5       |     1|
|25    |    \edge_det_gen_0[15].edge_det  |edge_detector_13_6       |     6|
|26    |    \edge_det_gen_0[1].edge_det   |edge_detector_13_7       |     1|
|27    |    \edge_det_gen_0[2].edge_det   |edge_detector_13_8       |     1|
|28    |    \edge_det_gen_0[3].edge_det   |edge_detector_13_9       |     1|
|29    |    \edge_det_gen_0[4].edge_det   |edge_detector_13_10      |     1|
|30    |    \edge_det_gen_0[5].edge_det   |edge_detector_13_11      |     1|
|31    |    \edge_det_gen_0[6].edge_det   |edge_detector_13_12      |     1|
|32    |    \edge_det_gen_0[7].edge_det   |edge_detector_13_13      |     2|
|33    |    \edge_det_gen_0[8].edge_det   |edge_detector_13_14      |     2|
|34    |    \edge_det_gen_0[9].edge_det   |edge_detector_13_15      |     2|
|35    |    io_cnd                        |button_conditioner_14_16 |    35|
|36    |      sync                        |pipeline_23              |     3|
|37    |    pc                            |pc_unit_18               |   768|
|38    |    rf                            |regfile_16               |  1016|
|39    |      button_encoder              |alex_encoder_29          |    16|
|40    |    slow_clock_edge_detector      |edge_detector_6_17       |     3|
|41    |    ss_sel                        |counter_19               |    49|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1036.070 ; gain = 369.176
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1036.070 ; gain = 539.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1036.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1036.070 ; gain = 745.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1036.070 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  3 18:29:59 2022...
