# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 0.000256 512 1 520 62976 3.07837 1.76902 26.9665 52.4003 84.3584 84.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 0.000256 512 1 520 62784 3.07846 1.77098 31.6955 52.3716 89.0627 89.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 0.000256 512 1 520 62080 3.0552 1.7616 32.9543 52.2024 90.1175 90.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 0.000256 512 1 520 62208 3.05597 1.7641 30.3198 52.2501 87.535 87.6558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 0.000256 512 1 520 62400 3.09203 1.77158 31.05 52.3129 88.37 88.4935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 0.000256 512 1 520 62720 3.07498 1.77821 31.881 52.526 89.4079 89.5242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 0.000256 512 1 520 62400 3.09734 1.77357 32.1836 52.4434 89.6446 89.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 0.000256 512 1 520 62464 3.08285 1.76947 31.4468 52.4894 88.9303 89.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 0.000256 512 1 520 61440 3.05853 1.75645 30.6875 51.7876 87.436 87.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 0.000256 512 1 520 60800 3.08048 1.75104 32.8687 51.8064 89.6493 89.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 0.000256 512 1 520 61440 3.10806 1.77482 37.5838 52.5855 95.1956 95.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 770 0.000256 512 1 525 62464 3.08333 1.77152 26.7623 52.5616 84.3212 84.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 770 0.000256 512 1 525 62400 3.10381 1.78176 27.0718 52.602 84.7001 84.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 0.000256 512 1 525 62208 3.08467 1.77357 27.117 52.4723 84.5893 84.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 0.000256 512 1 525 62272 3.09866 1.77258 27.3742 52.5304 84.9206 85.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 0.000256 512 1 525 61952 3.09011 1.76861 28.7181 52.4086 86.1306 86.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 0.000256 512 1 525 62208 3.0911 1.76822 32.3081 52.4004 89.7163 89.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 0.000256 512 1 525 61440 3.07267 1.76694 31.4684 52.1976 88.6491 88.7678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 0.000256 512 1 525 61440 3.08842 1.76141 33.3483 52.2926 90.6341 90.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 0.000256 512 1 525 61600 3.12141 1.77264 33.931 52.3114 91.2817 91.4047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 0.000256 512 1 525 61824 3.09296 1.77152 33.6426 52.5306 91.1791 91.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 0.000256 512 1 525 61440 3.12006 1.77379 33.3766 52.3987 90.8147 90.9353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 0.000256 512 1 525 61440 3.11024 1.77152 31.7348 52.4816 89.2454 89.3665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 0.000256 512 1 525 59904 3.09638 1.7472 34.1783 51.7996 90.9649 91.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 0.000256 512 1 525 60800 3.08742 1.7512 36.7331 51.8066 93.5182 93.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 0.000256 512 1 525 61440 3.1199 1.77379 34.2797 52.5671 91.8805 92.0037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 770 0.000256 512 1 520 62976 3.07187 1.7745 25.2092 52.5395 82.7406 82.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 770 0.000256 512 1 520 63040 3.09302 1.78176 28.4739 52.564 86.0557 86.1746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 0.000256 512 1 520 62592 3.07421 1.77325 26.7277 52.5119 84.2351 84.3568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 0.000256 512 1 520 62720 3.09878 1.77581 27.1935 52.5211 84.7303 84.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 770 0.000256 512 1 520 62464 3.07821 1.76947 27.0843 52.4375 84.5133 84.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 0.000256 512 1 520 62208 3.1016 1.77446 33.8379 52.3659 91.231 91.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 0.000256 512 1 520 61056 3.07814 1.7568 23.7556 52.0327 80.7692 80.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 0.000256 512 1 520 62080 3.05632 1.76278 33.5509 52.1486 90.6613 90.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 0.000256 512 1 520 61440 3.04755 1.7479 23.3251 51.7788 80.0393 80.1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 0.000256 512 1 520 62208 3.05606 1.76438 30.7717 52.2426 87.9777 88.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 0.000256 512 1 520 61440 3.05533 1.7511 21.8596 51.8458 78.6533 78.7691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 0.000256 512 1 520 62400 3.09277 1.77357 31.9634 52.3243 89.2966 89.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 0.000256 512 1 520 60800 3.08954 1.75514 22.4318 51.8485 79.2682 79.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 0.000256 512 1 520 62720 3.07731 1.7728 40.2093 52.5179 97.7201 97.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 0.000256 512 1 520 60928 3.0809 1.75514 25.4184 52.0447 82.4418 82.5593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 0.000256 512 1 520 62400 3.08762 1.77776 38.9413 52.4492 96.3975 96.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 0.000256 512 1 520 61440 3.04778 1.75261 26.2955 51.8376 83.0793 83.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 0.000256 512 1 520 62464 3.08906 1.77101 37.8813 52.4833 95.3695 95.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 0.000256 512 1 520 61440 3.09968 1.77357 25.4637 52.5716 83.0481 83.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 0.000256 512 1 520 61440 3.05709 1.7496 33.1327 51.7873 89.8682 89.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 0.000256 512 1 520 61440 3.07005 1.75104 23.0683 51.9784 80.0137 80.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 0.000256 512 1 520 60800 3.08474 1.75322 34.2608 51.8081 91.051 91.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 0.000256 512 1 520 60800 3.07498 1.75309 25.2878 51.9414 82.1978 82.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 770 0.000256 512 1 528 62208 3.08666 1.77242 25.5978 52.5973 83.1969 83.3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 770 0.000256 512 1 528 62400 3.10458 1.776 27.1789 52.56 84.7631 84.8821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 0.000256 512 1 528 62208 3.08506 1.77405 26.7996 52.5132 84.3132 84.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 770 0.000256 512 1 528 61440 3.0817 1.76243 17.7932 52.2502 75.0315 75.1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 0.000256 512 1 528 62272 3.10522 1.77562 30.823 52.4675 88.318 88.4386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 0.000256 512 1 528 61824 3.0999 1.77174 20.2426 52.5134 77.7705 77.8895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 0.000256 512 1 528 61952 3.09648 1.7689 29.6066 52.4399 87.0557 87.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 0.000256 512 1 528 61440 3.10038 1.76899 19.8883 52.484 77.3822 77.4963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 0.000256 512 1 528 61632 3.10656 1.77165 32.8772 52.3685 90.2659 90.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 0.000256 512 1 528 61056 3.06922 1.75693 23.6009 52.0299 80.5987 80.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 0.000256 512 1 528 61440 3.07331 1.76538 31.4743 52.1606 88.6211 88.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 0.000256 512 1 528 60160 3.06685 1.74867 22.1221 51.7876 78.8671 78.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 0.000256 512 1 528 61440 3.08659 1.76998 39.006 52.294 96.2961 96.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 0.000256 512 1 528 59904 3.10483 1.75002 24.8842 51.8495 81.7294 81.8539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 0.000256 512 1 528 61600 3.11648 1.77418 39.1548 52.2733 96.4658 96.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 0.000256 512 1 528 60800 3.07264 1.75485 26.3433 51.8072 83.1196 83.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 0.000256 512 1 528 61824 3.09933 1.77562 37.6173 52.5996 95.2378 95.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 0.000256 512 1 528 60928 3.0705 1.75603 24.8672 52.036 81.8749 81.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 0.000256 512 1 528 61440 3.11338 1.77363 35.2723 52.4076 92.7096 92.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 0.000256 512 1 528 59520 3.09101 1.74899 24.1666 51.8817 81.0369 81.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 0.000256 512 1 528 61440 3.11296 1.77248 34.5563 52.4975 92.0843 92.2025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 0.000256 512 1 528 61440 3.1184 1.77562 24.3257 52.5787 81.9404 82.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 770 0.000256 512 1 525 62976 3.06982 1.77222 28.5637 52.6031 86.1454 86.2624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 770 0.000256 512 1 525 63040 3.0903 1.7753 26.006 52.558 83.568 83.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 770 0.000256 512 1 525 62080 3.06544 1.76237 16.9054 52.2063 74.0798 74.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 0.000256 512 1 525 62592 3.08451 1.77379 27.6123 52.5194 85.136 85.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 770 0.000256 512 1 525 62208 3.07059 1.76333 18.397 52.2973 75.6714 75.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 0.000256 512 1 525 62720 3.09837 1.77414 29.3325 52.5183 86.8684 86.9887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 0.000256 512 1 525 62720 3.07782 1.7712 19.44 52.5638 76.9989 77.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 0.000256 512 1 525 62464 3.07443 1.76778 29.9349 52.4459 87.3656 87.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 0.000256 512 1 525 62464 3.09024 1.77149 20.6231 52.5076 78.1356 78.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 0.000256 512 1 525 62208 3.0951 1.77034 33.2766 52.4127 90.698 90.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 0.000256 512 1 525 61056 3.0727 1.76125 23.3814 52.033 80.3933 80.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 0.000256 512 1 525 62080 3.06566 1.76582 31.6041 52.1929 88.7691 88.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 0.000256 512 1 525 61440 3.04333 1.74989 22.4182 51.8167 79.1761 79.2983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 0.000256 512 1 525 62208 3.05789 1.76195 38.3201 52.2507 95.53 95.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 0.000256 512 1 525 61440 3.06074 1.74941 25.3377 51.8363 82.1297 82.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 0.000256 512 1 525 62400 3.10221 1.77152 38.8788 52.3132 96.2071 96.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 0.000256 512 1 525 60800 3.0817 1.7551 25.8991 51.855 82.735 82.8521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 0.000256 512 1 525 62720 3.07658 1.77216 36.2004 52.5651 93.7549 93.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 0.000256 512 1 525 60928 3.07261 1.75514 24.0499 51.9944 81.0139 81.1342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 0.000256 512 1 525 62400 3.09226 1.77357 35.126 52.3959 92.5324 92.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 0.000256 512 1 525 61440 3.05312 1.75514 24.3785 51.8242 81.1496 81.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 0.000256 512 1 525 62464 3.07741 1.77123 35.2391 52.4316 92.6611 92.7779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 0.000256 512 1 525 61440 3.10566 1.7753 24.2278 52.5336 81.7858 81.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 770 0.000256 512 1 544 61952 3.09651 1.77357 25.96 52.54 83.5076 83.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 770 0.000256 512 1 544 61440 3.11005 1.77107 17.0438 52.3952 74.4623 74.5785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 0.000256 512 1 544 61760 3.13114 1.78176 26.6706 52.6051 84.3348 84.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 770 0.000256 512 1 544 60800 3.09322 1.76573 17.5975 52.1611 74.7563 74.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 0.000256 512 1 544 61824 3.09811 1.77171 29.5391 52.5168 87.0701 87.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 0.000256 512 1 544 61440 3.08621 1.76499 18.8173 52.2487 76.0642 76.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 0.000256 512 1 544 61824 3.11462 1.77357 28.0732 52.53 85.629 85.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 0.000256 512 1 544 61824 3.10074 1.77126 18.5871 52.5686 76.1694 76.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 0.000256 512 1 544 61824 3.12563 1.77434 15.7794 52.5584 73.3811 73.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 0.000256 512 1 544 61440 3.10515 1.77152 28.9782 52.4042 86.4021 86.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 0.000256 512 1 544 61440 3.11414 1.76755 19.7593 52.4382 77.2213 77.3385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 0.000256 512 1 544 59904 3.09818 1.75072 16.3865 51.7995 73.1803 73.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 0.000256 512 1 544 61632 3.10723 1.77757 40.3041 52.4162 97.7448 97.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 0.000256 512 1 544 61056 3.072 1.75514 25.9928 52.0131 82.9766 83.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 0.000256 512 1 544 60480 3.15357 1.77341 21.9746 52.4673 79.5151 79.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 0.000256 512 1 544 60800 3.09398 1.76723 37.8862 52.1551 95.0425 95.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 0.000256 512 1 544 60160 3.07667 1.7497 25.9915 51.8273 82.7874 82.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 0.000256 512 1 544 59520 3.09885 1.75514 21.0216 51.8324 77.8527 77.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 0.000256 512 1 544 61440 3.08022 1.76579 34.6216 52.251 91.8644 91.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 0.000256 512 1 544 59904 3.10026 1.74771 23.9058 51.7975 80.6928 80.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 0.000256 512 1 544 59904 3.04858 1.7408 21.5035 51.3977 77.8386 77.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 0.000256 512 1 544 60800 3.13958 1.77222 36.0044 52.2572 93.3192 93.4359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 0.000256 512 1 544 59200 3.1247 1.75232 24.3456 51.8112 81.1756 81.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 0.000256 512 1 544 60000 3.11293 1.75718 21.6877 51.9496 78.6473 78.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 0.000256 512 1 544 61824 3.08931 1.77357 34.3993 52.5667 91.9717 92.0933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 0.000256 512 1 544 60928 3.0792 1.75514 24.453 51.9937 81.4273 81.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 0.000256 512 1 544 59136 3.02624 1.72026 20.4858 50.9141 76.2904 76.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 0.000256 512 1 544 61440 3.11725 1.77098 35.2703 52.4461 92.7497 92.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 0.000256 512 1 544 59520 3.10077 1.75094 24.1831 51.8188 81.0007 81.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 0.000256 512 1 544 60480 3.14467 1.77562 21.0508 52.5956 78.7131 78.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 0.000256 512 1 544 61440 3.1039 1.77888 33.8501 52.4946 91.3724 91.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 0.000256 512 1 544 61440 3.11786 1.77402 25.5547 52.5323 83.1235 83.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 0.000256 512 1 544 58368 3.15101 1.75875 20.3923 51.9815 77.4278 77.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 770 0.000256 512 1 520 62976 3.07485 1.77357 25.7765 52.5629 83.3317 83.4514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 770 0.000256 512 1 520 62464 3.0856 1.7696 17.1025 52.4107 74.5075 74.6271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 0.000256 512 1 520 63040 3.09453 1.77971 28.6693 52.5603 86.2502 86.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 770 0.000256 512 1 520 62080 3.06368 1.76192 18.8986 52.1436 76.0124 76.1325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 770 0.000256 512 1 520 62400 3.10099 1.77219 16.0388 52.4391 73.493 73.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 0.000256 512 1 520 62592 3.07629 1.77347 27.0009 52.5273 84.5182 84.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 0.000256 512 1 520 62208 3.07002 1.76387 17.6191 52.2893 74.8846 75.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 770 0.000256 512 1 520 61056 3.07331 1.75664 14.5759 52.0724 71.6227 71.7362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 0.000256 512 1 520 62720 3.09517 1.77354 36.2396 52.4837 93.7371 93.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 0.000256 512 1 520 62720 3.08202 1.77363 23.6633 52.5715 81.2341 81.3566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 0.000256 512 1 520 61824 3.11546 1.77334 19.7937 52.5591 77.382 77.4987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 770 0.000256 512 1 520 62464 3.08464 1.76733 34.725 52.4115 92.1315 92.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 0.000256 512 1 520 62464 3.0879 1.77149 22.9026 52.4881 80.3927 80.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 0.000256 512 1 520 61440 3.06237 1.74899 18.3481 51.8017 75.1036 75.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 0.000256 512 1 520 62208 3.09501 1.77008 34.6436 52.3573 92.0091 92.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 0.000256 512 1 520 61056 3.06198 1.75923 23.7929 52.0269 80.7848 80.9025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 0.000256 512 1 520 62208 3.09539 1.7736 21.6446 52.5069 79.1594 79.2793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 0.000256 512 1 520 59904 3.05242 1.73693 18.6309 51.3455 74.9165 75.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 0.000256 512 1 520 62080 3.05891 1.76538 34.4758 52.2063 91.6467 91.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 0.000256 512 1 520 61440 3.0417 1.74742 23.6768 51.7767 80.3876 80.5089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 0.000256 512 1 520 61440 3.0457 1.75152 20.9005 51.8321 77.6746 77.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 770 0.000256 512 1 520 61440 3.0711 1.75891 19.2302 51.933 76.135 76.2573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 0.000256 512 1 520 62208 3.06522 1.76826 32.9693 52.281 90.223 90.3401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 0.000256 512 1 520 61440 3.04861 1.74899 22.688 51.8002 79.4324 79.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 0.000256 512 1 520 59904 3.05018 1.73923 19.0827 51.389 75.4056 75.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 0.000256 512 1 520 61440 3.07386 1.75274 18.3251 51.9368 75.2305 75.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 0.000256 512 1 520 62400 3.09926 1.77152 33.4705 52.2752 90.7609 90.8811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 0.000256 512 1 520 60800 3.08029 1.75389 24.2908 51.8491 81.1131 81.2306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 0.000256 512 1 520 60000 3.12349 1.75891 20.1304 51.8595 77.0158 77.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 0.000256 512 1 520 60800 3.06614 1.75117 19.379 51.9404 76.2799 76.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 770 0.000256 512 1 528 61184 3.11075 1.77222 28.8117 52.5522 86.3891 86.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 770 0.000256 512 1 528 60928 3.11974 1.76947 18.2974 52.4461 75.7734 75.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 770 0.000256 512 1 528 60672 3.10762 1.76147 15.2624 52.2484 72.5219 72.6438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 0.000256 512 1 528 61120 3.12221 1.77562 27.3149 52.5588 84.9146 85.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 770 0.000256 512 1 528 60160 3.10842 1.76486 17.7928 52.2003 75.0065 75.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 770 0.000256 512 1 528 60480 3.14419 1.76947 15.1332 52.4353 72.6245 72.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 0.000256 512 1 528 61056 3.10963 1.77357 35.651 52.4757 93.1528 93.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 0.000256 512 1 528 60672 3.10291 1.76192 23.2228 52.2452 80.4766 80.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 0.000256 512 1 528 59904 3.09232 1.75613 19.5322 52.0612 76.5824 76.7008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 770 0.000256 512 1 528 59904 3.10051 1.75085 16.672 51.7978 73.4669 73.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 0.000256 512 1 528 60928 3.13162 1.77766 34.0262 52.4856 91.5627 91.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 0.000256 512 1 528 60928 3.11571 1.77155 22.3686 52.5685 79.9706 80.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 0.000256 512 1 528 60480 3.14499 1.77744 19.0187 52.5534 76.6365 76.7565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 0.000256 512 1 528 59136 3.12266 1.75926 16.282 51.9925 73.2989 73.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 0.000256 512 1 528 60928 3.10563 1.76947 32.7512 52.4474 90.215 90.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 0.000256 512 1 528 60416 3.12928 1.76813 22.057 52.4335 79.5279 79.6467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 0.000256 512 1 528 59904 3.10035 1.75309 18.5716 51.8411 75.4089 75.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 0.000256 512 1 528 59392 3.16026 1.77702 16.9255 52.5811 74.5871 74.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 0.000256 512 1 528 60480 3.12269 1.77341 33.6094 52.4178 91.0665 91.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 0.000256 512 1 528 59904 3.10067 1.75568 23.7951 52.0684 80.8636 80.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 0.000256 512 1 528 60480 3.15587 1.77254 20.8819 52.4963 78.4463 78.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 0.000256 512 1 528 57600 3.10643 1.74074 18.6789 51.3524 75.0235 75.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 0.000256 512 1 528 60160 3.1119 1.76291 33.5976 52.1629 90.7796 90.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 0.000256 512 1 528 58880 3.10861 1.75155 23.3011 51.8287 80.1354 80.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 0.000256 512 1 528 59520 3.09264 1.75104 20.4863 51.8737 77.3429 77.4625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 0.000256 512 1 528 58880 3.13504 1.75046 18.5332 51.8853 75.4521 75.5825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 770 0.000256 512 1 550 62720 3.08022 1.77405 29.5226 52.5858 87.1063 87.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 770 0.000256 512 1 550 62464 3.08909 1.76947 19.7702 52.4538 77.2308 77.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 770 0.000256 512 1 550 62208 3.06746 1.76202 16.5948 52.2954 73.8633 73.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 0.000256 512 1 550 62720 3.09866 1.77814 27.989 52.6005 85.6091 85.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 770 0.000256 512 1 550 62080 3.06157 1.7624 18.3549 52.2081 75.5313 75.6469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 770 0.000256 512 1 550 62400 3.09994 1.77315 15.5771 52.4407 73.0329 73.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 770 0.000256 512 1 550 61440 3.05043 1.74899 13.6519 51.7802 70.3748 70.4896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 0.000256 512 1 550 62592 3.07597 1.7703 36.0598 52.485 93.533 93.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 0.000256 512 1 550 62208 3.05424 1.7616 23.2972 52.299 80.5563 80.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 0.000256 512 1 550 61056 3.06707 1.75549 19.3058 52.0738 76.3464 76.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 770 0.000256 512 1 550 61440 3.06346 1.75104 16.9751 51.8478 73.7797 73.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 0.000256 512 1 550 62720 3.0983 1.77498 34.3969 52.5298 91.9421 92.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 0.000256 512 1 550 62720 3.0857 1.77293 23.0588 52.5109 80.569 80.6907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 0.000256 512 1 550 61824 3.11638 1.77853 18.7742 52.7412 76.555 76.6743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 0.000256 512 1 550 60928 3.07882 1.75478 16.3257 52.0008 73.3019 73.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 0.000256 512 1 550 62464 3.08477 1.77501 33.6168 52.4078 91.0234 91.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 0.000256 512 1 550 62464 3.08643 1.7713 23.1316 52.4431 80.5772 80.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 0.000256 512 1 550 61440 3.06266 1.74899 19.7243 51.8496 76.5256 76.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 0.000256 512 1 550 61440 3.12467 1.77738 17.5206 52.576 75.1431 75.2583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 0.000256 512 1 550 62208 3.09648 1.77357 36.0477 52.3508 93.4167 93.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 0.000256 512 1 550 61056 3.06003 1.7593 24.9464 52.0148 81.9233 82.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 0.000256 512 1 550 62208 3.10742 1.77357 22.1807 52.4613 79.6651 79.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 0.000256 512 1 550 59904 3.05184 1.73946 19.8589 51.3996 76.1932 76.3109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 0.000256 512 1 550 60480 3.15296 1.77971 19.2845 52.5972 76.9543 77.0725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 0.000256 512 1 550 62080 3.06326 1.76333 34.4705 52.1889 91.6248 91.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 0.000256 512 1 550 61440 3.05053 1.75232 24.9802 51.8307 81.7546 81.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 0.000256 512 1 550 61440 3.0553 1.74989 20.8919 51.8769 77.7168 77.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 0.000256 512 1 550 61440 3.07152 1.75424 19.8643 51.8861 76.7208 76.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 0.000256 512 1 550 60800 3.06842 1.7528 20.451 51.9471 77.3606 77.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 770 0.000256 512 1 540 60160 3.13776 1.77152 27.6725 52.5925 85.3163 85.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 770 0.000256 512 1 540 59904 3.14307 1.76947 18.1868 52.4014 75.6455 75.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 770 0.000256 512 1 540 59136 3.1488 1.76054 15.2453 52.2885 72.5899 72.7095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 770 0.000256 512 1 540 59392 3.1633 1.77133 13.3989 52.4566 70.9346 71.0546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 0.000256 512 1 540 60160 3.16416 1.77744 35.7824 52.6057 93.4739 93.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 0.000256 512 1 540 59520 3.12317 1.75997 23.0031 52.1524 80.1809 80.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 770 0.000256 512 1 540 59520 3.1535 1.77162 19.3257 52.4407 76.8365 76.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 770 0.000256 512 1 540 58880 3.10765 1.74624 16.7145 51.778 73.4876 73.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 0.000256 512 1 540 59904 3.13488 1.77309 33.7802 52.5211 91.3501 91.4661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 0.000256 512 1 540 59136 3.13315 1.76333 22.2835 52.307 79.6248 79.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 0.000256 512 1 540 58752 3.13587 1.75488 18.2165 52.076 75.3238 75.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 0.000256 512 1 540 58368 3.14272 1.74496 16.4022 51.7892 73.2204 73.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 770 0.000256 512 1 540 57600 3.14467 1.75104 14.3845 51.8745 71.2992 71.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 0.000256 512 1 540 60032 3.15843 1.77802 32.0587 52.9855 90.1208 90.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 0.000256 512 1 540 60032 3.14358 1.77306 21.6687 52.5197 79.245 79.3635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 0.000256 512 1 540 59136 3.18141 1.77562 18.2849 52.546 75.9277 76.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 0.000256 512 1 540 59136 3.12128 1.76128 15.7218 52.0407 72.7905 72.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 0.000256 512 1 540 58240 3.11978 1.74736 14.6996 51.4735 71.1824 71.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 0.000256 512 1 540 59904 3.14256 1.77357 31.592 52.4017 89.0499 89.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 0.000256 512 1 540 59392 3.15302 1.77152 21.8139 52.447 79.325 79.4453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 0.000256 512 1 540 58368 3.13926 1.74675 18.5062 51.8422 75.3795 75.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 0.000256 512 1 540 59392 3.1649 1.77402 16.8779 52.5293 74.4868 74.6045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 0.000256 512 1 540 58880 3.13344 1.75238 15.9337 51.9282 72.8914 73.0075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 770 0.000256 512 1 576 60160 3.13798 1.77302 28.2374 52.554 85.8433 85.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 770 0.000256 512 1 576 59904 3.14698 1.76989 18.6801 52.4087 76.1468 76.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 770 0.000256 512 1 576 59136 3.13821 1.76342 15.4997 52.2594 72.8057 72.9255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 770 0.000256 512 1 576 59392 3.16365 1.77059 13.874 52.4528 71.4037 71.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 0.000256 512 1 576 60160 3.15043 1.78074 36.0405 52.6041 93.7183 93.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 0.000256 512 1 576 59520 3.12806 1.76746 23.3871 52.202 80.6285 80.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 770 0.000256 512 1 576 59520 3.16541 1.77312 19.1755 52.402 76.6579 76.7763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 770 0.000256 512 1 576 58880 3.10541 1.75187 16.9432 51.826 73.7716 73.8924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 770 0.000256 512 1 576 57600 3.17194 1.75309 15.3152 51.8569 72.2371 72.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 0.000256 512 1 576 59904 3.13677 1.7752 34.3955 52.485 91.9349 92.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 0.000256 512 1 576 59136 3.14221 1.76582 22.4642 52.2665 79.7847 79.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 0.000256 512 1 576 58752 3.13802 1.75923 18.3708 52.0319 75.4438 75.5623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 0.000256 512 1 576 58368 3.1407 1.75309 16.6916 51.8376 73.571 73.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 770 0.000256 512 1 576 57600 3.15344 1.75104 14.3039 51.8792 71.2313 71.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 0.000256 512 1 576 60032 3.15978 1.77318 32.2163 52.4841 89.7738 89.8969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 0.000256 512 1 576 60032 3.12976 1.77334 21.6721 52.5681 79.2936 79.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 0.000256 512 1 576 59136 3.18086 1.77779 18.1687 52.6052 75.8773 75.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 0.000256 512 1 576 59136 3.12854 1.75514 15.8462 52.0439 72.9191 73.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 0.000256 512 1 576 58240 3.12022 1.74253 14.6664 51.4336 71.128 71.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 0.000256 512 1 576 59904 3.14125 1.77078 32.7975 52.4092 90.2628 90.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 0.000256 512 1 576 59392 3.16394 1.77194 22.4918 52.4859 80.0568 80.1761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 0.000256 512 1 576 58368 3.13277 1.74909 18.7493 51.8423 75.6188 75.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 0.000256 512 1 576 59392 3.16854 1.77734 17.213 52.5379 74.8411 74.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 0.000256 512 1 576 58880 3.1361 1.75514 16.5698 51.8881 73.4919 73.6114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 0.000256 512 1 576 58368 3.15558 1.75104 15.7997 51.9295 72.7786 72.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 770 0.000256 512 1 640 58880 3.16381 1.77341 34.6355 52.5266 92.2431 92.3689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 770 0.000256 512 1 640 58880 3.16566 1.77373 33.3183 52.5504 90.949 91.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 770 0.000256 512 1 640 58368 3.18134 1.76742 22.9744 52.3943 80.4589 80.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 770 0.000256 512 1 640 58368 3.15293 1.76538 19.0739 52.3033 76.4343 76.5563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 770 0.000256 512 1 640 58368 3.17885 1.77229 17.0103 52.451 74.5575 74.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 770 0.000256 512 1 640 57600 3.14272 1.75069 15.6452 51.8297 72.513 72.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 770 0.000256 512 1 640 56832 3.18019 1.75027 14.8728 51.8353 71.7803 71.8971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 770 0.000256 512 1 640 57344 3.17347 1.75555 13.2064 52 70.2789 70.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 770 0.000256 512 1 640 57344 3.22429 1.77322 13.2576 52.5785 70.9774 71.0998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 770 0.000256 512 1 540 59136 3.12214 1.75312 20.2146 52.0295 77.2569 77.3734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 770 0.000256 512 1 576 59136 3.1209 1.75642 20.1865 52.037 77.2444 77.3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 770 0.000256 512 1 550 60480 3.0721 1.74115 18.8616 51.4364 75.2548 75.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 770 0.000256 512 1 528 58240 3.11635 1.74454 18.965 51.4741 75.4466 75.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 770 0.000256 512 1 544 61440 3.10861 1.77091 20.4005 52.4404 77.8609 77.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 770 0.000256 512 1 544 57600 3.15187 1.75491 17.5613 51.9872 74.5995 74.7154
