<!DOCTYPE html>
<html>
<head>
  <!-- hexo-inject:begin --><!-- hexo-inject:end --><meta charset="utf-8">
  
  <title>数字电路模拟 | 笔记仓库</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="最近闲暇时在阅读的Structure and Interpretation of Computer Programs一书1，在介绍使用可变数据结构建模时，首先引入了队列（queue）和表（table）两个经典的数据结构实现作为基础，又在3.3.4  A Simulator for Digital Circuits试图用">
<meta name="keywords" content="函数式编程,数字电路">
<meta property="og:type" content="article">
<meta property="og:title" content="数字电路模拟">
<meta property="og:url" content="notebook.xyli.me/SICP/represent-digital-circuits-simulator/index.html">
<meta property="og:site_name" content="笔记仓库">
<meta property="og:description" content="最近闲暇时在阅读的Structure and Interpretation of Computer Programs一书1，在介绍使用可变数据结构建模时，首先引入了队列（queue）和表（table）两个经典的数据结构实现作为基础，又在3.3.4  A Simulator for Digital Circuits试图用scheme实现一个数字电路的仿真。">
<meta property="og:locale" content="zh-CN">
<meta property="og:image" content="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/primitive-functions.png?inline=false">
<meta property="og:image" content="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/half-adder.png?inline=false">
<meta property="og:image" content="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/full-adder.png?inline=false">
<meta property="og:image" content="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/ripple-carry.png?inline=false">
<meta property="og:updated_time" content="2018-09-13T07:17:15.882Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="数字电路模拟">
<meta name="twitter:description" content="最近闲暇时在阅读的Structure and Interpretation of Computer Programs一书1，在介绍使用可变数据结构建模时，首先引入了队列（queue）和表（table）两个经典的数据结构实现作为基础，又在3.3.4  A Simulator for Digital Circuits试图用scheme实现一个数字电路的仿真。">
<meta name="twitter:image" content="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/primitive-functions.png?inline=false">
<meta name="twitter:creator" content="@yangzhou301">
  
    <link rel="alternate" href="/atom.xml" title="笔记仓库" type="application/atom+xml">
  
  
    <link rel="icon" href="/favicon.ico">
  
  
    <link href="//fonts.googleapis.com/css?family=Source+Code+Pro" rel="stylesheet" type="text/css">
  

  <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css" integrity="sha384-1q8mTJOASx8j1Au+a5WDVnPi2lkFfwwEAa8hDDdjZlpLegxhjVME1fgjWPGmkzs7" crossorigin="anonymous">

  <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.5.0/css/font-awesome.min.css" integrity="sha384-XdYbMnZ/QjLh6iI4ogqCTaIjrFk87ip+ekIjefZch0Y+PvJ8CDYtEs1ipDmPorQ+" crossorigin="anonymous">

  <link rel="stylesheet" href="/css/styles.css">
  
<!-- Google Analytics -->
<script type="text/javascript">
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','//www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-83527033-1', 'auto');
ga('send', 'pageview');

</script>
<!-- End Google Analytics -->



  <script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "//hm.baidu.com/hm.js?2215e0ea4875ead3c44e8c3e379722a4";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script><!-- hexo-inject:begin --><!-- hexo-inject:end -->
</head>

<body>
  <!-- hexo-inject:begin --><!-- hexo-inject:end --><nav class="navbar navbar-inverse">
  <div class="container">
    <!-- Brand and toggle get grouped for better mobile display -->
    <div class="navbar-header">
      <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#main-menu-navbar" aria-expanded="false">
        <span class="sr-only">Toggle navigation</span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
      </button>
      
    </div>

    <!-- Collect the nav links, forms, and other content for toggling -->
    <div class="collapse navbar-collapse" id="main-menu-navbar">
      <ul class="nav navbar-nav">
        
          <li><a class=""
                 href="/index.html">Home</a></li>
        
          <li><a class=""
                 href="/archives/">Archives</a></li>
        
      </ul>

      <!--
      <ul class="nav navbar-nav navbar-right">
        
          <li><a href="/atom.xml" title="RSS Feed"><i class="fa fa-rss"></i></a></li>
        
      </ul>
      -->
    </div><!-- /.navbar-collapse -->
  </div><!-- /.container-fluid -->
</nav>

  <div class="container">
    <div class="blog-header">
  <h1 class="blog-title">笔记仓库</h1>
  
    <p class="lead blog-description">正常人的正常笔记集</p>
  
</div>

    <div class="row">
        <div class="col-sm-8 blog-main">
          <article id="post-represent-digital-circuits-simulator" class="article article-type-post" itemscope itemprop="blogPost">

  <header class="article-header">
    
  
    <h1 class="article-title" itemprop="name">
      数字电路模拟
    </h1>
  


    <meta name="ujianVerification" content="542ffd85bb968154b1190d5d92d59cef" />
  </header>

  <div class="article-meta">
    <div class="article-datetime">
  <a href="/SICP/represent-digital-circuits-simulator/" class="article-date"><time datetime="2018-09-07T13:57:19.180Z" itemprop="datePublished">2018-09-07</time></a>
</div>

    <div class="article-author">Xinyi Li</div>
    
  <div class="article-category">
    <a class="article-category-link" href="/categories/SICP/">SICP</a>
  </div>


  </div>
  <div class="article-inner">

    <div class="article-entry" itemprop="articleBody">
      
        <p>最近闲暇时在阅读的<a href="https://mitpress.mit.edu/sites/default/files/sicp/index.html" target="_blank" rel="noopener"><em>Structure and Interpretation of Computer Programs</em></a>一书<sup id="fnref:1"><a href="#fn:1" rel="footnote">1</a></sup>，在介绍使用可变数据结构建模时，首先引入了队列（queue）和表（table）两个经典的数据结构实现作为基础，又在<a href="https://mitpress.mit.edu/sites/default/files/sicp/full-text/book/book-Z-H-22.html#%_sec_3.3.4" target="_blank" rel="noopener">3.3.4  A Simulator for Digital Circuits</a>试图用scheme实现一个数字电路的仿真。</p>
<a id="more"></a>
<p>根据编书结构来看，3.3.4确实算不上什么重要的部分，对于此书的学习路线来说甚至无足轻重到可以直接跳过，只当是前文提到的可变的，复合的数据结构应用在建模中的一次实战；然而就<strong>数字电路模拟</strong>这个应用场景本身来说，也并不能称得上是一个贴切的例子，这里提供的实现与真实世界中硬件电路的做法几乎没有关系；更恼人的是，这个部分的内容很好的根据了抽象屏障（abstract barrier）进行了自顶而下（top-down）的讲解，对于部分像我这样喜欢从底层开始动手实验和理解的读者来说，如此的解释顺序无异于灾难。于是这个部分的内容对我来说，便成为了想读却下手困难且不值得，想放弃又心有不甘觉得可惜的鸡肋。</p>
<p>但其实这部分读懂了又觉得还是有点意思的，就像<a href="https://mitpress.mit.edu/sites/default/files/sicp/full-text/book/book-Z-H-16.html#%_sec_2.3.2" target="_blank" rel="noopener">2.3.2  Example: Symbolic Differentiation</a>这个例子，虽然偏离实际但确实能极大提升对于递归的理解。从最底层开始亲自实现一遍数字电路也能很好的帮助我们去理解数据结构（data structure），求值环境（eval environment）和局部状态（local state）等概念。而且无论中英文网络上有关这部分的详解资料都不多，所以我决定自己动手写一篇短文带领所有可能在此遇到问题的人突破讲解材料的限制，拉住我伸出的手登上高处，看一看山下雄伟奇异的景色。理解这个有趣的例子，也同样是提升自信的一个途径，不像现实世界中其他优秀成功的人，我只是一个又丑又穷的底层失败者，所以读懂一个数字电路模拟实现已经是让我兴奋不已急于分享的喜事，当然对在座的优秀的，现实充实的读者们来说这可能只是微小的收获感，可哪怕只要有一个人能从我微小的贡献中受益，我也觉得是非常令我幸福的事了。</p>
<p>好了，接下来我们开始从零开始一层层往上用scheme实现一个完整的数字电路模拟器。</p>
<h2 id="Agenda"><a href="#Agenda" class="headerlink" title="Agenda"></a>Agenda</h2><p>我不知道该怎么翻译这个词比较合适，这里比较贴切的意思应该是<strong>议程</strong>，也有把这个对象形容成schedule的。因为我们最终要实现的是一个事件驱动的模拟（event-driven simulation）程序，通俗来说就是每当某个事件被添加到模拟过程时，才会触发电路的一些变化。创建一个<code>agenda</code>等于开始一个模拟过程，之后的任何操作都是对于这个<code>agenda</code>对象的操作。如果要你自己不限语言，而且不告诉你要实现的这个对象名叫<code>agenda</code>，凭着轮廓写这么一个东西，很多人大概会写成形如这样的（以C#为例）：</p>
<figure class="highlight cs"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">namespace</span> <span class="title">simulation</span></span><br><span class="line">&#123;</span><br><span class="line">  <span class="keyword">public</span> <span class="keyword">class</span> <span class="title">Simulator</span></span><br><span class="line">  &#123;</span><br><span class="line">    <span class="keyword">public</span> <span class="keyword">string</span> Name &#123;<span class="keyword">get</span>; <span class="keyword">set</span>;&#125;</span><br><span class="line">    <span class="keyword">public</span> <span class="keyword">int</span> currentTime &#123;<span class="keyword">get</span>; <span class="keyword">set</span>;&#125;</span><br><span class="line">    <span class="function"><span class="keyword">public</span> <span class="title">Simulator</span>(<span class="params"><span class="keyword">string</span> name</span>)</span></span><br><span class="line"><span class="function">    </span>&#123;</span><br><span class="line">            Name = name;</span><br><span class="line">            currentTime= <span class="number">0</span>;</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="function"><span class="keyword">public</span> <span class="keyword">void</span> <span class="title">add</span>(<span class="params"><span class="keyword">int</span> time, <span class="keyword">string</span> action</span>)</span></span><br><span class="line"><span class="function">    </span>&#123;</span><br><span class="line">            <span class="comment">/* ...add some events... */</span></span><br><span class="line">    &#125;</span><br><span class="line">    <span class="comment">//Other properties, methods, events...</span></span><br><span class="line">  &#125;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">class</span> <span class="title">simulation</span></span><br><span class="line">  &#123;</span><br><span class="line">    <span class="function"><span class="keyword">static</span> <span class="keyword">void</span> <span class="title">Main</span>(<span class="params"></span>)</span></span><br><span class="line"><span class="function">    </span>&#123;</span><br><span class="line">            Simulator s1=<span class="keyword">new</span> Simulator(<span class="string">"first_simulator"</span>);   <span class="comment">// start a simulation</span></span><br><span class="line">            s1.<span class="keyword">add</span>(<span class="number">1</span>,<span class="string">"shut down"</span>);</span><br><span class="line">            <span class="comment">//other operations</span></span><br><span class="line">    &#125;</span><br><span class="line">  &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>因为完成上述任务的数据结构，或者说对象，在很多人的直观理解中应该被称为simulator<del>（笑）</del>而agenda只是更具体的概括了这个simulator的类型，也就是这个simulator的内容到底是如何实现的，原来是通过存储和执行一系列时刻-动作对(time-action pair)来完成模拟的。请忘掉上面所写的残破的代码示例，接下来认真考虑该如何以scheme实现<code>agenda</code>：</p>
<p>首先考虑这个时刻-动作对应关系应该如何表示：如同我们现实生活中的日程表，会记录每个时刻需要完成的事务。这里直接定义数据结构<code>segment</code>是一个包含一个数字（<code>time</code>即时刻）和一个队列（<code>queue</code>即任务列表）的对。</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">make-time-segment</span> time queue)</span><br><span class="line">  (<span class="name"><span class="builtin-name">cons</span></span> time queue))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">segment-time</span> s) (<span class="name"><span class="builtin-name">car</span></span> s))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">segment-queue</span> s) (<span class="name"><span class="builtin-name">cdr</span></span> s))</span><br></pre></td></tr></table></figure>
<p>如此一来，<code>agenda</code>可以被定义为<code>segment</code>的一维表（one-dimensional table）结构，而且表中这些项会按照<code>time</code>排序，换个角度来看，<code>segement</code>这种结构本质就是一种key-value对。另外，<code>agenda</code>会存储现在的时间<code>current-time</code>(最后进行的事件的时间)作为表的头部，而不同于原书在之前介绍的用<code>&quot;*table*&quot;</code>之类的表的名字作为哑元表头。新建的<code>agenda</code>还没有被添加任何事件时，没有任何<code>segement</code>在内，<code>current-time</code>被初始化为<code>0</code>：</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">make-agenda</span>) (<span class="name"><span class="builtin-name">list</span></span> <span class="number">0</span>)) <span class="comment">;returns a new empty agenda</span></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">current-time</span> agenda) (<span class="name"><span class="builtin-name">car</span></span> agenda))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">set-current-time!</span> agenda time)</span><br><span class="line">  (<span class="name"><span class="builtin-name">set-car!</span></span> agenda time))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">segments</span> agenda) (<span class="name"><span class="builtin-name">cdr</span></span> agenda))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">set-segments!</span> agenda segments)</span><br><span class="line">  (<span class="name"><span class="builtin-name">set-cdr!</span></span> agenda segments))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">first-segment</span> agenda) (<span class="name"><span class="builtin-name">car</span></span> (<span class="name">segments</span> agenda)))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">rest-segments</span> agenda) (<span class="name"><span class="builtin-name">cdr</span></span> (<span class="name">segments</span> agenda)))</span><br></pre></td></tr></table></figure>
<p>那么用来检查<code>agenda</code>是否为<em>逻辑上</em>的空对象的<code>empty-agenda?</code>就可以通过检查表头之后的<code>segements</code>是否为空来实现了。</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">empty-agenda?</span> agenda) <span class="comment">; is true if the specified agenda is empty</span></span><br><span class="line">  (<span class="name"><span class="builtin-name">null?</span></span> (<span class="name">segments</span> agenda)))</span><br></pre></td></tr></table></figure>
<p>向<code>agenda</code>添加动作<code>action</code>需要检查是否为空：</p>
<ul>
<li>如果是，为这个<code>action</code>和<code>time</code>构造一个<code>segement</code>，并把这个<code>segement</code>放入<code>agenda</code>的<code>segements</code>部分。</li>
<li>否则，扫描表中每个<code>segement</code>的<code>time</code>值<ul>
<li>如果发现指定时刻（<code>action</code>需要被添加的时刻）已经存在，那么把<code>action</code>直接添加到这个与<code>time</code>关联的<code>queue</code>中即可。</li>
<li>如果已经扫描到比指定时刻更晚的<code>time</code>值，说明指定时刻不在<code>segements</code>中，那么为这个<code>action</code>和指定<code>time</code>创建一个新的<code>segement</code>并插入到这个被扫描到的<code>segement</code>之前。</li>
<li>如果已经扫描到了<code>agenda</code>末尾，那么也说明指定时刻不在<code>segements</code>中，还是创建一个新的<code>segement</code>把这条记录放到<code>agenda</code>的末尾。</li>
</ul>
</li>
</ul>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">add-to-agenda!</span> time action agenda)</span><br><span class="line"><span class="comment">;modifies the agenda by adding the given action procedure to be run at the specified time.</span></span><br><span class="line">  (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">belongs-before?</span> segments) <span class="comment">;return true if our appointed time **isn't** in segements</span></span><br><span class="line">    (<span class="name"><span class="builtin-name">or</span></span> (<span class="name"><span class="builtin-name">null?</span></span> segments)</span><br><span class="line">        (<span class="name"><span class="builtin-name">&lt;</span></span> time (<span class="name">segment-time</span> (<span class="name"><span class="builtin-name">car</span></span> segments)))))</span><br><span class="line"></span><br><span class="line">  (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">make-new-time-segment</span> time action) <span class="comment">;create a new segment for our time and action</span></span><br><span class="line">    (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">q</span> (<span class="name">make-queue</span>)))</span><br><span class="line">      (<span class="name">insert-queue!</span> q action)</span><br><span class="line">      (<span class="name">make-time-segment</span> time q)))</span><br><span class="line"></span><br><span class="line">  (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">add-to-segments!</span> segments)</span><br><span class="line">    (<span class="name"><span class="builtin-name">if</span></span> (<span class="name"><span class="builtin-name">=</span></span> (<span class="name">segment-time</span> (<span class="name"><span class="builtin-name">car</span></span> segments)) time)</span><br><span class="line">        (<span class="name">insert-queue!</span> (<span class="name">segment-queue</span> (<span class="name"><span class="builtin-name">car</span></span> segments))</span><br><span class="line">                       action) <span class="comment">;insert action into the queue our time associated</span></span><br><span class="line">        (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">rest</span> (<span class="name"><span class="builtin-name">cdr</span></span> segments)))</span><br><span class="line">          (<span class="name"><span class="builtin-name">if</span></span> (<span class="name">belongs-before?</span> rest)</span><br><span class="line">              (<span class="name"><span class="builtin-name">set-cdr!</span></span></span><br><span class="line">               segments</span><br><span class="line">               (<span class="name"><span class="builtin-name">cons</span></span> (<span class="name">make-new-time-segment</span> time action)</span><br><span class="line">                     (<span class="name"><span class="builtin-name">cdr</span></span> segments))) <span class="comment">;insert new segement before the later or just at the end of agenda</span></span><br><span class="line">              (<span class="name">add-to-segments!</span> rest)))))</span><br><span class="line"></span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">segments</span> (<span class="name">segments</span> agenda)))</span><br><span class="line">    (<span class="name"><span class="builtin-name">if</span></span> (<span class="name">belongs-before?</span> segments) <span class="comment">;check if the agenda is null or just contains the later segements</span></span><br><span class="line">        (<span class="name">set-segments!</span></span><br><span class="line">         agenda</span><br><span class="line">         (<span class="name"><span class="builtin-name">cons</span></span> (<span class="name">make-new-time-segment</span> time action)</span><br><span class="line">               segments)) <span class="comment">;insert new segement at the head of segements</span></span><br><span class="line">        (<span class="name">add-to-segments!</span> segments))))</span><br></pre></td></tr></table></figure>
<p>可以明显的看出实现的细节上与上面描述的判定流程并不完全一致，比如最后两种情况的操作实际上是合并为<code>belongs-before?</code>，再比如检查<code>agenda</code>是否为空的操作也被合并到第一次调用<code>belongs-before?</code>中。当然，可能引起误解的部分我都已经在上面的代码中给了注释，有兴趣或者疑惑的朋友可以详细看一下。</p>
<p>删除<code>agenda</code>的第一项指删除第一个<code>segement</code>的<code>queue</code>的第一个<code>action</code>，并检查操作完成这个<code>segement</code>的<code>queue</code>是否为空，如果为空，则没有必要保留这个<code>segement</code>了。</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">remove-first-agenda-item!</span> agenda) <span class="comment">;modifies the agenda by removing the first item</span></span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">q</span> (<span class="name">segment-queue</span> (<span class="name">first-segment</span> agenda))))</span><br><span class="line">    (<span class="name">delete-queue!</span> q)</span><br><span class="line">    (<span class="name"><span class="builtin-name">if</span></span> (<span class="name">empty-queue?</span> q)</span><br><span class="line">      (<span class="name">set-segments!</span> agenda (<span class="name">rest-segments</span> agenda)))))</span><br></pre></td></tr></table></figure>
<p>当我们在诸如开始处理模拟等程序中，取<code>agenda</code>的第一项时，除了要读出第一个<code>segement</code>的<code>queue</code>中第一个元素，还需要把当前时间<code>current-time</code>设置为这一项<code>action</code>发生的时间<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">first-agenda-item</span> agenda) <span class="comment">;returns the first item on the agenda</span></span><br><span class="line">  (<span class="name"><span class="builtin-name">if</span></span> (<span class="name">empty-agenda?</span> agenda)</span><br><span class="line">  (<span class="name">error</span> <span class="string">"Agenda is empty: FIRST-AGENDA-ITEM"</span>)</span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">first-seg</span> (<span class="name">first-segment</span> agenda)))</span><br><span class="line">    (<span class="name">set-current-time!</span> agenda</span><br><span class="line">                      (<span class="name">segment-time</span> first-seg))</span><br><span class="line">    (<span class="name">front-queue</span> (<span class="name">segment-queue</span> first-seg)))))</span><br></pre></td></tr></table></figure></p>
<h3 id="The-agenda"><a href="#The-agenda" class="headerlink" title="The-agenda"></a>The-agenda</h3><p>现在假设我们通过<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> the-agenda (<span class="name">make-agenda</span>))</span><br></pre></td></tr></table></figure></p>
<p>创建了一个新的，用于开始我们这次模拟的实例<code>the-agenda</code>，把所有需要完成的仿真行为添加到这个<code>the-agenda</code>中，所有的模拟都通过调用<code>the-agenda</code>相关程序实现。</p>
<p>很容易想象一个已经完成的数字电路应该具有这样的特性：</p>
<blockquote>
<p>给出一些输入信号，在一定<strong>延迟时间</strong>后得到输出信号</p>
</blockquote>
<p><a name="after-delay"></a></p>
<p>而延迟时间因电路而异，这里暂时先不讨论，只讨论<strong>延迟</strong>的性质如何通过<code>the-agenda</code>模拟：利用带有时间参数<code>delay</code>和过程参数<code>action</code>的<code>after-delay</code>过程，使得<code>action</code>在<code>delay</code>时间后才被执行，那么直接的做法便是把<code>action</code>添加到<code>the-agenda</code>的当前时间延迟后的某个时间的执行队列：<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">after-delay</span> delay action)</span><br><span class="line">  (<span class="name">add-to-agenda!</span> (<span class="name"><span class="builtin-name">+</span></span> delay (<span class="name">current-time</span> the-agenda))</span><br><span class="line">                  action</span><br><span class="line">                  the-agenda))</span><br></pre></td></tr></table></figure></p>
<p>开始我们的模拟进程需要一个<code>propagate</code>过程来按照时间和队列顺序执行<code>the-agenda</code>中的所有操作。当模拟运行时，不断的会有新的指令被添加到<code>the-agenda</code>，<code>propagate</code>就会一直持续进行直至没有未被执行的操作留在<code>the-agenda</code>为止。</p>
<div class="bs-callout bs-callout-danger"><h4 id="Note"><a href="#Note" class="headerlink" title=" Note"></a><i class="fa fa-exclamation-circle"></i> Note</h4><p>这里暂时还没能实现监听器来实时监听事件的添加，所以原文中虽然给的是很具有迷惑性的说法</p>
<blockquote>
<p>In general, as the simulation runs, new items will be added to the agenda, and <code>propagate</code> will continue the simulation as long as there are items on the agenda</p>
</blockquote>
<p>但实际上我们可以看到后面的实现中，每当有新的操作被添加，完成上述任务的方法是紧随其后再调用一次<code>(propagate)</code>的伪实时监听。</p>
</div>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">propagate</span>)</span><br><span class="line">  (<span class="name"><span class="builtin-name">if</span></span> (<span class="name">empty-agenda?</span> the-agenda)</span><br><span class="line">      <span class="symbol">'done</span></span><br><span class="line">      (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">first-item</span> (<span class="name">first-agenda-item</span> the-agenda)))</span><br><span class="line">        (<span class="name">first-item</span>)</span><br><span class="line">        (<span class="name">remove-first-agenda-item!</span> the-agenda)</span><br><span class="line">        (<span class="name">propagate</span>))))</span><br></pre></td></tr></table></figure>
<p>每个事件被执行后都被移出了<code>the-agenda</code>，防止多次调用<code>(propagate)</code>造成的重复执行。</p>
<h2 id="Wire"><a href="#Wire" class="headerlink" title="Wire"></a>Wire</h2><p>整个数字电路模型的基本原件——导线是数字信号的载体，而数字信号只有两种可能的取值，高电平<code>1</code>和低电平<code>0</code>。除此之外，组成电路的还有我们之后会讨论的<a href="#Function-box">功能部件（function box）</a>，不同的导线可以接入这些部件作为输入，也可以作为输出。</p>
<p>我们先来构造一种计算对象<code>wire</code>来承载数字信号，用于表示导线。这种数据结构需要提供这些操作的接口：<a name="wire-method"></a></p>
<ul>
<li><code>(get-signal &lt;wire&gt;)</code> 得到这根导线现在承载的数字信号值</li>
<li><code>(set-signal! &lt;wire&gt; &lt;new value&gt;)</code> 改变它的值为指定值</li>
<li><a name="add-action!"></a><code>(add-action! &lt;wire&gt; &lt;procedure of no arguments&gt;)</code>将某个过程绑定到这根导线上，使得每当这根导线上的信号值发生改变的同时触发这个过程的执行。这些无参数的过程也是非常特殊的过程，执行时会与其他导线发生通信。</li>
</ul>
<p>考虑如何设计数据结构<code>wire</code>时，我们可以像<code>agenda</code>一样把它想象成一个存储数据的结构，那么只需要存放两个局部状态变量</p>
<ul>
<li><code>signal-value</code> 一个取值为0或1的整数，表示这根导线上现在的数字信号值</li>
<li><code>action-procedures</code> 一个<code>list</code>，存放所有被绑定到这根导线上的过程</li>
</ul>
<p>直接的做法是把两个变量打包用<code>cons</code>打包成一个<code>pair</code>然后写一些把它作为参数的<code>get/set</code>操作，但原书中给出的实现示例是message-passing风格的，即构造完<code>wire</code>后返回一个带有本地局部状态变量的<code>dispatch</code>函数，它通过参数选择适当的局部函数返回。创建一个新的导线的命令<code>(make-wire)</code>可以写为如下过程：</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">make-wire</span>)</span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">signal-value</span> <span class="number">0</span>) (<span class="name">action-procedures</span> '()))</span><br><span class="line"></span><br><span class="line">    (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">set-my-signal!</span> new-value)</span><br><span class="line">      (<span class="name"><span class="builtin-name">if</span></span> (<span class="name"><span class="builtin-name">not</span></span> (<span class="name"><span class="builtin-name">=</span></span> signal-value new-value))</span><br><span class="line">          (<span class="name"><span class="builtin-name">begin</span></span> (<span class="name"><span class="builtin-name">set!</span></span> signal-value new-value)</span><br><span class="line">                 (<span class="name">call-each</span> action-procedures)) <span class="comment">;change value of signal will lead to the call of every procedures added to the wire</span></span><br><span class="line">          <span class="symbol">'done</span>))</span><br><span class="line"></span><br><span class="line">    (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">accept-action-procedure!</span> proc)</span><br><span class="line">      (<span class="name"><span class="builtin-name">set!</span></span> action-procedures (<span class="name"><span class="builtin-name">cons</span></span> proc action-procedures))</span><br><span class="line">      (<span class="name">proc</span>))</span><br><span class="line"></span><br><span class="line">    (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">dispatch</span> m)</span><br><span class="line">      (<span class="name"><span class="builtin-name">cond</span></span> ((<span class="name"><span class="builtin-name">eq?</span></span> m <span class="symbol">'get-signal</span>) signal-value)</span><br><span class="line">            ((<span class="name"><span class="builtin-name">eq?</span></span> m <span class="symbol">'set-signal!</span>) set-my-signal!)</span><br><span class="line">            ((<span class="name"><span class="builtin-name">eq?</span></span> m <span class="symbol">'add-action!</span>) accept-action-procedure!)</span><br><span class="line">            (<span class="name"><span class="builtin-name">else</span></span> (<span class="name">error</span> <span class="string">"Unknown operation -- WIRE"</span> m))))</span><br><span class="line">    dispatch))</span><br></pre></td></tr></table></figure>
<p><code>set-my-signal!</code>会先检查当前的信号值是否需要被改变，如果需要才会重新设置<code>signal-value</code>并调用所有被绑定到导线上的无参过程。调用整个<code>action-procedures</code>用到的过程<code>call-each</code>定义如下：<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">call-each</span> procedures)</span><br><span class="line">  (<span class="name"><span class="builtin-name">if</span></span> (<span class="name"><span class="builtin-name">null?</span></span> procedures)</span><br><span class="line">      <span class="symbol">'done</span></span><br><span class="line">      (<span class="name"><span class="builtin-name">begin</span></span></span><br><span class="line">        ((<span class="name"><span class="builtin-name">car</span></span> procedures))</span><br><span class="line">        (<span class="name">call-each</span> (<span class="name"><span class="builtin-name">cdr</span></span> procedures)))))</span><br></pre></td></tr></table></figure></p>
<p>这个函数与scheme原语<code>for-each</code>以及common-lisp原语<code>mapc</code>的行为有部分相似之处，也可以这样定义为<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">call-each</span> procedures)</span><br><span class="line">  (<span class="name"><span class="builtin-name">for-each</span></span> (<span class="name"><span class="builtin-name">lambda</span></span> (proc) (<span class="name">proc</span>)) procedures))</span><br></pre></td></tr></table></figure></p>
<p>另外需要特别注意的是，我们看到<code>accept-action-procedure!</code>每次在执行添加<code>proc</code>命令后，立刻又调用了一次新添加的过程<code>(proc)</code>，如果不进行这个操作而只是简单的写成<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">accept-action-procedure!</span> proc)</span><br><span class="line">  (<span class="name"><span class="builtin-name">set!</span></span> action-procedures</span><br><span class="line">        (<span class="name"><span class="builtin-name">cons</span></span> proc action-procedures)))</span><br></pre></td></tr></table></figure></p>
<p>而不调用一下刚被添加的过程<code>proc</code>，那么<code>proc</code>永远不会被执行，<code>the-agenda</code>也永远不会不会被添加任何<code>action</code>，所有导线上的信号都始终为<code>0</code>，这个模拟毫无意义。</p>
<p>为了使对于<code>wire</code>的操作更加顺应用户的使用习惯，还需要再规定一些语法糖把返回<code>dispatch</code>函数进行一番包装得到我们<a href="#wire-method">上文</a>提出最终需要实现的三个函数：</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">get-signal</span> wire)</span><br><span class="line">  (<span class="name">wire</span> <span class="symbol">'get-signal</span>))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">set-signal!</span> wire new-value)</span><br><span class="line">  ((<span class="name">wire</span> <span class="symbol">'set-signal!</span>) new-value))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">add-action!</span> wire action-procedure)</span><br><span class="line">  ((<span class="name">wire</span> <span class="symbol">'add-action!</span>) action-procedure))</span><br></pre></td></tr></table></figure>
<p>这种风格的函数原型会更加符合大多数程序设计者，尤其是经常接触面向对象编程者的思维习惯：比如当我们使用<code>(wire &#39;get-signal)</code>时会把<code>wire</code>想象成一个把<code>&#39;get-signal</code>指令作为参数被调用的<strong>过程</strong>，而<code>(get-signal wire)</code>会让人更倾向于把<code>wire</code>当成一个<strong>数据对象</strong>，被当成输出传入到<code>get-signal</code>过程。当然如上文所言，这只是一个语法糖，两个过程实质没什么区别。如果在一种程序设计语言中过程可以被当成数据对象被处理，即函数式编程的一大特征：函数/过程也是一等公民，那么你完全可以根据自己的习惯，自由的选择编程风格使之更像过程或者对象。</p>
<p>现在再来想象一下我们需要完成的数字电路：每根导线上的信号会随着时间变化，会被添加进电路并，会不断的被连接到新设备。导线毫无疑问是可变的数据对象，我们用局部状态变量（<code>signal-value</code>和<code>action-procedures</code>）的赋值来模拟这种行为，每当有新的导线被创建，就会有一组新的局部状态变量被分配，通过导线构造时返回的接口过程<code>dispatch</code>可以对该导线进行操作，用来这些新的局部状态变量来捕获电路环境的变化。</p>
<p>一根导线可以同时被连接到不同的设备，多根导线也可以被连接到同一个设备。因此，一个设备交互而引发的某根导线上的信号变化，可能会引发设备上连接的其他导线上的信号变化，进而引起更多的导线信号变化。在连接建立完成后，导线通过调用<code>action-procedure</code>向邻接的导线通信，告知信号的变化。</p>
<h3 id="Probe"><a href="#Probe" class="headerlink" title="Probe"></a>Probe</h3><p>为了观察模拟运行的全过程，我们需要一些辅助工具来显示导线上数字信号值的变化。为了达到这个目的，需要在导线上放置一个“探针”<code>probe</code>，可以把它想象成一个外接的电位表，每当示数发生变化时立刻发起一个通知，并显示此刻的新信号值，当前时间以及它自己的ID（为了区分这是放置在哪根导线上的<code>probe</code>），相当于一个监视器的角色<sup id="fnref:2"><a href="#fn:2" rel="footnote">2</a></sup>。</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">probe</span> name wire)</span><br><span class="line">  (<span class="name">add-action!</span> wire</span><br><span class="line">               (<span class="name"><span class="builtin-name">lambda</span></span> ()</span><br><span class="line">                 (<span class="name"><span class="builtin-name">newline</span></span>)</span><br><span class="line">                 (<span class="name"><span class="builtin-name">display</span></span> name)</span><br><span class="line">                 (<span class="name"><span class="builtin-name">display</span></span> <span class="string">" "</span>)</span><br><span class="line">                 (<span class="name"><span class="builtin-name">display</span></span> (<span class="name">current-time</span> the-agenda))</span><br><span class="line">                 (<span class="name"><span class="builtin-name">display</span></span> <span class="string">"  New-value = "</span>)</span><br><span class="line">                 (<span class="name"><span class="builtin-name">display</span></span> (<span class="name">get-signal</span> wire))</span><br><span class="line">                 (<span class="name"><span class="builtin-name">newline</span></span>))))</span><br></pre></td></tr></table></figure>
<p>这个过程是给<code>wire</code>安排一个名为<code>name</code>的<code>probe</code>，其中的lambda表达式引导的可以看成一个格式化输出打印过程，通过<code>add-action!</code>被绑定到了<code>wire</code>上，<code>wire</code>的信号发生改变时会被调用以打印这个信号变化。这个打印过程也是我们到此为止第一次接触到的，前文所说的，可以被添加的<code>action-procedures</code>的特殊的无参过程。</p>
<p><code>probe</code>的使用场合为：模拟开始前，每次创建新的导线时，再新导线上绑定一个探针（通常与导线同名），用以观察信号的变化。当然，承载原始输入信号的导线没有太大必要被监视，但为了获取完整的模拟结果，也可以对它们放置探针。</p>
<h2 id="Function-box"><a href="#Function-box" class="headerlink" title="Function box"></a>Function box</h2><p>功能部件的表现如它的名字function，将一些信号作为输入，并输出一些信号。不过有一点不同于数学中定义的函数概念：从接受输入到给出会存在一定的延迟，这倒是更像我们在编程中用到的函数实现，毕竟函数计算存在延迟，实质上也是因为电路信号的处理存在延迟。</p>
<p>因此不妨把这些部件和我们之前接触到的函数一样抽象成一个黑盒，我们不知道它是如何实现的，但是知道该怎么用，比如我们接下来要实现的<em>and运算器</em>在现实中就被做成一个74LS08芯片，虽然对芯片内部一无所知，但这并不妨碍我们根据手册知道哪几个针脚接输入，哪几个针脚接输出，然后直接使用。</p>
<p>但我们的模拟不满足于仅仅根据文档调用模拟function box的function，而是设计实现这些function，如同编程一样，从primitives开始进行实现，再用这些primitive function box去完成更复杂的box的定义。</p>
<h3 id="Primitive-function-box"><a href="#Primitive-function-box" class="headerlink" title="Primitive function box"></a>Primitive function box</h3><p>模拟器内所有的功能部件都可以基于这三种基本的部件实现：</p>
<ol>
<li><strong>非</strong>（inverter）：对一个输入信号取非，在延迟时间后返回</li>
<li><strong>与门</strong>（and-gate）: 对两个输入信号进行逻辑与运算，当且仅当两个输入都为1时，在延迟时间后返回1，否则为0</li>
<li><strong>或门</strong>（or-gate）: 对两个输入信号进行逻辑或运算，当且仅当两个输入都为0时，在延迟时间后返回0，否则为1</li>
</ol>
<p><img src="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/primitive-functions.png?inline=false" alt="三种基本元件的符号表示"></p>
<p>我们可以先试着实现一个<code>inverter</code>。逻辑非运算<code>(logical-not s)</code>的定义不难编写，需要考虑的是<code>input</code>和<code>output</code>怎样体现这种通过<code>inverter</code>绑定的关联，即每当<code>input</code>导线上的信号值发生改变时，<code>output</code>也需要随之被改变，这也就是<a href="#add-action!"><code>add-action!</code></a>过程的用武之地了：在<code>input</code>导线上添加一个改变<code>output</code>为<code>input</code>的非值的过程</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">inverter</span> input output)</span><br><span class="line">  (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">invert-input</span>)</span><br><span class="line">    (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">new-value</span> (<span class="name">logical-not</span> (<span class="name">get-signal</span> input))))</span><br><span class="line">      (<span class="name">after-delay</span> inverter-delay</span><br><span class="line">                   (<span class="name"><span class="builtin-name">lambda</span></span> ()</span><br><span class="line">                     (<span class="name">set-signal!</span> output new-value))))) <span class="comment">;output signal changes after one inverter-delay</span></span><br><span class="line">  (<span class="name">add-action!</span> input invert-input)</span><br><span class="line">  <span class="symbol">'ok</span>)</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">logical-not</span> s)</span><br><span class="line">  (<span class="name"><span class="builtin-name">cond</span></span> ((<span class="name"><span class="builtin-name">=</span></span> s <span class="number">0</span>) <span class="number">1</span>)</span><br><span class="line">        ((<span class="name"><span class="builtin-name">=</span></span> s <span class="number">1</span>) <span class="number">0</span>)</span><br><span class="line">        (<span class="name"><span class="builtin-name">else</span></span> (<span class="name">error</span> <span class="string">"Invalid signal"</span> s))))</span><br></pre></td></tr></table></figure>
<p>被添加到<code>input</code>的实际上是一个<a href="#after-delay"><code>after-delay</code></a>过程，<code>inverter-delay</code>是个根据不同环境由用户自己定义的inverter电路的延迟数值，lambda表达式定义的命令，即设置<code>output</code>为新的结果通过<code>after-delay</code>被添加到<a href="#The-agenda"><code>the-agenda</code></a>。</p>
<p><code>and-gate</code>的实现稍微复杂一些，两个输入的信号值都会影响输出信号。同样这里规定<code>and-gate</code>本身的延迟为某个常数<code>and-gate-delay</code></p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">and-gate</span> a1 a2 output)</span><br><span class="line">  (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">and-action-procedure</span>)</span><br><span class="line">    (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">new-value</span></span><br><span class="line">          (<span class="name">logical-and</span> (<span class="name">get-signal</span> a1) (<span class="name">get-signal</span> a2))))</span><br><span class="line">      (<span class="name">after-delay</span></span><br><span class="line">        and-gate-delay</span><br><span class="line">        (<span class="name"><span class="builtin-name">lambda</span></span> () (<span class="name">set-signal!</span> output new-value)))))</span><br><span class="line">  (<span class="name">add-action!</span> a1 and-action-procedure)</span><br><span class="line">  (<span class="name">add-action!</span> a2 and-action-procedure)</span><br><span class="line">  <span class="symbol">'ok</span>)</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">logical-and</span> s1 s2)</span><br><span class="line">  (<span class="name"><span class="builtin-name">cond</span></span> ((<span class="name"><span class="builtin-name">and</span></span> (<span class="name"><span class="builtin-name">=</span></span> s1 <span class="number">1</span>) (<span class="name"><span class="builtin-name">=</span></span> s2 <span class="number">1</span>)) <span class="number">1</span>)</span><br><span class="line">        ((<span class="name"><span class="builtin-name">or</span></span> (<span class="name"><span class="builtin-name">=</span></span> s1 <span class="number">0</span>) (<span class="name"><span class="builtin-name">=</span></span> s2 <span class="number">0</span>)) <span class="number">0</span>)</span><br><span class="line">        (<span class="name"><span class="builtin-name">else</span></span> (<span class="name">error</span> <span class="string">"Invalid signal"</span> s1 s2))))</span><br></pre></td></tr></table></figure>
<p>类似地，可以定义<code>or-gate</code>为<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">or-gate</span> a1 a2 output)</span><br><span class="line">  (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">or-action-procedure</span>)</span><br><span class="line">    (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">new-value</span></span><br><span class="line">           (<span class="name">logical-or</span> (<span class="name">get-signal</span> a1) (<span class="name">get-signal</span> a2))))</span><br><span class="line">      (<span class="name">after-delay</span></span><br><span class="line">       or-gate-delay</span><br><span class="line">       (<span class="name"><span class="builtin-name">lambda</span></span> () (<span class="name">set-signal!</span> output new-value)))))</span><br><span class="line">  (<span class="name">add-action!</span> a1 or-action-procedure)</span><br><span class="line">  (<span class="name">add-action!</span> a2 or-action-procedure)</span><br><span class="line">  <span class="symbol">'ok</span>)</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">logical-or</span> s1 s2)</span><br><span class="line">  (<span class="name"><span class="builtin-name">cond</span></span> ((<span class="name"><span class="builtin-name">and</span></span> (<span class="name"><span class="builtin-name">=</span></span> s1 <span class="number">0</span>) (<span class="name"><span class="builtin-name">=</span></span> s2 <span class="number">0</span>)) <span class="number">0</span>)</span><br><span class="line">        ((<span class="name"><span class="builtin-name">or</span></span> (<span class="name"><span class="builtin-name">=</span></span> s1 <span class="number">1</span>) (<span class="name"><span class="builtin-name">=</span></span> s2 <span class="number">1</span>)) <span class="number">1</span>)</span><br><span class="line">        (<span class="name"><span class="builtin-name">else</span></span> (<span class="name">error</span> <span class="string">"Invalid signal"</span> s1 s2))))</span><br></pre></td></tr></table></figure></p>
<hr>
<p>众所周知，根据De Morgan定律$$A+B= \overline{\bar A \cdot \bar B}$$<code>or-get</code>也同样可以利用已经定义好的<code>inverter</code>和<code>and-gate</code>进行构造，这同时也是<a href="https://mitpress.mit.edu/sites/default/files/sicp/full-text/book/book-Z-H-22.html#%_thm_3.29" target="_blank" rel="noopener">习题3.29</a>要求完成的内容</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">or-gate</span> a1 a2 output)</span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">a1-inv</span> (<span class="name">make-wire</span>))</span><br><span class="line">        (<span class="name">a2-inv</span> (<span class="name">make-wire</span>))</span><br><span class="line">        (<span class="name">temp</span> (<span class="name">make-wire</span>)))</span><br><span class="line">    (<span class="name">inverter</span> a1 a1-inv)</span><br><span class="line">    (<span class="name">inverter</span> a2 a2-inv)</span><br><span class="line">    (<span class="name">and-gate</span> a1-inv a2-inv temp)</span><br><span class="line">    (<span class="name">inverter</span> temp output)))</span><br></pre></td></tr></table></figure>
<p>在这里，我们第一次利用两种primitives构造出一个“更复杂”的box，遵循如上定义的<code>or-gate</code>具有2<code>inverter-delay</code>+<code>and-delay</code>的延迟。接下来，我们还会用类似于组合出<code>or-gate</code>的思路，去构造一些更复杂的功能部件。</p>
<h3 id="Half-adder"><a href="#Half-adder" class="headerlink" title="Half-adder"></a>Half-adder</h3><p><img src="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/half-adder.png?inline=false" alt="一位半加器电路"></p>
<p>如图所示，半加器（half-adder）由一个<code>or-gate</code>，两个<code>and-gate</code>和一个<code>inverter</code>组成，它的功能是接受两个1位的数字信号$A$和$B$，产生两个输出$S$和$C$，$S$表示和（sum），$C$表示进位（carry），需要满足如下的逻辑关系：<br>$$ \begin{align}<br>S &amp;=A \cdot \bar B + \bar A \cdot B \\<br>C &amp;= A \cdot B<br>\end{align}$$直接按照图中电路搭建也是可行方案之一，这里的<code>a</code>,<code>b</code>,<code>s</code>,<code>c</code>均为图上相应符号位置的<code>wire</code>对象<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">half-adder</span> a b s c) <span class="comment">;input: a,b output:s,c</span></span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">d</span> (<span class="name">make-wire</span>)) (<span class="name">e</span> (<span class="name">make-wire</span>)))</span><br><span class="line">    (<span class="name">or-gate</span> a b d) <span class="comment">;d=a+b</span></span><br><span class="line">    (<span class="name">and-gate</span> a b c) <span class="comment">;c=ab</span></span><br><span class="line">    (<span class="name">inverter</span> c e) <span class="comment">;e=c'=(ab)'=a'+b'</span></span><br><span class="line">    (<span class="name">and-gate</span> d e s) <span class="comment">;s=ed=(a+b)(a'+b')=ab'+a'b</span></span><br><span class="line">    <span class="symbol">'ok</span>))</span><br></pre></td></tr></table></figure></p>
<p>计算整个电路的延迟只需按照寻找关键路径的方法<sup id="fnref:3"><a href="#fn:3" rel="footnote">3</a></sup>找到使延迟最大的路径，拓扑排序后$C \to E \to S$，只要考虑得到$S$的路径：</p>
<ul>
<li>$A,B \to C$: <code>and-gate-delay</code></li>
<li>$A,B \to D$: <code>or-gate-delay</code></li>
<li>$A,B (\to C) \to E$: <code>and-gate-delay</code>+<code>inverter-gate-delay</code></li>
<li>$A,B (\to D)/(\to E) \to S$: <code>max</code>(<code>and-gate-delay</code>+<code>inverter-gate-delay</code>,<code>or-gate-delay</code>)+<code>and-gate-delay</code></li>
</ul>
<p><a name="half-adder-delay"></a><br>总延迟<code>half-adder-delay</code>为<code>max</code>(<code>and-gate-delay</code>+<code>inverter-gate-delay</code>,<code>or-gate-delay</code>)+<code>and-gate-delay</code></p>
<h3 id="Full-adder"><a href="#Full-adder" class="headerlink" title="Full-adder"></a>Full-adder</h3><p>前面我们把半加器封装成了类似于电路元件的<code>half-adder</code>，以便直接利用<code>half-adder</code>组装其他电路，比如接下来将介绍的一位全加器(full-adder)<br><img src="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/full-adder.png?inline=false" alt="一位全加器电路"><br>就是由两个<code>half-adder</code>和一个<code>or-gate</code>组成的，是加法运算电路的基本原件。相比<code>half-adder</code>，增加一个输入位$C_{\text{in}}$表示上一位的进位，$A$和$B$依然表示此位的两个输入位，得到输出：和$SUM$与下一位的进位$C_{\text{out}}$，需要满足关系$$\begin{align}<br>SUM &amp;=A \cdot \bar B \cdot \bar C_{\text{in}} + \bar A \cdot B \cdot \bar C_{\text{in}} + \bar A \cdot \bar B \cdot C_{\text{in}} \\<br>C_{\text{out}} &amp; = A \cdot B + A  \cdot C_{\text{in}} +  B \cdot C_{\text{in}}<br>\end{align}$$同样我们直接按照图中的电路搭建<code>full-adder</code><br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">full-adder</span> a b c-in sum c-out)</span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">s</span> (<span class="name">make-wire</span>))</span><br><span class="line">        (<span class="name">c1</span> (<span class="name">make-wire</span>))</span><br><span class="line">        (<span class="name">c2</span> (<span class="name">make-wire</span>)))</span><br><span class="line">    (<span class="name">half-adder</span> b c-in s c1)<span class="comment">; s=b(c-in)'+b'(c-in) c1=b(c_in)</span></span><br><span class="line">    (<span class="name">half-adder</span> a s sum c2)</span><br><span class="line">    <span class="comment">;sum=as'+a's=a(b(c-in)+b'(c-in)')+a'(b(c-in)'+b'(c-in))</span></span><br><span class="line">    <span class="comment">;sum=ab(c-in)+ab'(c-in)'+a'b(c-in)'+a'b'(c-in)</span></span><br><span class="line">    <span class="comment">;c2=as=ab(c-in)'+ab'(c-in)</span></span><br><span class="line">    (<span class="name">or-gate</span> c1 c2 c-out)</span><br><span class="line">    <span class="comment">;c-out=c1+c2=b(c_in)+ab(c-in)'+ab'(c-in)</span></span><br><span class="line">    <span class="comment">;c-out=b(c_in)+(ab(c_in)+ab(c-in)')+(ab(c_in)+ab'(c-in))</span></span><br><span class="line">    <span class="comment">;c-out=b(c_in)+ab+a(c_in)</span></span><br><span class="line">    <span class="symbol">'ok</span>))</span><br></pre></td></tr></table></figure></p>
<p>这里不再详细给出总延迟的详细分析过程，感兴趣的读者可以仿照上文的方法计算，$C_{\text{out}}$的延迟为<code>or-gate-delay</code>+<code>and-gate-delay</code>+<code>half-adder-delay</code>,$SUM$的延迟为2<code>half-adder-delay</code>，那么全加器的总延迟<code>full-adder-delay</code>=2<a href="#half-adder-delay"><code>half-adder-delay</code></a></p>
<h3 id="Ripple-carry-adder"><a href="#Ripple-carry-adder" class="headerlink" title="Ripple-carry adder"></a>Ripple-carry adder</h3><p>同样，接下来我们可以用<code>full-adder</code>组建更加复杂的电路，比如完成n位加法运算的电路——串行进位加法器（ripple-carry adder）<br><img src="https://gitlab.com/xyli/SICP-learning-notes/raw/master/notes/digital-circuits/ripple-carry.png?inline=false" alt="串行进位加法器电路，FA表示全加器（full adder）"><br>这是对两个n位二进制$A$和$B$进行平行加法运算的最简单的电路，n个全加器级联，将$A_1,A_2,\ldots,A_n$从高到低最为$A$的各位输入，$B_1,B_2,\ldots,B_n$从高到低最为$B$的各位输入，生成的$S_1,S_2,\ldots,S_n$组成加法运算的结果，当然还附带着进位$C$。我们设计的<code>ripple-carry-adder</code>的四个参数</p>
<ul>
<li><code>a</code>: 一个由<code>n</code>个<code>wire</code>组成的<code>list</code>，从高到低表示被加数$A$的每一位的值</li>
<li><code>b</code>: 一个由<code>n</code>个<code>wire</code>组成的<code>list</code>，从高到低表示加数$B$的每一位的值</li>
<li><code>s</code>: 一个由<code>n</code>个<code>wire</code>组成的<code>list</code>，从高到低表示和$S$的每一位的值</li>
<li><code>c</code>: <code>wire</code>，表示最终进位$C$的值</li>
</ul>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">ripple-carry-adder</span> a b s c)</span><br><span class="line">  (<span class="name"><span class="builtin-name">let</span></span> ((<span class="name">c-in</span> (<span class="name">make-wire</span>)))</span><br><span class="line">        (<span class="name"><span class="builtin-name">if</span></span> (<span class="name"><span class="builtin-name">null?</span></span> (<span class="name"><span class="builtin-name">cdr</span></span> a)) <span class="comment">;if it is the last bit</span></span><br><span class="line">          (<span class="name">set-signal!</span> c-in <span class="number">0</span>) <span class="comment">;c-in is set to be 0</span></span><br><span class="line">          (<span class="name">ripple-carry-adder</span> (<span class="name"><span class="builtin-name">cdr</span></span> a) (<span class="name"><span class="builtin-name">cdr</span></span> b) (<span class="name"><span class="builtin-name">cdr</span></span> s) c-in))</span><br><span class="line">          <span class="comment">;otherwise,c-in should be the c-out from lower bits</span></span><br><span class="line">        (<span class="name">full-adder</span> (<span class="name"><span class="builtin-name">car</span></span> a) (<span class="name"><span class="builtin-name">car</span></span> b) c-in (<span class="name"><span class="builtin-name">car</span></span> s) c)))</span><br></pre></td></tr></table></figure>
<p>$C_{k}$的延迟只来自于$C_{k+1}$的输入延迟和半加器的继位运算结果，信号传播到达$C_{k}$的延迟<code>Ck-delay</code>可以写为<code>Ck+1-delay</code>+<code>or-gate-delay</code>+<code>and-gate-delay</code>+<code>half-adder-delay</code>，<code>Cn-delay</code>为0，累加得到到$C$（即$C_0$）的延迟为<code>n</code>*(<code>or-gate-delay</code>+<code>and-gate-delay</code>+<code>half-adder-delay</code>)</p>
<p>而每个$S_{k}$的延迟也只取决于$C_{k+1}$的输入延迟和半加器的和运算结果，信号传播到<code>$S\_{k}$</code>的延迟<code>Sk-delay</code>可以写为<code>Ck+1-delay</code>+<code>full-adder-delay</code>，最后传播到达$S_1$的延迟为<code>(n-1)</code>*(<code>or-gate-delay</code>+<code>and-gate-delay</code>+<code>half-adder-delay</code>)+<code>full-adder-delay</code></p>
<p>我们在分析全加器总延迟时已经得到<code>full-adder-delay</code>大于<code>or-gate-delay</code>+<code>and-gate-delay</code>+<code>half-adder-delay</code>的结论，那么这里也可以得出这样的结论：串行进位加法器的总延迟为<code>(n-1)</code>*(<code>or-gate-delay</code>+<code>and-gate-delay</code>+<code>half-adder-delay</code>)+<code>full-adder-delay</code></p>
<p>习题中也要求过用三种基本元件的延迟来表示这个电路的总延迟，按照上面的分析可以直观的写为<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> half-adder-delay</span><br><span class="line">  (<span class="name"><span class="builtin-name">+</span></span> (<span class="name"><span class="builtin-name">max</span></span> (<span class="name"><span class="builtin-name">+</span></span> and-gate-delay inverter-delay)</span><br><span class="line">          or-gate-delay)</span><br><span class="line">     and-gate-delay))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> full-adder-delay</span><br><span class="line">  (<span class="name"><span class="builtin-name">*</span></span> <span class="number">2</span> half-adder-delay))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">ripple-carry-c</span> n)</span><br><span class="line">  (<span class="name"><span class="builtin-name">define</span></span> (<span class="name">ripple-carry-c-iter</span> k)</span><br><span class="line">    (<span class="name"><span class="builtin-name">if</span></span> (<span class="name"><span class="builtin-name">=</span></span> k n)</span><br><span class="line">        <span class="number">0</span></span><br><span class="line">        (<span class="name"><span class="builtin-name">+</span></span> or-gate-delay</span><br><span class="line">           and-gate-delay</span><br><span class="line">           half-adder-delay</span><br><span class="line">           (<span class="name">ripple-carry-c-iter</span> (<span class="name"><span class="builtin-name">+</span></span> k <span class="number">1</span>)))))</span><br><span class="line">  (<span class="name">ripple-carry-c-iter</span> <span class="number">0</span>))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">ripple-carry-s</span> n)</span><br><span class="line">  (<span class="name"><span class="builtin-name">+</span></span> (<span class="name">ripple-carry-c</span> (<span class="name"><span class="builtin-name">-</span></span> n <span class="number">1</span>) full-adder-delay)))</span><br><span class="line"></span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> (<span class="name">ripple-carry-adder-delay</span> n)</span><br><span class="line">  (<span class="name">ripple-carry-s</span> n))</span><br></pre></td></tr></table></figure></p>
<h2 id="A-sample-simulation"><a href="#A-sample-simulation" class="headerlink" title="A sample simulation"></a>A sample simulation</h2><p>通过前面的工作，我们已经搭建好了一个数字电路模拟的环境。接下来可以像我们在现实中的实验环境一样，自由的取用导线和元件搭建电路，改变输入，观测输出。我也已经把以上代码连同需要用到的更底层的queue定义打包写到了<a href="https://gist.github.com/Lixinyi-DUT/8a63a3005ae7814ece306e6dc12480f7" target="_blank" rel="noopener">digital-circuits-package.scm</a>，你可以使用一些可视化的在线scheme REPL工具如<a href="https://scheme-legacy.apps.cs61a.org/" target="_blank" rel="noopener">Scheme Interpreter and Visualizer</a>或<a href="https://scheme-legacy.apps.cs61a.org/editor.html" target="_blank" rel="noopener">Editor</a>，通过命令</p>
<figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name">download</span> <span class="symbol">'8a63a3005ae7814ece306e6dc12480f7</span>)</span><br></pre></td></tr></table></figure>
<p>直接下载安装上文搭建的环境。在这个环境中，你可以通过<code>make-wire</code>增加导线，用<code>probe</code>进行监视，直接调用<code>inverter</code>,<code>and-gate</code>,<code>or-gate</code>，<code>half-adder</code>，<code>full-adder</code>连接出新的电路，用<code>set-signal!</code>改变输入信号值。除此之外，它们本来就是非常优秀的可视化工具，你还可以在一步步搭建电路的同时用<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name">draw-pair</span> the-agenda)</span><br><span class="line">(<span class="name">visualize</span> (<span class="name">half-adder</span> a b s c))</span><br><span class="line">(<span class="name">diagram</span>)</span><br></pre></td></tr></table></figure></p>
<p>等命令去观察这个管理模拟进程的<code>agenda</code>本质上是一个什么样的数据结构，半加器电路的连接一步步会进行哪些操作，整个执行环境的变量又是如何被绑定的……更多用法还请根据需求自行开发。</p>
<p>当然，在国内有时可能会因为一些众所周知的原因无法使用上述工具，不过没关系，一步步跟着上面的解释慢慢写就可以了。接下来直接用原书上给出的一个简单的例子来结束本文，至此终于有始有终的带着大家看到我们辛辛苦苦写的模型第一次得到了应用。</p>
<p>首先根据你的需求设置三种基本元件的延迟时间，并初始化<code>the-agenda</code>：<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> inverter-delay <span class="number">2</span>)</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> and-gate-delay <span class="number">3</span>)</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> or-gate-delay <span class="number">5</span>)</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> the-agenda (<span class="name">make-agenda</span>))</span><br></pre></td></tr></table></figure></p>
<p>我们准备模拟一个简单的半加器的行为，于是先新建四根导线<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name"><span class="builtin-name">define</span></span> input-1 (<span class="name">make-wire</span>))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> input-2 (<span class="name">make-wire</span>))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> sum (<span class="name">make-wire</span>))</span><br><span class="line">(<span class="name"><span class="builtin-name">define</span></span> carry (<span class="name">make-wire</span>))</span><br></pre></td></tr></table></figure></p>
<p>为了观察输出，在两个输出位安置<a href="#Probe"><code>probe</code></a>并随即打印示数<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name">probe</span> <span class="symbol">'sum</span> sum)</span><br><span class="line"><span class="comment">;sum 0  New-value = 0</span></span><br><span class="line"></span><br><span class="line">(<span class="name">probe</span> <span class="symbol">'carry</span> carry)</span><br><span class="line"><span class="comment">;carry 0  New-value = 0</span></span><br></pre></td></tr></table></figure></p>
<p>把它们通过半加器连接<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name">half-adder</span> input-1 input-2 sum carry)</span><br><span class="line"><span class="comment">;ok</span></span><br></pre></td></tr></table></figure></p>
<p>此时改变输入信号<code>input-1</code>的值为1，在一个<code>half-adder-delay</code>后不出所望，<code>sum</code>探针通知<code>sum</code>的值已经改变为1了<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name">set-signal!</span> input-1 <span class="number">1</span>)</span><br><span class="line"><span class="comment">;done</span></span><br><span class="line">(<span class="name">propagate</span>)</span><br><span class="line"><span class="comment">;sum 8 New-value = 1</span></span><br><span class="line"><span class="comment">;done</span></span><br></pre></td></tr></table></figure></p>
<p>注意当前模拟时间为第8个单元，现在再改变输入信号<code>input-2</code>的值为1，可以看到在一个<code>or-gate-delay</code>后<code>carry</code>位发生了改变了，从输入改变开始一个<code>half-adder-delay</code>后<code>sum</code>位输出也发生了改变：<br><figure class="highlight scheme"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">(<span class="name">set-signal!</span> input-2 <span class="number">1</span>)</span><br><span class="line"><span class="comment">; done</span></span><br><span class="line"></span><br><span class="line">(<span class="name">propagate</span>)</span><br><span class="line"><span class="comment">; carry 11  New-value = 1</span></span><br><span class="line"><span class="comment">; sum 16  New-value = 0</span></span><br><span class="line"><span class="comment">; done</span></span><br></pre></td></tr></table></figure></p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>至此，整个章节的内容可以说是全部覆盖了。在这篇文章中，我们定义了一个特殊的一维表<code>agenda</code>来管理整个模拟的进程，用封装了本地状态的<code>wire</code>模拟了信号载体导线的行为，根据逻辑实现了各种功能元件的连接模拟。</p>
<p>对于实际应用来说，我们至此所做的算不上什么有意义的工作，但通过一步步编写设计去思考它们的应用场景，也会开始逐渐感觉到编程是很有趣的事，用函数式编程语言去完成之前用面向对象编程语言实现的任务尤甚。</p>
<p>希望我的这篇文章能帮助正在困惑的你跨过可变数据建模理解上的障碍，带领正在无聊的你发现一个更有意思的世界。</p>
<blockquote>
<p>祝你早日找到住在计算机中的神灵</p>
</blockquote>
<p>也祝我。</p>
<div id="footnotes"><hr><div id="footnotelist"><ol style="list-style:none; padding-left: 0;"><li id="fn:1"><span style="display: inline-block; vertical-align: top; padding-right: 10px;">1.</span><span style="display: inline-block; vertical-align: top;">虽然MIT已经提供了html形式的全文开源，但为了获取更好的阅读体验，推荐下载<a href="https://github.com/sarabander/sicp-pdf" target="_blank" rel="noopener">这个排版精美的非官方电子版</a>或<a href="https://xuanji.appspot.com/isicp/index.html" target="_blank" rel="noopener">在线交互版</a></span><a href="#fnref:1" rev="footnote"> ↩</a></li><li id="fn:2"><span style="display: inline-block; vertical-align: top; padding-right: 10px;">2.</span><span style="display: inline-block; vertical-align: top;">SICP全书倾向于在display函数的第一个指令放置<code>(newline)</code>但经常忽略在打印完成后使用<code>(newline)</code>给其他命令空间，我们可以看到前面的<code>‘done’</code>之前都没有用<code>(newline)</code>刷新，如果用原始版本的<code>probe</code>定义，可能会造成显示混乱，为此我在最后一行添加了一个<code>(newline)</code>使输出更符合读者的观感。</span><a href="#fnref:2" rev="footnote"> ↩</a></li><li id="fn:3"><span style="display: inline-block; vertical-align: top; padding-right: 10px;">3.</span><span style="display: inline-block; vertical-align: top;"><a href="https://en.wikipedia.org/wiki/Critical_path_method" target="_blank" rel="noopener">https://en.wikipedia.org/wiki/Critical_path_method</a></span><a href="#fnref:3" rev="footnote"> ↩</a></li></ol></div></div>
      
    </div>

    
      

    

    <footer class="article-footer">
      <a data-url="notebook.xyli.me/SICP/represent-digital-circuits-simulator/" data-id="cjniypnzb003slcw3uvs139th" class="article-share-link">
        <i class="fa fa-share"></i> Share
      </a>
      <!-- 
        <a href="#disqus_thread" class="article-comment-link">
        <i class="fa fa-comment"></i> Comments
        </a>
       -->
      
  <ul class="article-tag-list"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/函数式编程/">函数式编程</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/数字电路/">数字电路</a></li></ul>


    </footer>
  </div>
  
    
<ul id="article-nav" class="nav nav-pills nav-justified">
  
  <li role="presentation">
    <a href="/LeetCode/LeetCode-Weekly-Contest-100/" id="article-nav-older" class="article-nav-link-wrap">
      <i class="fa fa-chevron-left pull-left"></i>
      <span class="article-nav-link-title">LeetCode Weekly Contest 100</span>
    </a>
  </li>
  
  
  <li role="presentation">
    <a href="/LeetCode/LeetCode-Weekly-Contest-101/" id="article-nav-newer" class="article-nav-link-wrap">
      <span class="article-nav-link-title">LeetCode Weekly Contest 101</span>
      <i class="fa fa-chevron-right pull-right"></i>
    </a>
  </li>
  
</ul>


  
</article>


<!-- 
<section id="comments">
  <div id="disqus_thread">
    <noscript>Please enable JavaScript to view the <a href="//disqus.com/?ref_noscript">comments powered by Disqus.</a></noscript>
  </div>
</section>
 -->

  <div id="comments"></div>
  <link rel="stylesheet" href="https://imsun.github.io/gitment/style/default.css">
  <script src="https://imsun.github.io/gitment/dist/gitment.browser.js"></script>
  <script>
  var gitment = new Gitment({
    owner: 'Lixinyi-DUT',
    repo: 'TuQiang-Street-301',
    oauth: {
      client_id: '0a613b11d9140b2629e0',
      client_secret: 'b6ee57129a892f87bbac149167a90cf1a8035a47',
      id: 'Fri Sep 07 2018 21:57:19 GMT+0800',
    },
  })
  gitment.render('comments')
  </script>



        </div>
        <div class="col-sm-3 col-sm-offset-1 blog-sidebar">
          
  <div class="sidebar-module sidebar-toc">
    <h4>概览</h4>
    <ol class="sidebar-module-list"><li class="sidebar-module-list-item sidebar-module-list-level-2"><a class="sidebar-module-list-link" href="#Agenda"><span class="sidebar-module-list-number">1.</span> <span class="sidebar-module-list-text">Agenda</span></a><ol class="sidebar-module-list-child"><li class="sidebar-module-list-item sidebar-module-list-level-3"><a class="sidebar-module-list-link" href="#The-agenda"><span class="sidebar-module-list-number">1.1.</span> <span class="sidebar-module-list-text">The-agenda</span></a></li></ol></li><li class="sidebar-module-list-item sidebar-module-list-level-2"><a class="sidebar-module-list-link" href="#Wire"><span class="sidebar-module-list-number">2.</span> <span class="sidebar-module-list-text">Wire</span></a><ol class="sidebar-module-list-child"><li class="sidebar-module-list-item sidebar-module-list-level-3"><a class="sidebar-module-list-link" href="#Probe"><span class="sidebar-module-list-number">2.1.</span> <span class="sidebar-module-list-text">Probe</span></a></li></ol></li><li class="sidebar-module-list-item sidebar-module-list-level-2"><a class="sidebar-module-list-link" href="#Function-box"><span class="sidebar-module-list-number">3.</span> <span class="sidebar-module-list-text">Function box</span></a><ol class="sidebar-module-list-child"><li class="sidebar-module-list-item sidebar-module-list-level-3"><a class="sidebar-module-list-link" href="#Primitive-function-box"><span class="sidebar-module-list-number">3.1.</span> <span class="sidebar-module-list-text">Primitive function box</span></a></li><li class="sidebar-module-list-item sidebar-module-list-level-3"><a class="sidebar-module-list-link" href="#Half-adder"><span class="sidebar-module-list-number">3.2.</span> <span class="sidebar-module-list-text">Half-adder</span></a></li><li class="sidebar-module-list-item sidebar-module-list-level-3"><a class="sidebar-module-list-link" href="#Full-adder"><span class="sidebar-module-list-number">3.3.</span> <span class="sidebar-module-list-text">Full-adder</span></a></li><li class="sidebar-module-list-item sidebar-module-list-level-3"><a class="sidebar-module-list-link" href="#Ripple-carry-adder"><span class="sidebar-module-list-number">3.4.</span> <span class="sidebar-module-list-text">Ripple-carry adder</span></a></li></ol></li><li class="sidebar-module-list-item sidebar-module-list-level-2"><a class="sidebar-module-list-link" href="#A-sample-simulation"><span class="sidebar-module-list-number">4.</span> <span class="sidebar-module-list-text">A sample simulation</span></a></li><li class="sidebar-module-list-item sidebar-module-list-level-2"><a class="sidebar-module-list-link" href="#Summary"><span class="sidebar-module-list-number">5.</span> <span class="sidebar-module-list-text">Summary</span></a></li></ol>
  </div>



  <div class="sidebar-module sidebar-module-inset">
  <h4>About</h4>
  <p>失败作者的另一个博客<a href="http://yangzhou301.xyli.me/" style="text-decoration:none;">扬州计划</a> </p><p>谢谢各位长久以来的关怀。</p><p>微信公众号</p><img src="https://github.com/Lixinyi-DUT/Project-Yangzhou/raw/master/notebook/LeetCode/qrcode.png"  style="width:215px;height:215px;" align="middle"><p>联系作者<em><a href="mailto:wolixinyi@gmail.com" style="text-decoration:none;"><i class="fa fa-envelope-o"></i>wolixinyi@gmail.com</a></em></p>
</div>


  
  <div class="sidebar-module">
    <h4>Categories</h4>
    <ul class="sidebar-module-list"><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/categories/CS161/">CS161</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/categories/Deutsche101/">Deutsche101</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/categories/Introduction/">Introduction</a><span class="sidebar-module-list-count">3</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/categories/LeetCode/">LeetCode</a><span class="sidebar-module-list-count">48</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/categories/MIT6-042/">MIT6.042</a><span class="sidebar-module-list-count">2</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/categories/SICP/">SICP</a><span class="sidebar-module-list-count">5</span></li></ul>
  </div>



  
  <div class="sidebar-module sidebar-tags">
    <h4>Tags</h4>
    <ul class="sidebar-module-list"><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/DrRacket/">DrRacket</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/LaTeX/">LaTeX</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/书评/">书评</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/函数式编程/">函数式编程</a><span class="sidebar-module-list-count">4</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/动态规划/">动态规划</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/失败/">失败</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/德语/">德语</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/数字电路/">数字电路</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/约束编程/">约束编程</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/组合数学/">组合数学</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/规划问题/">规划问题</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/语种介绍/">语种介绍</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/tags/贪心算法/">贪心算法</a><span class="sidebar-module-list-count">2</span></li></ul>
  </div>



  
  <div class="sidebar-module">
    <h4>Tag Cloud</h4>
    <p class="tagcloud">
      <a href="/tags/DrRacket/" style="font-size: 10px;">DrRacket</a> <a href="/tags/LaTeX/" style="font-size: 10px;">LaTeX</a> <a href="/tags/书评/" style="font-size: 10px;">书评</a> <a href="/tags/函数式编程/" style="font-size: 20px;">函数式编程</a> <a href="/tags/动态规划/" style="font-size: 10px;">动态规划</a> <a href="/tags/失败/" style="font-size: 10px;">失败</a> <a href="/tags/德语/" style="font-size: 10px;">德语</a> <a href="/tags/数字电路/" style="font-size: 10px;">数字电路</a> <a href="/tags/约束编程/" style="font-size: 10px;">约束编程</a> <a href="/tags/组合数学/" style="font-size: 10px;">组合数学</a> <a href="/tags/规划问题/" style="font-size: 10px;">规划问题</a> <a href="/tags/语种介绍/" style="font-size: 10px;">语种介绍</a> <a href="/tags/贪心算法/" style="font-size: 15px;">贪心算法</a>
    </p>
  </div>


  
  <div class="sidebar-module">
    <h4>Archives</h4>
    <ul class="sidebar-module-list"><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/10/">十月 2018</a><span class="sidebar-module-list-count">4</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/09/">九月 2018</a><span class="sidebar-module-list-count">8</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/08/">八月 2018</a><span class="sidebar-module-list-count">5</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/07/">七月 2018</a><span class="sidebar-module-list-count">5</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/06/">六月 2018</a><span class="sidebar-module-list-count">6</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/05/">五月 2018</a><span class="sidebar-module-list-count">4</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/04/">四月 2018</a><span class="sidebar-module-list-count">5</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/03/">三月 2018</a><span class="sidebar-module-list-count">4</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/02/">二月 2018</a><span class="sidebar-module-list-count">4</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2018/01/">一月 2018</a><span class="sidebar-module-list-count">4</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2017/12/">十二月 2017</a><span class="sidebar-module-list-count">3</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2017/10/">十月 2017</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2017/08/">八月 2017</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2017/07/">七月 2017</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2017/06/">六月 2017</a><span class="sidebar-module-list-count">2</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2016/10/">十月 2016</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/2016/09/">九月 2016</a><span class="sidebar-module-list-count">1</span></li><li class="sidebar-module-list-item"><a class="sidebar-module-list-link" href="/archives/1990/05/">五月 1990</a><span class="sidebar-module-list-count">1</span></li></ul>
  </div>



  
  <div class="sidebar-module sidebar-recents">
    <h4>Recents</h4>
    <ul class="sidebar-module-list">
      
        <li>
          <a href="/LeetCode/LeetCode-Weekly-Contest-107/">LeetCode Weekly Contest 107</a>
        </li>
      
        <li>
          <a href="/LeetCode/LeetCode-Weekly-Contest-106/">LeetCode Weekly Contest 106</a>
        </li>
      
        <li>
          <a href="/LeetCode/LeetCode-Weekly-Contest-105/">LeetCode Weekly Contest 105</a>
        </li>
      
        <li>
          <a href="/SICP/stream-count-and-generating-function/">流，计数与生成函数</a>
        </li>
      
        <li>
          <a href="/LeetCode/LeetCode-Weekly-Contest-104/">LeetCode Weekly Contest 104</a>
        </li>
      
    </ul>
  </div>



        </div>
    </div>
  </div>
  <footer class="blog-footer">
  <div class="container">
    <div id="footer-info" class="inner">
      &copy; 2018 Xinyi Li<br>
      Powered by <a href="http://hexo.io/" target="_blank">Hexo</a>
    </div>
  </div>
</footer>

  
<script>
  var disqus_shortname = 'notebook-xyli-me';
  
  var disqus_url = 'notebook.xyli.me/SICP/represent-digital-circuits-simulator/';
  
  (function(){
    var dsq = document.createElement('script');
    dsq.type = 'text/javascript';
    dsq.async = true;
    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
  })();
</script>


<script src="https://ajax.googleapis.com/ajax/libs/jquery/2.1.4/jquery.min.js" integrity="sha384-8gBf6Y4YYq7Jx97PIqmTwLPin4hxIzQw5aDmUg/DDhul9fFpbbLcLh3nTIIDJKhx" crossorigin="anonymous"></script>

<script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js" integrity="sha384-0mSbJDEHialfmuBBQP6A4Qrprq5OVfW37PRR3j5ELqxss1yVqOtnepnHVP9aJ7xS" crossorigin="anonymous"></script>


  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.0.0/styles/github.min.css" integrity="sha384-WtUWHyk39lfUpZQVgokNfSKCJaKAeD6adgLduBLrKTMUuPzFhLtL23y1guFy6lZn" crossorigin="anonymous">
  <script src="/highlight/highlight.pack.js"></script>



  <link rel="stylesheet" href="/fancybox/jquery.fancybox.css">
  <script src="/fancybox/jquery.fancybox.pack.js"></script>




<script src="/js/script.js"></script><!-- hexo-inject:begin --><!-- Begin: Injected MathJax -->
<script type="text/x-mathjax-config">
  MathJax.Hub.Config("");
</script>

<script type="text/x-mathjax-config">
  MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
      all[i].SourceElement().parentNode.className += ' has-jax';
    }
  });
</script>

<script type="text/javascript" src="custom_mathjax_source">
</script>
<!-- End: Injected MathJax -->
<!-- hexo-inject:end -->

</body>
</html>
