Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 12:31:08 2024
| Host         : DESKTOP-8E8QMSR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency             1           
TIMING-16  Warning   Large setup violation                        1000        
TIMING-18  Warning   Missing input or output delay                48          
TIMING-20  Warning   Non-clocked latch                            78          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (9)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[4]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: waveform_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: waveform_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.570   -60891.852                  30868                34171        0.005        0.000                      0                34171        4.500        0.000                       0                 17051  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.570   -60891.852                  30868                34171        0.005        0.000                      0                34171        4.500        0.000                       0                 17051  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        30868  Failing Endpoints,  Worst Slack      -19.570ns,  Total Violation   -60891.853ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.570ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.536ns  (logic 14.498ns (49.085%)  route 15.038ns (50.915%))
  Logic Levels:           48  (CARRY4=33 LUT1=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.842    33.815 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.815    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.149 r  signal_generator/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.304    34.453    signal_generator/plusOp_inferred__0/i__carry__0_n_7
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.303    34.756 r  signal_generator/combined_signal_unsigned[5]_i_1/O
                         net (fo=1, routed)           0.000    34.756    signal_generator/combined_signal_unsigned[5]_i_1_n_1
    SLICE_X41Y81         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.508    14.931    signal_generator/CLK_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)        0.032    15.186    signal_generator/combined_signal_unsigned_reg[5]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -34.756    
  -------------------------------------------------------------------
                         slack                                -19.570    

Slack (VIOLATED) :        -19.549ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.513ns  (logic 14.480ns (49.063%)  route 15.033ns (50.937%))
  Logic Levels:           48  (CARRY4=33 LUT1=1 LUT3=2 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.842    33.815 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.815    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.128 r  signal_generator/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.299    34.427    signal_generator/plusOp_inferred__0/i__carry__0_n_5
    SLICE_X41Y79         LUT6 (Prop_lut6_I4_O)        0.306    34.733 r  signal_generator/combined_signal_unsigned[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    34.733    signal_generator/combined_signal_unsigned[7]_i_1_n_1
    SLICE_X41Y79         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.507    14.930    signal_generator/CLK_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.031    15.184    signal_generator/combined_signal_unsigned_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -34.733    
  -------------------------------------------------------------------
                         slack                                -19.549    

Slack (VIOLATED) :        -19.466ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.432ns  (logic 14.402ns (48.934%)  route 15.030ns (51.066%))
  Logic Levels:           48  (CARRY4=33 LUT1=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.842    33.815 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.815    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.054 r  signal_generator/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.296    34.349    signal_generator/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.302    34.651 r  signal_generator/combined_signal_unsigned[6]_i_3/O
                         net (fo=1, routed)           0.000    34.651    signal_generator/combined_signal_unsigned[6]_i_3_n_1
    SLICE_X41Y81         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.508    14.931    signal_generator/CLK_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)        0.031    15.185    signal_generator/combined_signal_unsigned_reg[6]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -34.651    
  -------------------------------------------------------------------
                         slack                                -19.466    

Slack (VIOLATED) :        -19.432ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.444ns  (logic 14.382ns (48.846%)  route 15.062ns (51.154%))
  Logic Levels:           48  (CARRY4=33 LUT1=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.842    33.815 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.815    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.037 r  signal_generator/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.328    34.364    signal_generator/plusOp_inferred__0/i__carry__0_n_8
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.299    34.663 r  signal_generator/combined_signal_unsigned[4]_i_1/O
                         net (fo=1, routed)           0.000    34.663    signal_generator/combined_signal_unsigned[4]_i_1_n_1
    SLICE_X42Y80         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.504    14.927    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)        0.081    15.231    signal_generator/combined_signal_unsigned_reg[4]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -34.663    
  -------------------------------------------------------------------
                         slack                                -19.432    

Slack (VIOLATED) :        -19.318ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.283ns  (logic 14.241ns (48.632%)  route 15.042ns (51.368%))
  Logic Levels:           47  (CARRY4=32 LUT1=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.916    33.889 r  signal_generator/plusOp_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.309    34.197    signal_generator/plusOp_inferred__0/i__carry_n_5
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.306    34.503 r  signal_generator/combined_signal_unsigned[3]_i_1/O
                         net (fo=1, routed)           0.000    34.503    signal_generator/combined_signal_unsigned[3]_i_1_n_1
    SLICE_X40Y79         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.507    14.930    signal_generator/CLK_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.032    15.185    signal_generator/combined_signal_unsigned_reg[3]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -34.503    
  -------------------------------------------------------------------
                         slack                                -19.318    

Slack (VIOLATED) :        -19.243ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.207ns  (logic 14.178ns (48.542%)  route 15.030ns (51.458%))
  Logic Levels:           47  (CARRY4=32 LUT1=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.857    33.830 r  signal_generator/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.296    34.125    signal_generator/plusOp_inferred__0/i__carry_n_6
    SLICE_X41Y80         LUT5 (Prop_lut5_I0_O)        0.302    34.427 r  signal_generator/combined_signal_unsigned[2]_i_1/O
                         net (fo=1, routed)           0.000    34.427    signal_generator/combined_signal_unsigned[2]_i_1_n_1
    SLICE_X41Y80         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.507    14.930    signal_generator/CLK_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.031    15.184    signal_generator/combined_signal_unsigned_reg[2]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -34.427    
  -------------------------------------------------------------------
                         slack                                -19.243    

Slack (VIOLATED) :        -19.125ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.089ns  (logic 14.056ns (48.320%)  route 15.033ns (51.680%))
  Logic Levels:           47  (CARRY4=32 LUT1=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.734    33.707 r  signal_generator/plusOp_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.299    34.006    signal_generator/plusOp_inferred__0/i__carry_n_7
    SLICE_X41Y80         LUT5 (Prop_lut5_I0_O)        0.303    34.309 r  signal_generator/combined_signal_unsigned[1]_i_1/O
                         net (fo=1, routed)           0.000    34.309    signal_generator/combined_signal_unsigned[1]_i_1_n_1
    SLICE_X41Y80         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.507    14.930    signal_generator/CLK_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)        0.031    15.184    signal_generator/combined_signal_unsigned_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -34.309    
  -------------------------------------------------------------------
                         slack                                -19.125    

Slack (VIOLATED) :        -18.936ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.902ns  (logic 13.875ns (48.008%)  route 15.027ns (51.993%))
  Logic Levels:           47  (CARRY4=32 LUT1=1 LUT3=2 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.617     5.220    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.738 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.181     5.918    signal_generator/combined_signal[0]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.124     6.042 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.324     6.366    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X45Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.946 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.955    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.069    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.183    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.826     8.344    signal_generator/L3[14]
    SLICE_X49Y78         LUT6 (Prop_lut6_I4_O)        0.303     8.647 r  signal_generator/L0__5_carry_i_1_comp/O
                         net (fo=3, routed)           0.595     9.241    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.365 r  signal_generator/L0__5_carry_i_8/O
                         net (fo=1, routed)           0.000     9.365    signal_generator/L0__5_carry_i_8_n_1
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.915    signal_generator/L0__5_carry_n_1
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.143 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.644    10.788    signal_generator/L0__5_carry__0_n_2
    SLICE_X47Y78         LUT3 (Prop_lut3_I1_O)        0.313    11.101 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    11.101    signal_generator/i__carry__0_i_85_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.633 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.977    12.610    signal_generator/i__carry__0_i_72_n_1
    SLICE_X46Y77         LUT5 (Prop_lut5_I0_O)        0.124    12.734 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.734    signal_generator/i__carry__0_i_81_n_1
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.267 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.267    signal_generator/i__carry__0_i_63_n_1
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.384 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.933    14.317    signal_generator/i__carry__0_i_62_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    14.441 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.441    signal_generator/i__carry__0_i_71_n_1
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.974 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.974    signal_generator/i__carry__0_i_53_n_1
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.091 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.930    16.021    signal_generator/i__carry__0_i_52_n_1
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.124    16.145 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    16.145    signal_generator/i__carry__0_i_61_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.695 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.695    signal_generator/i__carry__0_i_35_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.809 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.959    17.768    signal_generator/i__carry__0_i_34_n_1
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124    17.892 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.892    signal_generator/i__carry__0_i_43_n_1
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.442 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.442    signal_generator/i__carry__0_i_11_n_1
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.556 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.935    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.165 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.165    signal_generator/i__carry__0_i_9_n_1
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.279 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.924    21.203    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.327    signal_generator/i__carry__0_i_47_n_1
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.877 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.877    signal_generator/i__carry__0_i_16_n_1
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.991 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.982    22.973    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124    23.097 r  signal_generator/i__carry__0_i_51/O
                         net (fo=1, routed)           0.000    23.097    signal_generator/i__carry__0_i_51_n_1
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.630 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.630    signal_generator/i__carry__0_i_21_n_1
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.747 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          0.945    24.692    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X41Y77         LUT5 (Prop_lut5_I0_O)        0.124    24.816 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.816    signal_generator/i__carry_i_14_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.366 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.366    signal_generator/i__carry_i_6__0_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.480 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.955    26.435    signal_generator/i__carry__0_i_8_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    26.559 r  signal_generator/L0__343_carry_i_29/O
                         net (fo=1, routed)           0.000    26.559    signal_generator/L0__343_carry_i_29_n_1
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.109 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.109    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.223 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          1.126    28.348    signal_generator/i__carry_i_5__0_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I0_O)        0.124    28.472 r  signal_generator/L0__343_carry_i_23/O
                         net (fo=1, routed)           0.000    28.472    signal_generator/L0__343_carry_i_23_n_1
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.848 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.848    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.965 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.947    29.912    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.492 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.492    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.978    31.584    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X38Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.179 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    32.179    signal_generator/L0__343_carry_n_1
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.408 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.565    32.973    signal_generator/L0__343_carry__0_n_2
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.557    33.530 r  signal_generator/plusOp_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.293    33.822    signal_generator/plusOp_inferred__0/i__carry_n_8
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.299    34.121 r  signal_generator/combined_signal_unsigned[0]_i_1/O
                         net (fo=1, routed)           0.000    34.121    signal_generator/combined_signal_unsigned[0]_i_1_n_1
    SLICE_X41Y81         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.508    14.931    signal_generator/CLK_IBUF_BUFG
    SLICE_X41Y81         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)        0.031    15.185    signal_generator/combined_signal_unsigned_reg[0]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -34.121    
  -------------------------------------------------------------------
                         slack                                -18.936    

Slack (VIOLATED) :        -6.580ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_in/current_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[994][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.546ns  (logic 0.704ns (4.255%)  route 15.842ns (95.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.604     5.206    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  recorder/signal_buffer_in/current_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  recorder/signal_buffer_in/current_size_reg[1]/Q
                         net (fo=892, routed)        10.279    15.942    recorder/signal_buffer_in/b_in_data_size[1]
    SLICE_X64Y143        LUT4 (Prop_lut4_I0_O)        0.124    16.066 r  recorder/signal_buffer_in/buffer_array[10][1]_i_2__0/O
                         net (fo=40, routed)          5.562    21.628    recorder/signal_buffer_in/buffer_array[10][1]_i_2__0_n_1
    SLICE_X31Y133        LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  recorder/signal_buffer_in/buffer_array[994][1]_i_1__0/O
                         net (fo=1, routed)           0.000    21.752    recorder/signal_buffer_in/buffer_array[994][1]_i_1__0_n_1
    SLICE_X31Y133        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[994][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.497    14.919    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X31Y133        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[994][1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X31Y133        FDRE (Setup_fdre_C_D)        0.029    15.172    recorder/signal_buffer_in/buffer_array_reg[994][1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -21.752    
  -------------------------------------------------------------------
                         slack                                 -6.580    

Slack (VIOLATED) :        -6.421ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_in/current_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.385ns  (logic 0.704ns (4.297%)  route 15.681ns (95.703%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.604     5.206    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  recorder/signal_buffer_in/current_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.456     5.662 r  recorder/signal_buffer_in/current_size_reg[1]/Q
                         net (fo=892, routed)        10.279    15.942    recorder/signal_buffer_in/b_in_data_size[1]
    SLICE_X64Y143        LUT4 (Prop_lut4_I0_O)        0.124    16.066 r  recorder/signal_buffer_in/buffer_array[10][1]_i_2__0/O
                         net (fo=40, routed)          5.402    21.467    recorder/signal_buffer_in/buffer_array[10][1]_i_2__0_n_1
    SLICE_X40Y133        LUT5 (Prop_lut5_I2_O)        0.124    21.591 r  recorder/signal_buffer_in/buffer_array[10][1]_i_1__0/O
                         net (fo=1, routed)           0.000    21.591    recorder/signal_buffer_in/buffer_array[10]1_out[1]
    SLICE_X40Y133        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.495    14.917    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X40Y133        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[10][1]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X40Y133        FDRE (Setup_fdre_C_D)        0.029    15.170    recorder/signal_buffer_in/buffer_array_reg[10][1]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                 -6.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[659][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[658][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.276%)  route 0.177ns (48.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.569     1.488    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X68Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[659][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  recorder/signal_buffer_in/buffer_array_reg[659][2]/Q
                         net (fo=1, routed)           0.177     1.806    recorder/signal_buffer_in/buffer_array_reg_n_1_[659][2]
    SLICE_X68Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.851 r  recorder/signal_buffer_in/buffer_array[658][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    recorder/signal_buffer_in/buffer_array[658][2]_i_1__0_n_1
    SLICE_X68Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[658][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.835     2.000    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X68Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[658][2]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.092     1.846    recorder/signal_buffer_in/buffer_array_reg[658][2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[731][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[730][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.493%)  route 0.182ns (46.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.565     1.484    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[731][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  recorder/signal_buffer_in/buffer_array_reg[731][3]/Q
                         net (fo=1, routed)           0.182     1.830    recorder/signal_buffer_in/buffer_array_reg_n_1_[731][3]
    SLICE_X54Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.875 r  recorder/signal_buffer_in/buffer_array[730][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    recorder/signal_buffer_in/buffer_array[730]1_out[3]
    SLICE_X54Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[730][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.828     1.994    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[730][3]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.121     1.869    recorder/signal_buffer_in/buffer_array_reg[730][3]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[715][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[714][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.055%)  route 0.193ns (50.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.590     1.509    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X72Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[715][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  recorder/signal_buffer_in/buffer_array_reg[715][3]/Q
                         net (fo=1, routed)           0.193     1.844    recorder/signal_buffer_in/buffer_array_reg_n_1_[715][3]
    SLICE_X72Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  recorder/signal_buffer_in/buffer_array[714][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    recorder/signal_buffer_in/buffer_array[714][3]_i_1__0_n_1
    SLICE_X72Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[714][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.868     2.033    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X72Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[714][3]/C
                         clock pessimism             -0.245     1.787    
    SLICE_X72Y99         FDRE (Hold_fdre_C_D)         0.092     1.879    recorder/signal_buffer_in/buffer_array_reg[714][3]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[503][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[502][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.630     1.550    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[503][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164     1.714 r  recorder/signal_buffer_out/buffer_array_reg[503][1]/Q
                         net (fo=1, routed)           0.159     1.873    recorder/signal_buffer_out/buffer_array_reg_n_1_[503][1]
    SLICE_X52Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  recorder/signal_buffer_out/buffer_array[502][1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    recorder/signal_buffer_out/buffer_array[502]1_out[1]
    SLICE_X52Y9          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[502][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.903     2.068    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[502][1]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.091     1.905    recorder/signal_buffer_out/buffer_array_reg[502][1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[489][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[488][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.765%)  route 0.159ns (43.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.555     1.474    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X50Y114        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[489][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  recorder/signal_buffer_in/buffer_array_reg[489][3]/Q
                         net (fo=1, routed)           0.159     1.798    recorder/signal_buffer_in/buffer_array_reg_n_1_[489][3]
    SLICE_X52Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  recorder/signal_buffer_in/buffer_array[488][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    recorder/signal_buffer_in/buffer_array[488]1_out[3]
    SLICE_X52Y114        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[488][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.988    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X52Y114        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[488][3]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y114        FDRE (Hold_fdre_C_D)         0.091     1.828    recorder/signal_buffer_in/buffer_array_reg[488][3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[489][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[488][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.611%)  route 0.160ns (43.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.555     1.474    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X50Y113        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[489][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  recorder/signal_buffer_in/buffer_array_reg[489][2]/Q
                         net (fo=1, routed)           0.160     1.799    recorder/signal_buffer_in/buffer_array_reg_n_1_[489][2]
    SLICE_X52Y113        LUT5 (Prop_lut5_I1_O)        0.045     1.844 r  recorder/signal_buffer_in/buffer_array[488][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    recorder/signal_buffer_in/buffer_array[488]1_out[2]
    SLICE_X52Y113        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[488][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.988    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X52Y113        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[488][2]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.092     1.829    recorder/signal_buffer_in/buffer_array_reg[488][2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[487][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[486][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.527%)  route 0.190ns (50.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.554     1.473    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X55Y113        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[487][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  recorder/signal_buffer_in/buffer_array_reg[487][7]/Q
                         net (fo=1, routed)           0.190     1.804    recorder/signal_buffer_in/buffer_array_reg_n_1_[487][7]
    SLICE_X51Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.849 r  recorder/signal_buffer_in/buffer_array[486][7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.849    recorder/signal_buffer_in/buffer_array[486]1_out[7]
    SLICE_X51Y112        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[486][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.825     1.990    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X51Y112        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[486][7]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.092     1.831    recorder/signal_buffer_in/buffer_array_reg[486][7]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[249][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[248][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.430%)  route 0.190ns (50.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.556     1.475    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X55Y138        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[249][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  recorder/signal_buffer_in/buffer_array_reg[249][0]/Q
                         net (fo=1, routed)           0.190     1.807    recorder/signal_buffer_in/buffer_array_reg_n_1_[249][0]
    SLICE_X51Y138        LUT5 (Prop_lut5_I1_O)        0.045     1.852 r  recorder/signal_buffer_in/buffer_array[248][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    recorder/signal_buffer_in/buffer_array[248][0]_i_1__0_n_1
    SLICE_X51Y138        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[248][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.827     1.992    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X51Y138        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[248][0]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X51Y138        FDRE (Hold_fdre_C_D)         0.092     1.833    recorder/signal_buffer_in/buffer_array_reg[248][0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[959][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[958][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.266%)  route 0.128ns (40.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.635     1.555    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[959][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  recorder/signal_buffer_out/buffer_array_reg[959][1]/Q
                         net (fo=1, routed)           0.128     1.824    recorder/signal_buffer_out/buffer_array_reg_n_1_[959][1]
    SLICE_X45Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.869 r  recorder/signal_buffer_out/buffer_array[958][1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    recorder/signal_buffer_out/buffer_array[958][1]_i_1_n_1
    SLICE_X45Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[958][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.839     2.004    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[958][1]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091     1.844    recorder/signal_buffer_out/buffer_array_reg[958][1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[747][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[746][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.197%)  route 0.200ns (51.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.622     1.542    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[747][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  recorder/signal_buffer_out/buffer_array_reg[747][0]/Q
                         net (fo=1, routed)           0.200     1.883    recorder/signal_buffer_out/buffer_array_reg_n_1_[747][0]
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.928 r  recorder/signal_buffer_out/buffer_array[746][0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    recorder/signal_buffer_out/buffer_array[746][0]_i_1_n_1
    SLICE_X49Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[746][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.897     2.062    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[746][0]/C
                         clock pessimism             -0.254     1.808    
    SLICE_X49Y19         FDRE (Hold_fdre_C_D)         0.092     1.900    recorder/signal_buffer_out/buffer_array_reg[746][0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y74    AUD_PWM_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y75    playback_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y75    recording_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y75    waveform_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y75    waveform_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y74    PWM/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y74    PWM/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y74    PWM/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y74    PWM/pwm_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y74    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y74    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    playback_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    playback_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    recording_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    recording_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y74    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y74    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    playback_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    playback_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    recording_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75    recording_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y75    waveform_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.635ns  (logic 17.442ns (38.221%)  route 28.193ns (61.779%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.663    41.382    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.328    41.710 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9/O
                         net (fo=3, routed)           0.705    42.415    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9_n_1
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.150    42.565 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12/O
                         net (fo=2, routed)           0.968    43.532    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.326    43.858 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_3/O
                         net (fo=1, routed)           1.029    44.887    signal_generator/single_signal_generator/saw/signal_val0[4]
    SLICE_X43Y70         LUT6 (Prop_lut6_I1_O)        0.124    45.011 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_1/O
                         net (fo=1, routed)           0.624    45.635    signal_generator/single_signal_generator/saw_n_3
    SLICE_X46Y72         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.011ns  (logic 17.442ns (38.750%)  route 27.569ns (61.250%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.663    41.382    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.328    41.710 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9/O
                         net (fo=3, routed)           0.705    42.415    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9_n_1
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.150    42.565 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12/O
                         net (fo=2, routed)           0.966    43.531    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.326    43.857 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3/O
                         net (fo=1, routed)           0.645    44.502    signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3_n_1
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.124    44.626 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.385    45.011    signal_generator/single_signal_generator/triangle_n_6
    SLICE_X40Y70         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.176ns  (logic 17.090ns (38.687%)  route 27.085ns (61.313%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.663    41.382    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.328    41.710 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9/O
                         net (fo=3, routed)           0.667    42.377    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9_n_1
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124    42.501 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_3/O
                         net (fo=1, routed)           0.934    43.434    signal_generator/single_signal_generator/saw/signal_val0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I1_O)        0.124    43.558 r  signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.617    44.176    signal_generator/single_signal_generator/saw_n_4
    SLICE_X46Y72         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.044ns  (logic 17.090ns (38.803%)  route 26.954ns (61.197%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          1.059    41.779    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X39Y70         LUT3 (Prop_lut3_I1_O)        0.328    42.107 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_14/O
                         net (fo=1, routed)           0.264    42.371    signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_14_n_1
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    42.495 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_3/O
                         net (fo=1, routed)           0.944    43.439    signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_3_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    43.563 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.480    44.044    signal_generator/single_signal_generator/triangle_n_7
    SLICE_X44Y71         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.926ns  (logic 17.090ns (38.906%)  route 26.836ns (61.094%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.872    41.591    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X39Y70         LUT5 (Prop_lut5_I1_O)        0.328    41.919 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_6/O
                         net (fo=1, routed)           0.566    42.485    signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_6_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    42.609 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_2/O
                         net (fo=1, routed)           0.611    43.220    signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_2_n_1
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.124    43.344 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_1/O
                         net (fo=1, routed)           0.582    43.926    signal_generator/single_signal_generator/triangle_n_8
    SLICE_X47Y69         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.634ns  (logic 17.194ns (39.405%)  route 26.440ns (60.595%))
  Logic Levels:           41  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.641    41.361    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X39Y71         LUT5 (Prop_lut5_I2_O)        0.354    41.715 r  signal_generator/single_signal_generator/triangle/signal_val_reg[2]_i_3/O
                         net (fo=1, routed)           0.979    42.694    signal_generator/single_signal_generator/saw/signal_val0[1]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.326    43.020 r  signal_generator/single_signal_generator/saw/signal_val_reg[2]_i_1/O
                         net (fo=1, routed)           0.614    43.634    signal_generator/single_signal_generator/saw_n_6
    SLICE_X47Y73         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.402ns  (logic 16.966ns (39.090%)  route 26.436ns (60.910%))
  Logic Levels:           41  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.379    41.098    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.328    41.426 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_3/O
                         net (fo=1, routed)           0.760    42.186    signal_generator/single_signal_generator/saw/signal_val0[2]
    SLICE_X45Y70         LUT6 (Prop_lut6_I1_O)        0.124    42.310 r  signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           1.093    43.402    signal_generator/single_signal_generator/saw_n_5
    SLICE_X45Y74         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.033ns  (logic 16.966ns (39.426%)  route 26.067ns (60.574%))
  Logic Levels:           41  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=5 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.355    40.720 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.641    41.361    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X39Y71         LUT4 (Prop_lut4_I2_O)        0.328    41.689 r  signal_generator/single_signal_generator/triangle/signal_val_reg[1]_i_3/O
                         net (fo=1, routed)           0.890    42.579    signal_generator/single_signal_generator/saw/signal_val0[0]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.124    42.703 r  signal_generator/single_signal_generator/saw/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.330    43.033    signal_generator/single_signal_generator/saw_n_7
    SLICE_X47Y73         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.792ns  (logic 16.612ns (39.750%)  route 25.180ns (60.250%))
  Logic Levels:           40  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X30Y62         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.646     2.475    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y64         LUT1 (Prop_lut1_I0_O)        0.150     2.625 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.755     3.380    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[12]_P[16])
                                                      4.045     7.425 r  signal_generator/single_signal_generator/triangle/multOp/P[16]
                         net (fo=21, routed)          1.355     8.780    signal_generator/single_signal_generator/triangle/multOp_n_90
    SLICE_X15Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431/O
                         net (fo=4, routed)           1.164    10.068    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_431_n_1
    SLICE_X15Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.453 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605/CO[3]
                         net (fo=1, routed)           0.000    10.453    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_605_n_1
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517/CO[3]
                         net (fo=1, routed)           0.000    10.567    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_517_n_1
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.901 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.870    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X10Y59         LUT3 (Prop_lut3_I2_O)        0.303    12.173 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.823    12.996    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.124    13.120 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.120    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.670 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.670    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.004 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.846    14.850    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X10Y58         LUT4 (Prop_lut4_I3_O)        0.303    15.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.153    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.686 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           1.132    16.818    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X12Y58         LUT3 (Prop_lut3_I0_O)        0.124    16.942 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.406    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X12Y58         LUT5 (Prop_lut5_I3_O)        0.150    17.556 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           1.159    18.715    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.328    19.043 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185/O
                         net (fo=1, routed)           0.946    19.989    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_185_n_1
    SLICE_X14Y64         LUT5 (Prop_lut5_I0_O)        0.124    20.113 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_122/O
                         net (fo=18, routed)          0.920    21.033    signal_generator/single_signal_generator/triangle/triangle_out[7]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.118    21.151 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214/O
                         net (fo=2, routed)           1.038    22.188    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_214_n_1
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.326    22.514 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162/O
                         net (fo=2, routed)           0.806    23.320    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_162_n_1
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124    23.444 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165/O
                         net (fo=1, routed)           0.000    23.444    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_165_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.868 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111/O[1]
                         net (fo=3, routed)           0.828    24.696    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_111_n_7
    SLICE_X33Y67         LUT3 (Prop_lut3_I2_O)        0.329    25.025 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105/O
                         net (fo=1, routed)           0.647    25.673    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_105_n_1
    SLICE_X32Y67         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    26.412 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[2]
                         net (fo=7, routed)           1.080    27.492    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_6
    SLICE_X30Y69         LUT1 (Prop_lut1_I0_O)        0.302    27.794 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34/O
                         net (fo=1, routed)           0.000    27.794    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_34_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.146 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.806    28.952    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.307    29.259 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.535    29.794    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.320 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.320    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.654 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/O[1]
                         net (fo=19, routed)          1.355    32.010    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_7
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    32.826 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.826    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_383_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.943 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    32.943    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_253_n_1
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.266 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123/O[1]
                         net (fo=3, routed)           0.810    34.075    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_123_n_7
    SLICE_X37Y71         LUT3 (Prop_lut3_I1_O)        0.306    34.381 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252/O
                         net (fo=2, routed)           0.677    35.058    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_252_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I4_O)        0.152    35.210 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116/O
                         net (fo=2, routed)           1.086    36.296    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_116_n_1
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.326    36.622 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120/O
                         net (fo=1, routed)           0.000    36.622    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_120_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.020 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.020    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.242 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[0]
                         net (fo=3, routed)           0.850    38.092    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_8
    SLICE_X30Y72         LUT4 (Prop_lut4_I0_O)        0.299    38.391 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34/O
                         net (fo=1, routed)           0.502    38.893    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_34_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    39.358 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           1.006    40.365    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X38Y71         LUT5 (Prop_lut5_I0_O)        0.329    40.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_3/O
                         net (fo=1, routed)           0.643    41.336    signal_generator/single_signal_generator/saw/signal_val_reg[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.124    41.460 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.331    41.792    signal_generator/single_signal_generator/saw_n_8
    SLICE_X43Y73         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.848ns  (logic 5.173ns (28.986%)  route 12.674ns (71.014%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         5.791     7.298    CPU_RESETN_IBUF
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.124     7.422 r  SD_RESET_OBUF_inst_i_1/O
                         net (fo=154, routed)         6.884    14.305    SD_RESET_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.542    17.848 r  SD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000    17.848    SD_RESET
    E2                                                                r  SD_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[2]/G
    SLICE_X47Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[2]/Q
                         net (fo=1, routed)           0.110     0.268    signal_generator/single_signal_generator/signal_val[2]
    SLICE_X47Y73         LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[6]/G
    SLICE_X46Y72         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/signal_val_reg[6]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/single_signal_generator/signal_val[6]
    SLICE_X46Y72         LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/saw_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.158ns (54.177%)  route 0.134ns (45.823%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[6]/G
    SLICE_X52Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[6]/Q
                         net (fo=3, routed)           0.134     0.292    signal_generator/single_signal_generator/sine_addr[6]
    SLICE_X52Y60         LDCE                                         r  signal_generator/single_signal_generator/saw_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.158ns (50.457%)  route 0.155ns (49.543%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[0]/G
    SLICE_X43Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[0]/Q
                         net (fo=1, routed)           0.155     0.313    signal_generator/single_signal_generator/signal_val[0]
    SLICE_X45Y73         LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.158ns (49.984%)  route 0.158ns (50.016%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[4]/G
    SLICE_X47Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[4]/Q
                         net (fo=1, routed)           0.158     0.316    signal_generator/single_signal_generator/signal_val[4]
    SLICE_X47Y69         LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.158ns (47.612%)  route 0.174ns (52.388%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[5]/G
    SLICE_X44Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[5]/Q
                         net (fo=1, routed)           0.174     0.332    signal_generator/single_signal_generator/signal_val[5]
    SLICE_X44Y71         LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/saw_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.158ns (45.039%)  route 0.193ns (54.961%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[5]/G
    SLICE_X52Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[5]/Q
                         net (fo=3, routed)           0.193     0.351    signal_generator/single_signal_generator/sine_addr[5]
    SLICE_X52Y61         LDCE                                         r  signal_generator/single_signal_generator/saw_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.158ns (44.406%)  route 0.198ns (55.594%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[0]/G
    SLICE_X55Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[0]/Q
                         net (fo=3, routed)           0.198     0.356    signal_generator/single_signal_generator/sine_addr[0]
    SLICE_X47Y59         LDCE                                         r  signal_generator/single_signal_generator/sine_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.158ns (44.085%)  route 0.200ns (55.915%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[3]/G
    SLICE_X55Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[3]/Q
                         net (fo=3, routed)           0.200     0.358    signal_generator/single_signal_generator/sine_addr[3]
    SLICE_X47Y59         LDCE                                         r  signal_generator/single_signal_generator/sine_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.158ns (41.128%)  route 0.226ns (58.872%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[1]/G
    SLICE_X47Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/signal_val_reg[1]/Q
                         net (fo=1, routed)           0.226     0.384    signal_generator/single_signal_generator/signal_val[1]
    SLICE_X47Y73         LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.536ns  (logic 8.537ns (33.433%)  route 16.998ns (66.567%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.631     5.234    recorder/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          2.532     8.222    recorder/playback_time_out[8]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.346 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.175     9.521    recorder/playback_time_reg[7]_1
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.645 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.631    10.277    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000    10.401    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.951 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.065 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.065    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_n_1
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.378 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_97/O[3]
                         net (fo=14, routed)          1.004    12.382    seven_seg_display/value_to_digit/playback_time_reg[14]_0[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.306    12.688 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.512    13.200    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X34Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.596 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    13.596    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.911 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[3]
                         net (fo=3, routed)           0.850    14.761    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_5
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.307    15.068 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216/O
                         net (fo=1, routed)           0.000    15.068    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216_n_1
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.638 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           1.143    16.780    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.313    17.093 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.981    18.075    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.199 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.964    19.162    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           0.873    20.159    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.124    20.283 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.659    20.942    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_2
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124    21.066 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.118    22.184    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X29Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.308 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.341    23.649    seven_seg_display/anode_select/digit[3]
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.146    23.795 r  seven_seg_display/anode_select/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.215    27.010    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.759    30.770 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.770    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.504ns  (logic 8.558ns (33.556%)  route 16.946ns (66.444%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.631     5.234    recorder/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          2.532     8.222    recorder/playback_time_out[8]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.346 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.175     9.521    recorder/playback_time_reg[7]_1
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.645 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.631    10.277    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000    10.401    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.951 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.065 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.065    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_n_1
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.378 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_97/O[3]
                         net (fo=14, routed)          1.004    12.382    seven_seg_display/value_to_digit/playback_time_reg[14]_0[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.306    12.688 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.512    13.200    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X34Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.596 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    13.596    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.911 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[3]
                         net (fo=3, routed)           0.850    14.761    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_5
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.307    15.068 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216/O
                         net (fo=1, routed)           0.000    15.068    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216_n_1
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.638 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           1.143    16.780    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.313    17.093 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.981    18.075    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.199 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.964    19.162    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           0.873    20.159    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.124    20.283 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.659    20.942    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_2
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124    21.066 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.118    22.184    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X29Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.308 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.333    23.641    seven_seg_display/anode_select/digit[3]
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.152    23.793 r  seven_seg_display/anode_select/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.171    26.964    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    30.738 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.738    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.912ns  (logic 8.333ns (33.450%)  route 16.579ns (66.550%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.631     5.234    recorder/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          2.532     8.222    recorder/playback_time_out[8]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.346 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.175     9.521    recorder/playback_time_reg[7]_1
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.645 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.631    10.277    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000    10.401    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.951 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.065 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.065    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_n_1
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.378 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_97/O[3]
                         net (fo=14, routed)          1.004    12.382    seven_seg_display/value_to_digit/playback_time_reg[14]_0[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.306    12.688 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.512    13.200    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X34Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.596 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    13.596    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.911 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[3]
                         net (fo=3, routed)           0.850    14.761    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_5
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.307    15.068 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216/O
                         net (fo=1, routed)           0.000    15.068    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216_n_1
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.638 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           1.143    16.780    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.313    17.093 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.981    18.075    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.199 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.964    19.162    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           0.873    20.159    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.124    20.283 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.659    20.942    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_2
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124    21.066 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.118    22.184    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X29Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.308 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.341    23.649    seven_seg_display/anode_select/digit[3]
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124    23.773 r  seven_seg_display/anode_select/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.795    26.568    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    30.145 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.145    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.814ns  (logic 8.757ns (35.292%)  route 16.057ns (64.708%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.631     5.234    recorder/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          2.532     8.222    recorder/playback_time_out[8]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.346 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.175     9.521    recorder/playback_time_reg[7]_1
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.645 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.631    10.277    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000    10.401    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.951 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.065 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.065    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_n_1
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.378 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_97/O[3]
                         net (fo=14, routed)          1.004    12.382    seven_seg_display/value_to_digit/playback_time_reg[14]_0[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.306    12.688 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.512    13.200    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X34Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.596 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    13.596    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.911 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[3]
                         net (fo=3, routed)           0.850    14.761    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_5
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.307    15.068 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216/O
                         net (fo=1, routed)           0.000    15.068    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216_n_1
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.638 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           1.143    16.780    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.313    17.093 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.981    18.075    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.199 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.964    19.162    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           0.746    20.032    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I4_O)        0.150    20.182 f  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.823    21.005    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I0_O)        0.326    21.331 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.950    22.281    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.405 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.421    23.826    seven_seg_display/anode_select/digit[0]
    SLICE_X12Y85         LUT4 (Prop_lut4_I1_O)        0.153    23.979 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.324    26.303    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.744    30.048 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.048    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.778ns  (logic 8.545ns (34.484%)  route 16.234ns (65.516%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.631     5.234    recorder/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          2.532     8.222    recorder/playback_time_out[8]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.346 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.175     9.521    recorder/playback_time_reg[7]_1
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.645 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.631    10.277    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000    10.401    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.951 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.065 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.065    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_n_1
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.378 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_97/O[3]
                         net (fo=14, routed)          1.004    12.382    seven_seg_display/value_to_digit/playback_time_reg[14]_0[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.306    12.688 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.512    13.200    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X34Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.596 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    13.596    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.911 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[3]
                         net (fo=3, routed)           0.850    14.761    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_5
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.307    15.068 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216/O
                         net (fo=1, routed)           0.000    15.068    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216_n_1
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.638 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           1.143    16.780    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.313    17.093 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.981    18.075    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.199 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.964    19.162    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           0.746    20.032    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I4_O)        0.150    20.182 f  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.823    21.005    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I0_O)        0.326    21.331 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.950    22.281    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.405 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.953    23.359    seven_seg_display/anode_select/digit[0]
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    23.483 r  seven_seg_display/anode_select/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.969    26.451    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    30.012 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.012    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.649ns  (logic 8.518ns (34.555%)  route 16.132ns (65.445%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.631     5.234    recorder/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          2.532     8.222    recorder/playback_time_out[8]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.346 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.175     9.521    recorder/playback_time_reg[7]_1
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.645 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.631    10.277    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000    10.401    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.951 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.065 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.065    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_n_1
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.378 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_97/O[3]
                         net (fo=14, routed)          1.004    12.382    seven_seg_display/value_to_digit/playback_time_reg[14]_0[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.306    12.688 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.512    13.200    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X34Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.596 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    13.596    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.911 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[3]
                         net (fo=3, routed)           0.850    14.761    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_5
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.307    15.068 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216/O
                         net (fo=1, routed)           0.000    15.068    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216_n_1
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.638 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           1.143    16.780    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.313    17.093 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.981    18.075    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.199 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.964    19.162    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           0.746    20.032    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X35Y81         LUT5 (Prop_lut5_I4_O)        0.150    20.182 f  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.823    21.005    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I0_O)        0.326    21.331 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.950    22.281    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14_n_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.405 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.421    23.826    seven_seg_display/anode_select/digit[0]
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124    23.950 r  seven_seg_display/anode_select/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.400    26.350    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    29.883 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.883    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.571ns  (logic 8.249ns (33.572%)  route 16.322ns (66.428%))
  Logic Levels:           19  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.631     5.234    recorder/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          2.532     8.222    recorder/playback_time_out[8]
    SLICE_X32Y80         LUT3 (Prop_lut3_I1_O)        0.124     8.346 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.175     9.521    recorder/playback_time_reg[7]_1
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.645 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.631    10.277    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X35Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000    10.401    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.951 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.065 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    11.065    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_n_1
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.378 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_97/O[3]
                         net (fo=14, routed)          1.004    12.382    seven_seg_display/value_to_digit/playback_time_reg[14]_0[0]
    SLICE_X36Y79         LUT3 (Prop_lut3_I1_O)        0.306    12.688 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.512    13.200    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X34Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.596 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    13.596    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.911 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[3]
                         net (fo=3, routed)           0.850    14.761    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_5
    SLICE_X33Y80         LUT4 (Prop_lut4_I2_O)        0.307    15.068 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216/O
                         net (fo=1, routed)           0.000    15.068    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_216_n_1
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.638 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           1.143    16.780    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.313    17.093 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.981    18.075    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X37Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.199 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.964    19.162    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           0.873    20.159    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.124    20.283 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.659    20.942    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_2
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124    21.066 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.118    22.184    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X29Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.308 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.333    23.641    seven_seg_display/anode_select/digit[3]
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.124    23.765 r  seven_seg_display/anode_select/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.547    26.312    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    29.805 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.805    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 4.366ns (36.480%)  route 7.603ns (63.520%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.626     5.229    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  recorder/sd_card_controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  recorder/sd_card_controller/state_reg[3]/Q
                         net (fo=133, routed)         4.250     9.935    recorder/sd_card_controller_n_5
    SLICE_X29Y79         LUT5 (Prop_lut5_I3_O)        0.153    10.088 r  recorder/g0_b7/O
                         net (fo=3, routed)           3.353    13.440    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.757    17.197 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.197    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.842ns  (logic 4.381ns (36.994%)  route 7.461ns (63.006%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.626     5.229    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  recorder/sd_card_controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  recorder/sd_card_controller/state_reg[3]/Q
                         net (fo=133, routed)         4.250     9.935    recorder/sd_card_controller_n_5
    SLICE_X29Y79         LUT5 (Prop_lut5_I3_O)        0.153    10.088 r  recorder/g0_b7/O
                         net (fo=3, routed)           3.211    13.299    led_OBUF[13]
    V11                  OBUF (Prop_obuf_I_O)         3.772    17.071 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.071    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.693ns  (logic 4.382ns (37.479%)  route 7.310ns (62.521%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.626     5.229    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  recorder/sd_card_controller/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  recorder/sd_card_controller/state_reg[3]/Q
                         net (fo=133, routed)         4.250     9.935    recorder/sd_card_controller_n_5
    SLICE_X29Y79         LUT5 (Prop_lut5_I3_O)        0.153    10.088 r  recorder/g0_b7/O
                         net (fo=3, routed)           3.060    13.148    led_OBUF[13]
    V12                  OBUF (Prop_obuf_I_O)         3.773    16.921 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.921    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/active_freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.141ns (34.912%)  route 0.263ns (65.088%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.555     1.474    signal_generator/CLK_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  signal_generator/active_freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  signal_generator/active_freq_reg[3]/Q
                         net (fo=8, routed)           0.263     1.878    signal_generator/single_signal_generator/D[3]
    SLICE_X50Y73         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.128ns (28.386%)  route 0.323ns (71.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.555     1.474    signal_generator/CLK_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  signal_generator/active_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  signal_generator/active_freq_reg[2]/Q
                         net (fo=11, routed)          0.323     1.925    signal_generator/single_signal_generator/D[2]
    SLICE_X50Y73         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.141ns (28.156%)  route 0.360ns (71.844%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.552     1.471    signal_generator/CLK_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=16, routed)          0.360     1.972    signal_generator/single_signal_generator/D[1]
    SLICE_X52Y72         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.141ns (27.070%)  route 0.380ns (72.930%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.555     1.474    signal_generator/CLK_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  signal_generator/active_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  signal_generator/active_freq_reg[0]/Q
                         net (fo=17, routed)          0.380     1.995    signal_generator/single_signal_generator/D[0]
    SLICE_X52Y72         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.164ns (28.084%)  route 0.420ns (71.916%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.552     1.471    signal_generator/CLK_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  signal_generator/active_freq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  signal_generator/active_freq_reg[5]/Q
                         net (fo=10, routed)          0.420     2.055    signal_generator/single_signal_generator/sine_addr2_0
    SLICE_X49Y65         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.141ns (19.359%)  route 0.587ns (80.641%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.554     1.473    signal_generator/CLK_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  signal_generator/active_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  signal_generator/active_freq_reg[4]/Q
                         net (fo=10, routed)          0.587     2.202    signal_generator/single_signal_generator/sine_addr2_1
    SLICE_X49Y65         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.227ns (29.151%)  route 0.552ns (70.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.558     1.477    CLK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  waveform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  waveform_reg[1]/Q
                         net (fo=22, routed)          0.436     2.042    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2
    SLICE_X43Y71         LUT6 (Prop_lut6_I3_O)        0.099     2.141 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.115     2.256    signal_generator/single_signal_generator/saw_n_8
    SLICE_X43Y73         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.186ns (20.537%)  route 0.720ns (79.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.558     1.477    CLK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.610     2.228    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.045     2.273 r  signal_generator/single_signal_generator/saw/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     2.383    signal_generator/single_signal_generator/saw_n_7
    SLICE_X47Y73         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.231ns (25.030%)  route 0.692ns (74.970%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.558     1.477    CLK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.355     1.973    signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_1_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I4_O)        0.045     2.018 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3/O
                         net (fo=1, routed)           0.215     2.233    signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3_n_1
    SLICE_X41Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.278 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.122     2.400    signal_generator/single_signal_generator/triangle_n_6
    SLICE_X40Y70         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.227ns (23.763%)  route 0.728ns (76.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.558     1.477    CLK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  waveform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  waveform_reg[1]/Q
                         net (fo=22, routed)          0.502     2.107    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2
    SLICE_X45Y70         LUT6 (Prop_lut6_I3_O)        0.099     2.206 r  signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.226     2.433    signal_generator/single_signal_generator/saw_n_4
    SLICE_X46Y72         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         17256 Endpoints
Min Delay         17256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1021][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.764ns  (logic 2.112ns (11.889%)  route 15.652ns (88.111%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.870    16.876    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    17.203 r  recorder/signal_buffer_out/buffer_array[1021][7]_i_1/O
                         net (fo=8, routed)           0.561    17.764    recorder/signal_buffer_out/buffer_array[1021][7]_i_1_n_1
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.676     5.098    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1021][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.764ns  (logic 2.112ns (11.889%)  route 15.652ns (88.111%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.870    16.876    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    17.203 r  recorder/signal_buffer_out/buffer_array[1021][7]_i_1/O
                         net (fo=8, routed)           0.561    17.764    recorder/signal_buffer_out/buffer_array[1021][7]_i_1_n_1
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.676     5.098    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1021][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.764ns  (logic 2.112ns (11.889%)  route 15.652ns (88.111%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.870    16.876    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    17.203 r  recorder/signal_buffer_out/buffer_array[1021][7]_i_1/O
                         net (fo=8, routed)           0.561    17.764    recorder/signal_buffer_out/buffer_array[1021][7]_i_1_n_1
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.676     5.098    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1021][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.764ns  (logic 2.112ns (11.889%)  route 15.652ns (88.111%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.870    16.876    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    17.203 r  recorder/signal_buffer_out/buffer_array[1021][7]_i_1/O
                         net (fo=8, routed)           0.561    17.764    recorder/signal_buffer_out/buffer_array[1021][7]_i_1_n_1
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.676     5.098    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1019][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.579ns  (logic 2.112ns (12.014%)  route 15.467ns (87.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.554    16.560    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    16.887 r  recorder/signal_buffer_out/buffer_array[1019][7]_i_1/O
                         net (fo=8, routed)           0.692    17.579    recorder/signal_buffer_out/buffer_array[1019][7]_i_1_n_1
    SLICE_X62Y45         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1019][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.676     5.098    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1019][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1019][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.579ns  (logic 2.112ns (12.014%)  route 15.467ns (87.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.554    16.560    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    16.887 r  recorder/signal_buffer_out/buffer_array[1019][7]_i_1/O
                         net (fo=8, routed)           0.692    17.579    recorder/signal_buffer_out/buffer_array[1019][7]_i_1_n_1
    SLICE_X62Y45         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1019][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.676     5.098    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1019][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1019][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.579ns  (logic 2.112ns (12.014%)  route 15.467ns (87.986%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.554    16.560    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    16.887 r  recorder/signal_buffer_out/buffer_array[1019][7]_i_1/O
                         net (fo=8, routed)           0.692    17.579    recorder/signal_buffer_out/buffer_array[1019][7]_i_1_n_1
    SLICE_X62Y45         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1019][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.676     5.098    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1019][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[950][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.577ns  (logic 2.112ns (12.016%)  route 15.465ns (87.984%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.386    16.392    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.327    16.719 r  recorder/signal_buffer_out/buffer_array[950][7]_i_1/O
                         net (fo=8, routed)           0.857    17.577    recorder/signal_buffer_out/buffer_array[950][7]_i_1_n_1
    SLICE_X55Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[950][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.505     4.928    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[950][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[950][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.577ns  (logic 2.112ns (12.016%)  route 15.465ns (87.984%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.386    16.392    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.327    16.719 r  recorder/signal_buffer_out/buffer_array[950][7]_i_1/O
                         net (fo=8, routed)           0.857    17.577    recorder/signal_buffer_out/buffer_array[950][7]_i_1_n_1
    SLICE_X55Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[950][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.505     4.928    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[950][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1021][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.554ns  (logic 2.112ns (12.031%)  route 15.442ns (87.969%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         6.969     8.476    recorder/signal_buffer_out/lopt
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124     8.600 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.252    13.852    recorder/signal_buffer_out/b_out_rst1
    SLICE_X48Y28         LUT2 (Prop_lut2_I0_O)        0.154    14.006 r  recorder/signal_buffer_out/buffer_array[823][7]_i_3/O
                         net (fo=134, routed)         2.870    16.876    recorder/signal_buffer_out/buffer_array[823][7]_i_3_n_1
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.327    17.203 r  recorder/signal_buffer_out/buffer_array[1021][7]_i_1/O
                         net (fo=8, routed)           0.352    17.554    recorder/signal_buffer_out/buffer_array[1021][7]_i_1_n_1
    SLICE_X60Y47         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       1.675     5.097    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1021][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.273ns (57.658%)  route 0.200ns (42.342%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.097     0.255    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.300 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.300    signal_generator/single_signal_generator_n_9
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.370 r  signal_generator/combined_signal0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.104     0.473    signal_generator/combined_signal0_inferred__0/i__carry_n_8
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.823     1.988    signal_generator/CLK_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  signal_generator/combined_signal_reg[0]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.322ns (49.893%)  route 0.323ns (50.107%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[6]/G
    SLICE_X46Y72         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/sine_signal_reg[6]/Q
                         net (fo=1, routed)           0.178     0.356    signal_generator/single_signal_generator/sine_signal[6]
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.045     0.401 r  signal_generator/single_signal_generator/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     0.401    signal_generator/single_signal_generator_n_11
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.500 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.145     0.645    signal_generator/combined_signal0_inferred__0/i__carry__0_n_5
    SLICE_X44Y75         FDRE                                         r  signal_generator/combined_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  signal_generator/combined_signal_reg[7]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.349ns (53.119%)  route 0.308ns (46.881%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.097     0.255    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.300 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.300    signal_generator/single_signal_generator_n_9
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.446 r  signal_generator/combined_signal0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.211     0.657    signal_generator/combined_signal0_inferred__0/i__carry_n_6
    SLICE_X43Y74         FDRE                                         r  signal_generator/combined_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  signal_generator/combined_signal_reg[2]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.409ns (61.558%)  route 0.255ns (38.442%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.097     0.255    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.300 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.300    signal_generator/single_signal_generator_n_9
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.452 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.452    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.506 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.159     0.664    signal_generator/combined_signal0_inferred__0/i__carry__0_n_8
    SLICE_X44Y74         FDRE                                         r  signal_generator/combined_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  signal_generator/combined_signal_reg[4]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.268ns (39.427%)  route 0.412ns (60.573%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[1]/G
    SLICE_X47Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[1]/Q
                         net (fo=1, routed)           0.117     0.275    signal_generator/single_signal_generator/sine_signal[1]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.320 r  signal_generator/single_signal_generator/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.320    signal_generator/single_signal_generator_n_8
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.385 r  signal_generator/combined_signal0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.295     0.680    signal_generator/combined_signal0_inferred__0/i__carry_n_7
    SLICE_X44Y74         FDRE                                         r  signal_generator/combined_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  signal_generator/combined_signal_reg[1]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.446ns (60.893%)  route 0.286ns (39.107%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.097     0.255    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.300 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.300    signal_generator/single_signal_generator_n_9
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.452 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.452    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.543 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.190     0.732    signal_generator/combined_signal0_inferred__0/i__carry__0_n_7
    SLICE_X43Y75         FDRE                                         r  signal_generator/combined_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  signal_generator/combined_signal_reg[5]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.266ns (35.931%)  route 0.474ns (64.069%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[3]/G
    SLICE_X45Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[3]/Q
                         net (fo=1, routed)           0.191     0.349    signal_generator/single_signal_generator/sine_signal[3]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  signal_generator/single_signal_generator/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.394    signal_generator/single_signal_generator_n_6
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.457 r  signal_generator/combined_signal0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.283     0.740    signal_generator/combined_signal0_inferred__0/i__carry_n_5
    SLICE_X44Y74         FDRE                                         r  signal_generator/combined_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  signal_generator/combined_signal_reg[3]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.484ns (64.557%)  route 0.266ns (35.443%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.097     0.255    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.300 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.300    signal_generator/single_signal_generator_n_9
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.452 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.452    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.491 r  signal_generator/combined_signal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.500    signal_generator/combined_signal0_inferred__0/i__carry__0_n_1
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.590 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.160     0.750    signal_generator/combined_signal0_inferred__0/i__carry__1_n_5
    SLICE_X43Y76         FDRE                                         r  signal_generator/combined_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.823     1.988    signal_generator/CLK_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  signal_generator/combined_signal_reg[11]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.448ns (57.966%)  route 0.325ns (42.034%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.097     0.255    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.045     0.300 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.300    signal_generator/single_signal_generator_n_9
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.452 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.452    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.491 r  signal_generator/combined_signal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.500    signal_generator/combined_signal0_inferred__0/i__carry__0_n_1
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.554 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.219     0.773    signal_generator/combined_signal0_inferred__0/i__carry__1_n_8
    SLICE_X43Y75         FDRE                                         r  signal_generator/combined_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  signal_generator/combined_signal_reg[8]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.289ns (37.067%)  route 0.491ns (62.933%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[6]/G
    SLICE_X46Y72         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/sine_signal_reg[6]/Q
                         net (fo=1, routed)           0.178     0.356    signal_generator/single_signal_generator/sine_signal[6]
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.045     0.401 r  signal_generator/single_signal_generator/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     0.401    signal_generator/single_signal_generator_n_11
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.467 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.313     0.780    signal_generator/combined_signal0_inferred__0/i__carry__0_n_6
    SLICE_X44Y75         FDRE                                         r  signal_generator/combined_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17051, routed)       0.822     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  signal_generator/combined_signal_reg[6]/C





