/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_ethernetlite_v3_0_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_ethernetlite_v3_0_15 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_ethernetlite_v3_0_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_ethernetlite_v3_0_15 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_ethernetlite_v3_0_15/.cxl.vhdl.axi_ethernetlite_v3_0_15.axi_ethernetlite_v3_0_15.lin64.cmf
