Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 21 11:46:11 2021
| Host         : PA11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -pb CPU_top_timing_summary_routed.pb -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Display/clk_1khz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/id_ex_regs/id_ALUop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mycpu/id_ex_regs/id_ALUop_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mycpu/if_id_regs/if_inst_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.411        0.000                      0                84581        0.106        0.000                      0                84581        3.000        0.000                       0                  9650  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
UCLK_u/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk    {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
UCLK_u/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk         19.411        0.000                      0                84581        0.106        0.000                      0                84581       18.750        0.000                       0                  9646  
  clkfbout_cpuclk                                                                                                                                                     12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  UCLK_u/inst/clk_in1
  To Clock:  UCLK_u/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UCLK_u/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UCLK_u/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       19.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.411ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs2_value_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.399ns  (logic 2.318ns (11.363%)  route 18.081ns (88.637%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 39.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      11.047    11.010    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_19_19/A7
    SLICE_X80Y120        MUXF8 (Prop_muxf8_S_O)       0.283    11.293 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_19_19/F8/O
                         net (fo=1, routed)           0.932    12.225    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_19_19_n_0
    SLICE_X79Y117        LUT6 (Prop_lut6_I1_O)        0.319    12.544 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.544    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_17_n_0
    SLICE_X79Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    12.782 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.782    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_7_n_0
    SLICE_X79Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    12.886 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_2/O
                         net (fo=1, routed)           1.456    14.342    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_2_n_0
    SLICE_X71Y108        LUT6 (Prop_lut6_I1_O)        0.316    14.658 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           3.702    18.360    mycpu/ex_mem_regs/spo[19]
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.512 r  mycpu/ex_mem_regs/id_rs1_value[19]_i_10/O
                         net (fo=2, routed)           0.504    19.016    mycpu/id_ex_regs/data1[19]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.326    19.342 r  mycpu/id_ex_regs/id_rs2_value[19]_i_4/O
                         net (fo=1, routed)           0.441    19.783    mycpu/id_ex_regs/data2_forward[19]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.907 r  mycpu/id_ex_regs/id_rs2_value[19]_i_1/O
                         net (fo=1, routed)           0.000    19.907    mycpu/id_ex_regs/id_rs2_value[19]_i_1_n_1
    SLICE_X36Y45         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.682    39.595    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X36Y45         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[19]/C
                         clock pessimism             -0.126    39.469    
                         clock uncertainty           -0.180    39.289    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.029    39.318    mycpu/id_ex_regs/id_rs2_value_reg[19]
  -------------------------------------------------------------------
                         required time                         39.318    
                         arrival time                         -19.907    
  -------------------------------------------------------------------
                         slack                                 19.411    

Slack (MET) :             19.452ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs1_value_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.358ns  (logic 2.318ns (11.386%)  route 18.040ns (88.614%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 39.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      11.047    11.010    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_19_19/A7
    SLICE_X80Y120        MUXF8 (Prop_muxf8_S_O)       0.283    11.293 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_19_19/F8/O
                         net (fo=1, routed)           0.932    12.225    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_19_19_n_0
    SLICE_X79Y117        LUT6 (Prop_lut6_I1_O)        0.319    12.544 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.544    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_17_n_0
    SLICE_X79Y117        MUXF7 (Prop_muxf7_I0_O)      0.238    12.782 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.782    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_7_n_0
    SLICE_X79Y117        MUXF8 (Prop_muxf8_I0_O)      0.104    12.886 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_2/O
                         net (fo=1, routed)           1.456    14.342    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_2_n_0
    SLICE_X71Y108        LUT6 (Prop_lut6_I1_O)        0.316    14.658 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           3.702    18.360    mycpu/ex_mem_regs/spo[19]
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.512 r  mycpu/ex_mem_regs/id_rs1_value[19]_i_10/O
                         net (fo=2, routed)           0.314    18.826    mycpu/id_ex_regs/data1[19]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.326    19.152 r  mycpu/id_ex_regs/id_rs1_value[19]_i_4/O
                         net (fo=1, routed)           0.589    19.742    mycpu/id_ex_regs/data1_forward[19]
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.124    19.866 r  mycpu/id_ex_regs/id_rs1_value[19]_i_1/O
                         net (fo=1, routed)           0.000    19.866    mycpu/id_ex_regs/p_1_in_0[19]
    SLICE_X35Y46         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.682    39.595    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X35Y46         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[19]/C
                         clock pessimism             -0.126    39.469    
                         clock uncertainty           -0.180    39.289    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.029    39.318    mycpu/id_ex_regs/id_rs1_value_reg[19]
  -------------------------------------------------------------------
                         required time                         39.318    
                         arrival time                         -19.866    
  -------------------------------------------------------------------
                         slack                                 19.452    

Slack (MET) :             19.655ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs2_value_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.157ns  (logic 2.325ns (11.535%)  route 17.832ns (88.465%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 39.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.672    10.635    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_23_23/A7
    SLICE_X66Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.918 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_23_23/F8/O
                         net (fo=1, routed)           1.152    12.071    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_23_23_n_0
    SLICE_X63Y126        LUT6 (Prop_lut6_I0_O)        0.319    12.390 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    12.390    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_22_n_0
    SLICE_X63Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    12.635 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    12.635    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_9_n_0
    SLICE_X63Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    12.739 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_3/O
                         net (fo=1, routed)           1.265    14.003    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_3_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.316    14.319 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=2, routed)           3.799    18.118    mycpu/ex_mem_regs/spo[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.152    18.270 r  mycpu/ex_mem_regs/id_rs1_value[23]_i_10/O
                         net (fo=2, routed)           0.370    18.640    mycpu/id_ex_regs/data1[23]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.326    18.966 r  mycpu/id_ex_regs/id_rs2_value[23]_i_4/O
                         net (fo=1, routed)           0.575    19.540    mycpu/id_ex_regs/data2_forward[23]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124    19.664 r  mycpu/id_ex_regs/id_rs2_value[23]_i_1/O
                         net (fo=1, routed)           0.000    19.664    mycpu/id_ex_regs/id_rs2_value[23]_i_1_n_1
    SLICE_X36Y45         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.682    39.595    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X36Y45         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[23]/C
                         clock pessimism             -0.126    39.469    
                         clock uncertainty           -0.180    39.289    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.031    39.320    mycpu/id_ex_regs/id_rs2_value_reg[23]
  -------------------------------------------------------------------
                         required time                         39.320    
                         arrival time                         -19.664    
  -------------------------------------------------------------------
                         slack                                 19.655    

Slack (MET) :             19.734ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs1_value_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.079ns  (logic 2.325ns (11.579%)  route 17.754ns (88.421%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.405ns = ( 39.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.672    10.635    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_23_23/A7
    SLICE_X66Y131        MUXF8 (Prop_muxf8_S_O)       0.283    10.918 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_23_23/F8/O
                         net (fo=1, routed)           1.152    12.071    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_23_23_n_0
    SLICE_X63Y126        LUT6 (Prop_lut6_I0_O)        0.319    12.390 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    12.390    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_22_n_0
    SLICE_X63Y126        MUXF7 (Prop_muxf7_I1_O)      0.245    12.635 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    12.635    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_9_n_0
    SLICE_X63Y126        MUXF8 (Prop_muxf8_I0_O)      0.104    12.739 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_3/O
                         net (fo=1, routed)           1.265    14.003    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_3_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I3_O)        0.316    14.319 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=2, routed)           3.799    18.118    mycpu/ex_mem_regs/spo[23]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.152    18.270 r  mycpu/ex_mem_regs/id_rs1_value[23]_i_10/O
                         net (fo=2, routed)           0.300    18.570    mycpu/id_ex_regs/data1[23]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.326    18.896 r  mycpu/id_ex_regs/id_rs1_value[23]_i_4/O
                         net (fo=1, routed)           0.567    19.462    mycpu/id_ex_regs/data1_forward[23]
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.124    19.586 r  mycpu/id_ex_regs/id_rs1_value[23]_i_1/O
                         net (fo=1, routed)           0.000    19.586    mycpu/id_ex_regs/p_1_in_0[23]
    SLICE_X35Y46         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.682    39.595    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X35Y46         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[23]/C
                         clock pessimism             -0.126    39.469    
                         clock uncertainty           -0.180    39.289    
    SLICE_X35Y46         FDCE (Setup_fdce_C_D)        0.031    39.320    mycpu/id_ex_regs/id_rs1_value_reg[23]
  -------------------------------------------------------------------
                         required time                         39.320    
                         arrival time                         -19.586    
  -------------------------------------------------------------------
                         slack                                 19.734    

Slack (MET) :             20.009ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs2_value_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.806ns  (logic 2.325ns (11.739%)  route 17.481ns (88.261%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.403ns = ( 39.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.643    10.607    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_21_21/A7
    SLICE_X62Y133        MUXF8 (Prop_muxf8_S_O)       0.283    10.890 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_21_21/F8/O
                         net (fo=1, routed)           1.744    12.634    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_21_21_n_0
    SLICE_X61Y108        LUT6 (Prop_lut6_I0_O)        0.319    12.953 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    12.953    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_22_n_0
    SLICE_X61Y108        MUXF7 (Prop_muxf7_I1_O)      0.245    13.198 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    13.198    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_9_n_0
    SLICE_X61Y108        MUXF8 (Prop_muxf8_I0_O)      0.104    13.302 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.753    14.055    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_3_n_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I3_O)        0.316    14.371 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           3.330    17.701    mycpu/ex_mem_regs/spo[21]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.152    17.853 r  mycpu/ex_mem_regs/id_rs1_value[21]_i_10/O
                         net (fo=2, routed)           0.587    18.440    mycpu/id_ex_regs/data1[21]
    SLICE_X19Y40         LUT6 (Prop_lut6_I4_O)        0.326    18.766 r  mycpu/id_ex_regs/id_rs2_value[21]_i_4/O
                         net (fo=1, routed)           0.424    19.190    mycpu/id_ex_regs/data2_forward[21]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124    19.314 r  mycpu/id_ex_regs/id_rs2_value[21]_i_1/O
                         net (fo=1, routed)           0.000    19.314    mycpu/id_ex_regs/id_rs2_value[21]_i_1_n_1
    SLICE_X21Y39         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.684    39.597    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X21Y39         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[21]/C
                         clock pessimism             -0.126    39.471    
                         clock uncertainty           -0.180    39.291    
    SLICE_X21Y39         FDCE (Setup_fdce_C_D)        0.032    39.323    mycpu/id_ex_regs/id_rs2_value_reg[21]
  -------------------------------------------------------------------
                         required time                         39.323    
                         arrival time                         -19.314    
  -------------------------------------------------------------------
                         slack                                 20.009    

Slack (MET) :             20.248ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs2_value_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.566ns  (logic 2.052ns (10.488%)  route 17.514ns (89.512%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.401ns = ( 39.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.531    10.494    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_18_18/A7
    SLICE_X66Y130        MUXF8 (Prop_muxf8_S_O)       0.283    10.777 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_18_18/F8/O
                         net (fo=1, routed)           1.167    11.945    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_18_18_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I5_O)        0.319    12.264 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    12.264    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_23_n_0
    SLICE_X63Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    12.476 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    12.476    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_10_n_0
    SLICE_X63Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.570 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           1.416    13.986    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I3_O)        0.316    14.302 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           3.130    17.432    mycpu/ex_mem_regs/spo[18]
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.124    17.556 r  mycpu/ex_mem_regs/id_rs1_value[18]_i_10/O
                         net (fo=2, routed)           0.670    18.226    mycpu/id_ex_regs/data1[18]
    SLICE_X27Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.350 r  mycpu/id_ex_regs/id_rs2_value[18]_i_4/O
                         net (fo=1, routed)           0.600    18.950    mycpu/id_ex_regs/data2_forward[18]
    SLICE_X22Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.074 r  mycpu/id_ex_regs/id_rs2_value[18]_i_1/O
                         net (fo=1, routed)           0.000    19.074    mycpu/id_ex_regs/id_rs2_value[18]_i_1_n_1
    SLICE_X22Y43         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.686    39.599    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X22Y43         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[18]/C
                         clock pessimism             -0.126    39.473    
                         clock uncertainty           -0.180    39.293    
    SLICE_X22Y43         FDCE (Setup_fdce_C_D)        0.029    39.322    mycpu/id_ex_regs/id_rs2_value_reg[18]
  -------------------------------------------------------------------
                         required time                         39.322    
                         arrival time                         -19.074    
  -------------------------------------------------------------------
                         slack                                 20.248    

Slack (MET) :             20.250ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs1_value_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.564ns  (logic 2.325ns (11.884%)  route 17.239ns (88.116%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.404ns = ( 39.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.643    10.607    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_21_21/A7
    SLICE_X62Y133        MUXF8 (Prop_muxf8_S_O)       0.283    10.890 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_21_21/F8/O
                         net (fo=1, routed)           1.744    12.634    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_21_21_n_0
    SLICE_X61Y108        LUT6 (Prop_lut6_I0_O)        0.319    12.953 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    12.953    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_22_n_0
    SLICE_X61Y108        MUXF7 (Prop_muxf7_I1_O)      0.245    13.198 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    13.198    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_9_n_0
    SLICE_X61Y108        MUXF8 (Prop_muxf8_I0_O)      0.104    13.302 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.753    14.055    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_3_n_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I3_O)        0.316    14.371 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           3.330    17.701    mycpu/ex_mem_regs/spo[21]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.152    17.853 r  mycpu/ex_mem_regs/id_rs1_value[21]_i_10/O
                         net (fo=2, routed)           0.305    18.158    mycpu/id_ex_regs/data1[21]
    SLICE_X19Y40         LUT6 (Prop_lut6_I4_O)        0.326    18.484 r  mycpu/id_ex_regs/id_rs1_value[21]_i_4/O
                         net (fo=1, routed)           0.464    18.948    mycpu/id_ex_regs/data1_forward[21]
    SLICE_X20Y38         LUT6 (Prop_lut6_I4_O)        0.124    19.072 r  mycpu/id_ex_regs/id_rs1_value[21]_i_1/O
                         net (fo=1, routed)           0.000    19.072    mycpu/id_ex_regs/p_1_in_0[21]
    SLICE_X20Y38         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.683    39.596    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X20Y38         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[21]/C
                         clock pessimism             -0.126    39.470    
                         clock uncertainty           -0.180    39.290    
    SLICE_X20Y38         FDCE (Setup_fdce_C_D)        0.032    39.322    mycpu/id_ex_regs/id_rs1_value_reg[21]
  -------------------------------------------------------------------
                         required time                         39.322    
                         arrival time                         -19.072    
  -------------------------------------------------------------------
                         slack                                 20.250    

Slack (MET) :             20.420ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs1_value_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.413ns  (logic 2.052ns (10.570%)  route 17.361ns (89.430%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.402ns = ( 39.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.531    10.494    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_18_18/A7
    SLICE_X66Y130        MUXF8 (Prop_muxf8_S_O)       0.283    10.777 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_18_18/F8/O
                         net (fo=1, routed)           1.167    11.945    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_18_18_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I5_O)        0.319    12.264 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    12.264    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_23_n_0
    SLICE_X63Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    12.476 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    12.476    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_10_n_0
    SLICE_X63Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    12.570 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           1.416    13.986    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X73Y102        LUT6 (Prop_lut6_I3_O)        0.316    14.302 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           3.130    17.432    mycpu/ex_mem_regs/spo[18]
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.124    17.556 r  mycpu/ex_mem_regs/id_rs1_value[18]_i_10/O
                         net (fo=2, routed)           0.673    18.229    mycpu/id_ex_regs/data1[18]
    SLICE_X27Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.353 r  mycpu/id_ex_regs/id_rs1_value[18]_i_4/O
                         net (fo=1, routed)           0.444    18.797    mycpu/id_ex_regs/data1_forward[18]
    SLICE_X26Y43         LUT6 (Prop_lut6_I4_O)        0.124    18.921 r  mycpu/id_ex_regs/id_rs1_value[18]_i_1/O
                         net (fo=1, routed)           0.000    18.921    mycpu/id_ex_regs/p_1_in_0[18]
    SLICE_X26Y43         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.685    39.598    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X26Y43         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[18]/C
                         clock pessimism             -0.108    39.490    
                         clock uncertainty           -0.180    39.310    
    SLICE_X26Y43         FDCE (Setup_fdce_C_D)        0.031    39.341    mycpu/id_ex_regs/id_rs1_value_reg[18]
  -------------------------------------------------------------------
                         required time                         39.341    
                         arrival time                         -18.921    
  -------------------------------------------------------------------
                         slack                                 20.420    

Slack (MET) :             20.486ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs1_value_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.347ns  (logic 2.088ns (10.792%)  route 17.259ns (89.208%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.402ns = ( 39.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.309    10.272    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_30_30/A7
    SLICE_X56Y127        MUXF8 (Prop_muxf8_S_O)       0.283    10.555 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_30_30/F8/O
                         net (fo=1, routed)           1.245    11.800    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_30_30_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I1_O)        0.319    12.119 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.119    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_17_n_0
    SLICE_X57Y114        MUXF7 (Prop_muxf7_I0_O)      0.238    12.357 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.357    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7_n_0
    SLICE_X57Y114        MUXF8 (Prop_muxf8_I0_O)      0.104    12.461 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2/O
                         net (fo=1, routed)           1.168    13.630    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.316    13.946 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=2, routed)           3.369    17.315    mycpu/ex_mem_regs/spo[30]
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.439 r  mycpu/ex_mem_regs/id_rs1_value[30]_i_10/O
                         net (fo=2, routed)           0.593    18.032    mycpu/id_ex_regs/data1[30]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.124    18.156 r  mycpu/id_ex_regs/id_rs1_value[30]_i_4/O
                         net (fo=1, routed)           0.575    18.731    mycpu/id_ex_regs/data1_forward[30]
    SLICE_X26Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.855 r  mycpu/id_ex_regs/id_rs1_value[30]_i_1/O
                         net (fo=1, routed)           0.000    18.855    mycpu/id_ex_regs/p_1_in_0[30]
    SLICE_X26Y46         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.685    39.598    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X26Y46         FDCE                                         r  mycpu/id_ex_regs/id_rs1_value_reg[30]/C
                         clock pessimism             -0.108    39.490    
                         clock uncertainty           -0.180    39.310    
    SLICE_X26Y46         FDCE (Setup_fdce_C_D)        0.031    39.341    mycpu/id_ex_regs/id_rs1_value_reg[30]
  -------------------------------------------------------------------
                         required time                         39.341    
                         arrival time                         -18.855    
  -------------------------------------------------------------------
                         slack                                 20.486    

Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/id_ex_regs/id_rs2_value_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 2.088ns (11.043%)  route 16.820ns (88.957%))
  Logic Levels:           8  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.402ns = ( 39.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.253     1.253    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -3.242    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.118 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.398    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.302 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.809    -0.492    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X24Y34         FDCE                                         r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.036 r  mycpu/ex_mem_regs/exe_alu_value_reg[9]/Q
                         net (fo=10242, routed)      10.309    10.272    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_30_30/A7
    SLICE_X56Y127        MUXF8 (Prop_muxf8_S_O)       0.283    10.555 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_30_30/F8/O
                         net (fo=1, routed)           1.245    11.800    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_30_30_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I1_O)        0.319    12.119 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.119    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_17_n_0
    SLICE_X57Y114        MUXF7 (Prop_muxf7_I0_O)      0.238    12.357 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.357    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_7_n_0
    SLICE_X57Y114        MUXF8 (Prop_muxf8_I0_O)      0.104    12.461 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2/O
                         net (fo=1, routed)           1.168    13.630    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0_i_2_n_0
    SLICE_X47Y116        LUT6 (Prop_lut6_I1_O)        0.316    13.946 r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=2, routed)           3.369    17.315    mycpu/ex_mem_regs/spo[30]
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.124    17.439 r  mycpu/ex_mem_regs/id_rs1_value[30]_i_10/O
                         net (fo=2, routed)           0.425    17.864    mycpu/id_ex_regs/data1[30]
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.124    17.988 r  mycpu/id_ex_regs/id_rs2_value[30]_i_4/O
                         net (fo=1, routed)           0.304    18.292    mycpu/id_ex_regs/data2_forward[30]
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.124    18.416 r  mycpu/id_ex_regs/id_rs2_value[30]_i_1/O
                         net (fo=1, routed)           0.000    18.416    mycpu/id_ex_regs/id_rs2_value[30]_i_1_n_1
    SLICE_X29Y47         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.181    41.181    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    33.326 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    34.951    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.042 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    37.084    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    37.184 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.822    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.913 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        1.685    39.598    mycpu/id_ex_regs/cpuclk_BUFG
    SLICE_X29Y47         FDCE                                         r  mycpu/id_ex_regs/id_rs2_value_reg[30]/C
                         clock pessimism             -0.126    39.472    
                         clock uncertainty           -0.180    39.292    
    SLICE_X29Y47         FDCE (Setup_fdce_C_D)        0.029    39.321    mycpu/id_ex_regs/id_rs2_value_reg[30]
  -------------------------------------------------------------------
                         required time                         39.321    
                         arrival time                         -18.416    
  -------------------------------------------------------------------
                         slack                                 20.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_rs2_value_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.404%)  route 0.308ns (68.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.635     0.404    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X35Y45         FDCE                                         r  mycpu/ex_mem_regs/exe_rs2_value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     0.545 r  mycpu/ex_mem_regs/exe_rs2_value_reg[27]/Q
                         net (fo=256, routed)         0.308     0.853    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_27_27/D
    SLICE_X34Y52         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.840     0.748    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_27_27/WCLK
    SLICE_X34Y52         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.144     0.604    
    SLICE_X34Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.748    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_rs2_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.113%)  route 0.379ns (72.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.628     0.397    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X47Y38         FDCE                                         r  mycpu/ex_mem_regs/exe_rs2_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.141     0.538 r  mycpu/ex_mem_regs/exe_rs2_value_reg[10]/Q
                         net (fo=256, routed)         0.379     0.918    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_10_10/D
    SLICE_X54Y44         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.902     0.810    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_10_10/WCLK
    SLICE_X54Y44         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.147     0.662    
    SLICE_X54Y44         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.806    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_rs2_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.124%)  route 0.152ns (51.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.631     0.400    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X37Y35         FDCE                                         r  mycpu/ex_mem_regs/exe_rs2_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.141     0.541 r  mycpu/ex_mem_regs/exe_rs2_value_reg[4]/Q
                         net (fo=256, routed)         0.152     0.693    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/D
    SLICE_X38Y36         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.903     0.811    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/WCLK
    SLICE_X38Y36         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.376     0.434    
    SLICE_X38Y36         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.578    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_rs2_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.073%)  route 0.380ns (72.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.564     0.333    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X48Y56         FDCE                                         r  mycpu/ex_mem_regs/exe_rs2_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141     0.474 r  mycpu/ex_mem_regs/exe_rs2_value_reg[5]/Q
                         net (fo=256, routed)         0.380     0.854    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/D
    SLICE_X60Y64         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.830     0.738    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/WCLK
    SLICE_X60Y64         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.144     0.594    
    SLICE_X60Y64         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.738    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_PC_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/mem_wb_regs/mem_PC_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.636     0.405    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X31Y44         FDCE                                         r  mycpu/ex_mem_regs/exe_PC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141     0.546 r  mycpu/ex_mem_regs/exe_PC_reg[31]/Q
                         net (fo=1, routed)           0.056     0.602    mycpu/mem_wb_regs/pc_from_exe_mem[31]
    SLICE_X31Y44         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.910     0.818    mycpu/mem_wb_regs/cpuclk_BUFG
    SLICE_X31Y44         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[31]/C
                         clock pessimism             -0.412     0.405    
    SLICE_X31Y44         FDCE (Hold_fdce_C_D)         0.078     0.483    mycpu/mem_wb_regs/mem_PC_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_PC_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/mem_wb_regs/mem_PC_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.636     0.405    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X31Y44         FDCE                                         r  mycpu/ex_mem_regs/exe_PC_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141     0.546 r  mycpu/ex_mem_regs/exe_PC_reg[28]/Q
                         net (fo=1, routed)           0.056     0.602    mycpu/mem_wb_regs/pc_from_exe_mem[28]
    SLICE_X31Y44         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.910     0.818    mycpu/mem_wb_regs/cpuclk_BUFG
    SLICE_X31Y44         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[28]/C
                         clock pessimism             -0.412     0.405    
    SLICE_X31Y44         FDCE (Hold_fdce_C_D)         0.076     0.481    mycpu/mem_wb_regs/mem_PC_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/mem_wb_regs/mem_PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.631     0.400    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X37Y35         FDCE                                         r  mycpu/ex_mem_regs/exe_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.141     0.541 r  mycpu/ex_mem_regs/exe_PC_reg[4]/Q
                         net (fo=1, routed)           0.056     0.597    mycpu/mem_wb_regs/pc_from_exe_mem[4]
    SLICE_X37Y35         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.904     0.812    mycpu/mem_wb_regs/cpuclk_BUFG
    SLICE_X37Y35         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[4]/C
                         clock pessimism             -0.411     0.400    
    SLICE_X37Y35         FDCE (Hold_fdce_C_D)         0.076     0.476    mycpu/mem_wb_regs/mem_PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_PC_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/mem_wb_regs/mem_PC_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.636     0.405    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X31Y44         FDCE                                         r  mycpu/ex_mem_regs/exe_PC_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141     0.546 r  mycpu/ex_mem_regs/exe_PC_reg[18]/Q
                         net (fo=1, routed)           0.056     0.602    mycpu/mem_wb_regs/pc_from_exe_mem[18]
    SLICE_X31Y44         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.910     0.818    mycpu/mem_wb_regs/cpuclk_BUFG
    SLICE_X31Y44         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[18]/C
                         clock pessimism             -0.412     0.405    
    SLICE_X31Y44         FDCE (Hold_fdce_C_D)         0.075     0.480    mycpu/mem_wb_regs/mem_PC_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/mem_wb_regs/mem_PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.631     0.400    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X37Y35         FDCE                                         r  mycpu/ex_mem_regs/exe_PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.141     0.541 r  mycpu/ex_mem_regs/exe_PC_reg[0]/Q
                         net (fo=1, routed)           0.056     0.597    mycpu/mem_wb_regs/pc_from_exe_mem[0]
    SLICE_X37Y35         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.904     0.812    mycpu/mem_wb_regs/cpuclk_BUFG
    SLICE_X37Y35         FDCE                                         r  mycpu/mem_wb_regs/mem_PC_reg[0]/C
                         clock pessimism             -0.411     0.400    
    SLICE_X37Y35         FDCE (Hold_fdce_C_D)         0.075     0.475    mycpu/mem_wb_regs/mem_PC_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mycpu/ex_mem_regs/exe_rs2_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.494%)  route 0.391ns (73.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.568    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.523 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.257    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.231 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.628     0.397    mycpu/ex_mem_regs/cpuclk_BUFG
    SLICE_X47Y38         FDCE                                         r  mycpu/ex_mem_regs/exe_rs2_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.141     0.538 r  mycpu/ex_mem_regs/exe_rs2_value_reg[10]/Q
                         net (fo=256, routed)         0.391     0.930    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_10_10/D
    SLICE_X54Y46         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.481     0.481    UCLK_u/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  UCLK_u/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    UCLK_u/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  UCLK_u/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116    -0.476    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.420 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.121    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.092 r  cpuclk_BUFG_inst/O
                         net (fo=9643, routed)        0.902     0.810    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_10_10/WCLK
    SLICE_X54Y46         RAMS64E                                      r  mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.147     0.662    
    SLICE_X54Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.806    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK_u/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   UCLK_u/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   cpuclk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X37Y48    mycpu/mem_wb_regs/mem_Memsel_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X37Y35    mycpu/mem_wb_regs/mem_PC_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X35Y35    mycpu/mem_wb_regs/mem_PC_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X36Y39    mycpu/mem_wb_regs/mem_PC_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X45Y37    mycpu/mem_wb_regs/mem_PC_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X31Y39    mycpu/mem_wb_regs/mem_PC_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y39    mycpu/mem_wb_regs/mem_PC_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y28    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y28    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y84    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_16_16/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y84    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_16_16/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y93    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_17_17/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X50Y93    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y54    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y67    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y67    mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y116   mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y116   mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y116   mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y116   mycpu/dram/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_28_28/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK_u/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   UCLK_u/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK_u/inst/plle2_adv_inst/CLKFBOUT



