$date
	Tue Oct 13 01:45:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 32 ! OUTPUT [31:0] $end
$var reg 1 " CLOCK $end
$var reg 1 # RESET $end
$scope module IFU $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 32 $ Instruction_Code [31:0] $end
$var reg 32 % PC [31:0] $end
$scope module instr_mem $end
$var wire 32 & PC [31:0] $end
$var wire 1 # reset $end
$var wire 32 ' Instruction_Code [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100101000000001100110011 '
b0 &
b0 %
b100101000000001100110011 $
0#
1"
b100101000000001100110011 !
$end
#20000
0"
1#
#40000
b1000001001110010000001110110011 !
b1000001001110010000001110110011 $
b1000001001110010000001110110011 '
b100 %
b100 &
1"
#60000
0"
#80000
b11010110100000001010110011 !
b11010110100000001010110011 $
b11010110100000001010110011 '
b1000 %
b1000 &
1"
#100000
0"
#120000
b11011110110100111000110011 !
b11011110110100111000110011 $
b11011110110100111000110011 '
b1100 %
b1100 &
1"
#140000
0"
#160000
bx !
bx $
bx '
b10000 %
b10000 &
1"
#180000
0"
#200000
b10100 %
b10100 &
1"
#220000
b100101000000001100110011 !
b100101000000001100110011 $
b100101000000001100110011 '
b0 %
b0 &
0"
0#
#240000
1"
#260000
0"
#280000
1"
#300000
0"
#320000
b1000001001110010000001110110011 !
b1000001001110010000001110110011 $
b1000001001110010000001110110011 '
b100 %
b100 &
1"
1#
#340000
0"
#360000
b11010110100000001010110011 !
b11010110100000001010110011 $
b11010110100000001010110011 '
b1000 %
b1000 &
1"
#380000
0"
#400000
b11011110110100111000110011 !
b11011110110100111000110011 $
b11011110110100111000110011 '
b1100 %
b1100 &
1"
