<?xml version="1.0" encoding="UTF-8"?>
<raModuleDescription>
    <config id="config.bsp.ra6t2.fsp" path="fsp_cfg/bsp/bsp_mcu_family_cfg.h" version="0">
        <property default="config.bsp.fsp.tz.exception_response.nmi" display="Security|Exceptions|Exception Response" id="config.bsp.fsp.tz.exception_response" description="Configure the result of a TrustZone Filter exception. This exception is generated when a the TrustZone Filter detects access to a protected region.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Non-Maskable Interrupt" id="config.bsp.fsp.tz.exception_response.nmi" value="0"/>
            <option display="Reset" id="config.bsp.fsp.tz.exception_response.reset" value="1"/>
        </property>
        <property default="config.bsp.fsp.tz.cmsis.bfhfnmins.secure" display="Security|Exceptions|BusFault, HardFault, and NMI Target" id="config.bsp.fsp.tz.cmsis.bfhfnmins" description="Value for SCB->AIRCR register bit BFHFNMINS. Defines whether BusFault and NMI exceptions are Non-secure, and whether exceptions target the Non-secure HardFault exception.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Non-Secure State" id="config.bsp.fsp.tz.cmsis.bfhfnmins.nonsecure" value="1"/>
            <option display="Secure State" id="config.bsp.fsp.tz.cmsis.bfhfnmins.secure" value="0"/>
        </property>
        <property default="config.bsp.fsp.tz.cmsis.sysresetreqs.secure_only" display="Security|System Reset Request Accessibility" id="config.bsp.fsp.tz.cmsis.sysresetreqs" description="Value for SCB->AIRCR register bit SYSRESETREQS. Defines whether the SYSRESETREQ bit is functional for Non-secure use.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Both Secure and Non-Secure State" id="config.bsp.fsp.tz.cmsis.sysresetreqs.both" value="0"/>
            <option display="Secure State" id="config.bsp.fsp.tz.cmsis.sysresetreqs.secure_only" value="1"/>
        </property>
        <property default="config.bsp.fsp.tz.cmsis.s_priority_boost.disabled" display="Security|Exceptions|Prioritize Secure Exceptions" id="config.bsp.fsp.tz.cmsis.s_priority_boost" description="Value for SCB->AIRCR register bit PRIS. When enabled, all Non-secure interrupt priorities are automatically demoted by right shifting their priority by one then setting the most significant bit. As there is effectively one less bit care must be taken to ensure the prioritization of non-secure interrupts is correct.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Enabled" id="config.bsp.fsp.tz.cmsis.s_priority_boost.enabled" value="1"/>
            <option display="Disabled" id="config.bsp.fsp.tz.cmsis.s_priority_boost.disabled" value="0"/>
        </property>
        <property default="config.bsp.fsp.tz.csar.both" display="Security|Cache Accessibility" id="config.bsp.fsp.tz.csar" description="Defines whether the Cache registers are write accessible for the Non-secure application.\n\nThis setting is only valid when building protjects with TrustZone.">
            <option display="Both Secure and Non-Secure State" id="config.bsp.fsp.tz.csar.both" value="0xFFFFFFFFU"/>
            <option display="Secure State" id="config.bsp.fsp.tz.csar.secure" value="0xFFFFFFF8U"/>
        </property>
        <property default="config.bsp.fsp.tz.rstsar.both" display="Security|System Reset Status Accessibility" id="config.bsp.fsp.tz.rstsar" description="Defines whether the reset status registers (RSTSRn) can be cleared from the Non-secure application.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Both Secure and Non-Secure State" id="config.bsp.fsp.tz.rstsar.both" value="0xFFFFFFFFU"/>
            <option display="Secure State" id="config.bsp.fsp.tz.rstsar.secure_only" value="0xFFFFFFF8U"/>
        </property>
        <property default="config.bsp.fsp.tz.sramsar.sramprcr.both" display="Security|SRAM Accessibility|SRAM Protection" id="config.bsp.fsp.tz.sramsar.sramprcr" description="Defines whether SRAMPRCR is write accessible for the Non-secure application.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Both Secure and Non-Secure State" id="config.bsp.fsp.tz.sramsar.sramprcr.both" value="1"/>
            <option display="Secure State" id="config.bsp.fsp.tz.sramsar.sramprcr.secure_only" value="0"/>
        </property>
        <property default="config.bsp.fsp.tz.sramsar.sramecc.both" display="Security|SRAM Accessibility|SRAM ECC" id="config.bsp.fsp.tz.sramsar.sramecc" description="Defines whether SRAM ECC registers are write accessible for the Non-secure application.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Both Secure and Non-Secure State" id="config.bsp.fsp.tz.sramsar.sramecc.both" value="4"/>
            <option display="Secure State" id="config.bsp.fsp.tz.sramsar.sramecc.secure_only" value="0"/>
        </property>
        <property default="config.bsp.fsp.tz.stbramsar.both" display="Security|SRAM Accessibility|Standby RAM" id="config.bsp.fsp.tz.stbramsar" description="Defines whether Standby RAM registers are accessible for the Non-secure application.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Regions 7-0 are all Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S7_0" value="0"/>
            <option display="Region 7 is Non-secure. Regions 6-0 are Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S6_0" value="1"/>
            <option display="Regions 7-6 are Non-secure. Regions 5-0 are Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S5_0" value="2"/>
            <option display="Regions 7-5 are Non-secure. Regions 4-0 are Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S4_0" value="3"/>
            <option display="Regions 7-4 are Non-secure. Regions 3-0 are Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S3_0" value="4"/>
            <option display="Regions 7-3 are Non-secure. Regions 2-0 are Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S2_0" value="5"/>
            <option display="Regions 7-2 are Non-secure. Regions 1-0 are Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S1_0" value="6"/>
            <option display="Regions 7-1 are Non-secure. Region 0 is Secure." id="config.bsp.fsp.tz.sramsar.stbramsar.S0_0" value="7"/>
            <option display="Regions 7-0 are all Non-secure." id="config.bsp.fsp.tz.sramsar.stbramsar.NS7_0" value="8"/>
        </property>
        <property default="config.bsp.fsp.tz.bussara.both" display="Security|BUS Accessibility|Bus Security Attribution Register A" id="config.bsp.fsp.tz.bussara" description="Defines whether the Slave Bus Control Registers (BUSSCNT&lt;slave&gt;) are write accessible for the Non-secure application.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Both Secure and Non-Secure State" id="config.bsp.fsp.tz.bussara.both" value="0xFFFFFFFFU"/>
            <option display="Secure State" id="config.bsp.fsp.tz.bussara.secure_only" value="0xFFFFFFFEU"/>
        </property>
        <property default="config.bsp.fsp.tz.bussarb.both" display="Security|BUS Accessibility|Bus Security Attribution Register B" id="config.bsp.fsp.tz.bussarb" description="Defines whether the Bus and DMAC/DTC Error Clear Registers are write accessible for the Non-secure application.\n\nThis setting is only valid when building projects with TrustZone.">
            <option display="Both Secure and Non-Secure State" id="config.bsp.fsp.tz.bussarb.both" value="0xFFFFFFFFU"/>
            <option display="Secure State" id="config.bsp.fsp.tz.bussarb.secure_only" value="0xFFFFFFFEU"/>
        </property>
        <property default="config.bsp.fsp.cache_line_size.32" display="Startup C-Cache Line Size" id="config.bsp.fsp.cache_line_size" description="Set the C-Cache line size configured during startup.">
            <option display="32 Bytes" id="config.bsp.fsp.cache_line_size.32" value="1U"/>
            <option display="64 Bytes" id="config.bsp.fsp.cache_line_size.64" value="2U"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_start_mode.disabled" display="OFS0 register settings|Independent WDT|Start Mode" id="config.bsp.fsp.OFS0.iwdt_start_mode">
            <option display="IWDT is Disabled" id="config.bsp.fsp.OFS0.iwdt_start_mode.disabled" value="1 &lt;&lt; 1"/>
            <option display="IWDT is automatically activated after a reset (Autostart mode)" id="config.bsp.fsp.OFS0.iwdt_start_mode.enabled" value="0 &lt;&lt; 1"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_timeout.2048" display="OFS0 register settings|Independent WDT|Timeout Period" id="config.bsp.fsp.OFS0.iwdt_timeout">
            <option display="128 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.128" value="0 &lt;&lt; 2"/>
            <option display="512 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.512" value="1 &lt;&lt; 2"/>
            <option display="1024 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.1024" value="2 &lt;&lt; 2"/>
            <option display="2048 cycles" id="config.bsp.fsp.OFS0.iwdt_timeout.2048" value="3 &lt;&lt; 2"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_divisor.128" display="OFS0 register settings|Independent WDT|Dedicated Clock Frequency Divisor" id="config.bsp.fsp.OFS0.iwdt_divisor">
            <option display="1" id="config.bsp.fsp.OFS0.iwdt_divisor.1" value="0 &lt;&lt; 4"/>
            <option display="16" id="config.bsp.fsp.OFS0.iwdt_divisor.16" value="2 &lt;&lt; 4"/>
            <option display="32" id="config.bsp.fsp.OFS0.iwdt_divisor.32" value="3 &lt;&lt; 4"/>
            <option display="64" id="config.bsp.fsp.OFS0.iwdt_divisor.64" value="4 &lt;&lt; 4"/>
            <option display="128" id="config.bsp.fsp.OFS0.iwdt_divisor.128" value="15 &lt;&lt; 4"/>
            <option display="256" id="config.bsp.fsp.OFS0.iwdt_divisor.256" value="5 &lt;&lt; 4"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_window_end.0" display="OFS0 register settings|Independent WDT|Window End Position" id="config.bsp.fsp.OFS0.iwdt_window_end">
            <option display="75%" id="config.bsp.fsp.OFS0.iwdt_window_end.75" value="0 &lt;&lt; 8"/>
            <option display="50%" id="config.bsp.fsp.OFS0.iwdt_window_end.50" value="1 &lt;&lt; 8"/>
            <option display="25%" id="config.bsp.fsp.OFS0.iwdt_window_end.25" value="2 &lt;&lt; 8"/>
            <option display=" 0% (no window end position)" id="config.bsp.fsp.OFS0.iwdt_window_end.0" value="3 &lt;&lt; 8"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_window_start.100" display="OFS0 register settings|Independent WDT|Window Start Position" id="config.bsp.fsp.OFS0.iwdt_window_start">
            <option display="25%" id="config.bsp.fsp.OFS0.iwdt_window_start.25" value="0 &lt;&lt; 10"/>
            <option display="50%" id="config.bsp.fsp.OFS0.iwdt_window_start.50" value="1 &lt;&lt; 10"/>
            <option display="75%" id="config.bsp.fsp.OFS0.iwdt_window_start.75" value="2 &lt;&lt; 10"/>
            <option display="100% (no window start position)" id="config.bsp.fsp.OFS0.iwdt_window_start.100" value="3 &lt;&lt; 10"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_reset_interrupt.Reset" display="OFS0 register settings|Independent WDT|Reset Interrupt Request Select" id="config.bsp.fsp.OFS0.iwdt_reset_interrupt">
            <option display="NMI request or interrupt request is enabled" id="config.bsp.fsp.OFS0.iwdt_reset_interrupt.NMI" value="0 &lt;&lt; 12"/>
            <option display="Reset is enabled" id="config.bsp.fsp.OFS0.iwdt_reset_interrupt.Reset" value="1 &lt;&lt; 12"/>
        </property>
        <property default="config.bsp.fsp.OFS0.iwdt_stop_control.stops" display="OFS0 register settings|Independent WDT|Stop Control" id="config.bsp.fsp.OFS0.iwdt_stop_control">
            <option display="Counting continues (Note: Device will not enter Deep Standby Mode when selected. Device will enter Software Standby Mode)" id="config.bsp.fsp.OFS0.iwdt_stop_control.continues" value="0 &lt;&lt; 14"/>
            <option display="Stop counting when in Sleep, Snooze mode, or Software Standby" id="config.bsp.fsp.OFS0.iwdt_stop_control.stops" value="1 &lt;&lt; 14"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_start_mode.register" display="OFS0 register settings|WDT|Start Mode Select" id="config.bsp.fsp.OFS0.wdt_start_mode">
            <option display="Automatically activate WDT after a reset (auto-start mode)" id="config.bsp.fsp.OFS0.wdt_start_mode.auto" value="0 &lt;&lt; 17"/>
            <option display="Stop WDT after a reset (register-start mode)" id="config.bsp.fsp.OFS0.wdt_start_mode.register" value="1 &lt;&lt; 17"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_timeout.16384" display="OFS0 register settings|WDT|Timeout Period" id="config.bsp.fsp.OFS0.wdt_timeout">
            <option display="1024 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.1024" value="0 &lt;&lt; 18"/>
            <option display="4096 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.4096" value="1 &lt;&lt; 18"/>
            <option display="8192 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.8192" value="2 &lt;&lt; 18"/>
            <option display="16384 cycles" id="config.bsp.fsp.OFS0.wdt_timeout.16384" value="3 &lt;&lt; 18"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_divisor.128" display="OFS0 register settings|WDT|Clock Frequency Division Ratio" id="config.bsp.fsp.OFS0.wdt_divisor">
            <option display="4" id="config.bsp.fsp.OFS0.wdt_divisor.4" value="1 &lt;&lt; 20"/>
            <option display="64" id="config.bsp.fsp.OFS0.wdt_divisor.64" value="4 &lt;&lt; 20"/>
            <option display="128" id="config.bsp.fsp.OFS0.wdt_divisor.128" value="15 &lt;&lt; 20"/>
            <option display="512" id="config.bsp.fsp.OFS0.wdt_divisor.512" value="6 &lt;&lt; 20"/>
            <option display="2048" id="config.bsp.fsp.OFS0.wdt_divisor.2048" value="7 &lt;&lt; 20"/>
            <option display="8192" id="config.bsp.fsp.OFS0.wdt_divisor.8192" value="8 &lt;&lt; 20"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_window_end.0" display="OFS0 register settings|WDT|Window End Position" id="config.bsp.fsp.OFS0.wdt_window_end">
            <option display="75%" id="config.bsp.fsp.OFS0.wdt_window_end.75" value="0 &lt;&lt; 24"/>
            <option display="50%" id="config.bsp.fsp.OFS0.wdt_window_end.50" value="1 &lt;&lt; 24"/>
            <option display="25%" id="config.bsp.fsp.OFS0.wdt_window_end.25" value="2 &lt;&lt; 24"/>
            <option display=" 0% (no window end position)" id="config.bsp.fsp.OFS0.wdt_window_end.0" value="3 &lt;&lt; 24"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_window_start.100" display="OFS0 register settings|WDT|Window Start Position" id="config.bsp.fsp.OFS0.wdt_window_start">
            <option display="25%" id="config.bsp.fsp.OFS0.wdt_window_start.25" value="0 &lt;&lt; 26"/>
            <option display="50%" id="config.bsp.fsp.OFS0.wdt_window_start.50" value="1 &lt;&lt; 26"/>
            <option display="75%" id="config.bsp.fsp.OFS0.wdt_window_start.75" value="2 &lt;&lt; 26"/>
            <option display="100% (no window start position)" id="config.bsp.fsp.OFS0.wdt_window_start.100" value="3 &lt;&lt; 26"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_reset_interrupt.Reset" display="OFS0 register settings|WDT|Reset Interrupt Request" id="config.bsp.fsp.OFS0.wdt_reset_interrupt">
            <option display="NMI" id="config.bsp.fsp.OFS0.wdt_reset_interrupt.NMI" value="0 &lt;&lt; 28"/>
            <option display="Reset" id="config.bsp.fsp.OFS0.wdt_reset_interrupt.Reset" value="1 &lt;&lt; 28"/>
        </property>
        <property default="config.bsp.fsp.OFS0.wdt_stop_control.stops" display="OFS0 register settings|WDT|Stop Control" id="config.bsp.fsp.OFS0.wdt_stop_control">
            <option display="Counting continues" id="config.bsp.fsp.OFS0.wdt_stop_control.continues" value="0 &lt;&lt; 30"/>
            <option display="Stop counting when entering Sleep mode" id="config.bsp.fsp.OFS0.wdt_stop_control.stops" value="1 &lt;&lt; 30"/>
        </property>
        <property default="config.bsp.fsp.OFS1.voltage_detection0.start.disabled" display="OFS1 register settings|Voltage Detection 0 Circuit Start" id="config.bsp.fsp.OFS1.voltage_detection0.start">
            <option display="Voltage monitor 0 reset is enabled after reset" id="config.bsp.fsp.OFS1.voltage_detection0.start.enabled" value="0 &lt;&lt; 2"/>
            <option display="Voltage monitor 0 reset is disabled after reset" id="config.bsp.fsp.OFS1.voltage_detection0.start.disabled" value="1 &lt;&lt; 2"/>
        </property>
        <property default="config.bsp.fsp.OFS1.voltage_detection0_level.280" display="OFS1 register settings|Voltage Detection 0 Level" id="config.bsp.fsp.OFS1.voltage_detection0_level">
            <option display="2.94 V" id="config.bsp.fsp.OFS1.voltage_detection0_level.294" value="1"/>
            <option display="2.87 V" id="config.bsp.fsp.OFS1.voltage_detection0_level.287" value="2"/>
            <option display="2.80 V" id="config.bsp.fsp.OFS1.voltage_detection0_level.280" value="3"/>
        </property>
        <property default="config.bsp.fsp.OFS1.hoco_osc.disabled" display="OFS1 register settings|HOCO Oscillation Enable" id="config.bsp.fsp.OFS1.hoco_osc">
            <option display="HOCO oscillation is enabled after reset" id="config.bsp.fsp.OFS1.hoco_osc.enabled" value="0 &lt;&lt; 8"/>
            <option display="HOCO oscillation is disabled after reset" id="config.bsp.fsp.OFS1.hoco_osc.disabled" value="1 &lt;&lt; 8"/>
        </property>
        <property default="config.bsp.fsp.OFS1.PGA0_pseudo_differential_input.disabled" display="OFS1 register settings|PGA0 Pseudo-Differential Input Enable" id="config.bsp.fsp.OFS1.PGA0_pseudo_differential_input">
            <option display="Disabled (single-ended input) after reset" id="config.bsp.fsp.OFS1.PGA0_pseudo_differential_input.disabled" value="0 &lt;&lt; 16"/>
            <option display="Enabled after reset" id="config.bsp.fsp.OFS1.PGA0_pseudo_differential_input.enabled" value="1 &lt;&lt; 16"/>
        </property>
        <property default="config.bsp.fsp.OFS1.PGA1_pseudo_differential_input.disabled" display="OFS1 register settings|PGA1 Pseudo-Differential Input Enable" id="config.bsp.fsp.OFS1.PGA1_pseudo_differential_input">
            <option display="Disabled (single-ended input) after reset" id="config.bsp.fsp.OFS1.PGA1_pseudo_differential_input.disabled" value="0 &lt;&lt; 17"/>
            <option display="Enabled after reset" id="config.bsp.fsp.OFS1.PGA1_pseudo_differential_input.enabled" value="1 &lt;&lt; 17"/>
        </property>
        <property default="config.bsp.fsp.OFS1.PGA2_pseudo_differential_input.disabled" display="OFS1 register settings|PGA2 Pseudo-Differential Input Enable" id="config.bsp.fsp.OFS1.PGA2_pseudo_differential_input">
            <option display="Disabled (single-ended input) after reset" id="config.bsp.fsp.OFS1.PGA2_pseudo_differential_input.disabled" value="0 &lt;&lt; 18"/>
            <option display="Enabled after reset" id="config.bsp.fsp.OFS1.PGA2_pseudo_differential_input.enabled" value="1 &lt;&lt; 18"/>
        </property>
        <property default="config.bsp.fsp.OFS1.PGA3_pseudo_differential_input.disabled" display="OFS1 register settings|PGA3 Pseudo-Differential Input Enable" id="config.bsp.fsp.OFS1.PGA3_pseudo_differential_input">
            <option display="Disabled (single-ended input) after reset" id="config.bsp.fsp.OFS1.PGA3_pseudo_differential_input.disabled" value="0 &lt;&lt; 19"/>
            <option display="Enabled after reset" id="config.bsp.fsp.OFS1.PGA3_pseudo_differential_input.enabled" value="1 &lt;&lt; 19"/>
        </property>
        <property bitmapPrefix="" default="0U" display="Block Protection Settings (BPS)|BPS0" id="config.bsp.fsp.BPS.BPS0" description="Configure Block Protection Register 0">
            <option display="Flash Block 0" id="config.bsp.fsp.BPS.BPS0.b0" value="(1U &lt;&lt; 0U)"/>
            <option display="Flash Block 1" id="config.bsp.fsp.BPS.BPS0.b1" value="(1U &lt;&lt; 1U)"/>
            <option display="Flash Block 2" id="config.bsp.fsp.BPS.BPS0.b2" value="(1U &lt;&lt; 2U)"/>
            <option display="Flash Block 3" id="config.bsp.fsp.BPS.BPS0.b3" value="(1U &lt;&lt; 3U)"/>
            <option display="Flash Block 4" id="config.bsp.fsp.BPS.BPS0.b4" value="(1U &lt;&lt; 4U)"/>
            <option display="Flash Block 5" id="config.bsp.fsp.BPS.BPS0.b5" value="(1U &lt;&lt; 5U)"/>
            <option display="Flash Block 6" id="config.bsp.fsp.BPS.BPS0.b6" value="(1U &lt;&lt; 6U)"/>
            <option display="Flash Block 7" id="config.bsp.fsp.BPS.BPS0.b7" value="(1U &lt;&lt; 7U)"/>
            <option display="Flash Block 8" id="config.bsp.fsp.BPS.BPS0.b8" value="(1U &lt;&lt; 8U)"/>
            <option display="Flash Block 9" id="config.bsp.fsp.BPS.BPS0.b9" value="(1U &lt;&lt; 9U)"/>
            <option display="Flash Block 10" id="config.bsp.fsp.BPS.BPS0.b10" value="(1U &lt;&lt; 10U)"/>
            <option display="Flash Block 11" id="config.bsp.fsp.BPS.BPS0.b11" value="(1U &lt;&lt; 11U)"/>
            <option display="Flash Block 12" id="config.bsp.fsp.BPS.BPS0.b12" value="(1U &lt;&lt; 12U)"/>
            <option display="Flash Block 13" id="config.bsp.fsp.BPS.BPS0.b13" value="(1U &lt;&lt; 13U)"/>
            <option display="Flash Block 14" id="config.bsp.fsp.BPS.BPS0.b14" value="(1U &lt;&lt; 14U)"/>
            <option display="Flash Block 15" id="config.bsp.fsp.BPS.BPS0.b15" value="(1U &lt;&lt; 15U)"/>
            <option display="Flash Block 16" id="config.bsp.fsp.BPS.BPS0.b16" value="(1U &lt;&lt; 16U)"/>
            <option display="Flash Block 17" id="config.bsp.fsp.BPS.BPS0.b17" value="(1U &lt;&lt; 17U)"/>
            <option display="Flash Block 18" id="config.bsp.fsp.BPS.BPS0.b18" value="(1U &lt;&lt; 18U)"/>
            <option display="Flash Block 19" id="config.bsp.fsp.BPS.BPS0.b19" value="(1U &lt;&lt; 19U)"/>
            <option display="Flash Block 20" id="config.bsp.fsp.BPS.BPS0.b20" value="(1U &lt;&lt; 20U)"/>
            <option display="Flash Block 21" id="config.bsp.fsp.BPS.BPS0.b21" value="(1U &lt;&lt; 21U)"/>
        </property>
        <property bitmapPrefix="" default="0U" display="Permanent Block Protection Settings (PBPS)|PBPS0" id="config.bsp.fsp.PBPS.PBPS0" description="Configure Permanent Block Protection Register 0">
            <option display="Flash Block 0" id="config.bsp.fsp.PBPS.PBPS0.b0" value="(1U &lt;&lt; 0U)"/>
            <option display="Flash Block 1" id="config.bsp.fsp.PBPS.PBPS0.b1" value="(1U &lt;&lt; 1U)"/>
            <option display="Flash Block 2" id="config.bsp.fsp.PBPS.PBPS0.b2" value="(1U &lt;&lt; 2U)"/>
            <option display="Flash Block 3" id="config.bsp.fsp.PBPS.PBPS0.b3" value="(1U &lt;&lt; 3U)"/>
            <option display="Flash Block 4" id="config.bsp.fsp.PBPS.PBPS0.b4" value="(1U &lt;&lt; 4U)"/>
            <option display="Flash Block 5" id="config.bsp.fsp.PBPS.PBPS0.b5" value="(1U &lt;&lt; 5U)"/>
            <option display="Flash Block 6" id="config.bsp.fsp.PBPS.PBPS0.b6" value="(1U &lt;&lt; 6U)"/>
            <option display="Flash Block 7" id="config.bsp.fsp.PBPS.PBPS0.b7" value="(1U &lt;&lt; 7U)"/>
            <option display="Flash Block 8" id="config.bsp.fsp.PBPS.PBPS0.b8" value="(1U &lt;&lt; 8U)"/>
            <option display="Flash Block 9" id="config.bsp.fsp.PBPS.PBPS0.b9" value="(1U &lt;&lt; 9U)"/>
            <option display="Flash Block 10" id="config.bsp.fsp.PBPS.PBPS0.b10" value="(1U &lt;&lt; 10U)"/>
            <option display="Flash Block 11" id="config.bsp.fsp.PBPS.PBPS0.b11" value="(1U &lt;&lt; 11U)"/>
            <option display="Flash Block 12" id="config.bsp.fsp.PBPS.PBPS0.b12" value="(1U &lt;&lt; 12U)"/>
            <option display="Flash Block 13" id="config.bsp.fsp.PBPS.PBPS0.b13" value="(1U &lt;&lt; 13U)"/>
            <option display="Flash Block 14" id="config.bsp.fsp.PBPS.PBPS0.b14" value="(1U &lt;&lt; 14U)"/>
            <option display="Flash Block 15" id="config.bsp.fsp.PBPS.PBPS0.b15" value="(1U &lt;&lt; 15U)"/>
            <option display="Flash Block 16" id="config.bsp.fsp.PBPS.PBPS0.b16" value="(1U &lt;&lt; 16U)"/>
            <option display="Flash Block 17" id="config.bsp.fsp.PBPS.PBPS0.b17" value="(1U &lt;&lt; 17U)"/>
            <option display="Flash Block 18" id="config.bsp.fsp.PBPS.PBPS0.b18" value="(1U &lt;&lt; 18U)"/>
            <option display="Flash Block 19" id="config.bsp.fsp.PBPS.PBPS0.b19" value="(1U &lt;&lt; 19U)"/>
            <option display="Flash Block 20" id="config.bsp.fsp.PBPS.PBPS0.b20" value="(1U &lt;&lt; 20U)"/>
            <option display="Flash Block 21" id="config.bsp.fsp.PBPS.PBPS0.b21" value="(1U &lt;&lt; 21U)"/>
        </property>
        <property id="config.bsp.fsp.hoco_fll" display="Clocks|HOCO FLL Function" default="config.bsp.fsp.hoco_fll.disabled" description="Setting this option to Enabled improves HOCO accuracy significantly by using the subclock, but incurs certain restrictions.\n\nThe FLL function requires the subclock oscillator to be running and stabilized. When enabled and running the PLL or system clock from HOCO, the BSP will wait for both the Subclock Stabilization Time as well as the FLL Stabilization Time when setting up clocks at startup.\n\nWhen FLL is enabled Software Standby and Deep Software Standby modes are not available.">
            <option id="config.bsp.fsp.hoco_fll.enabled" display="Enabled" value="1" />
            <option id="config.bsp.fsp.hoco_fll.disabled" display="Disabled" value="0" />
        </property>
        <property default="config.bsp.fsp.tfu_mathlib.enabled" macro="BSP_CFG_USE_TFU_MATHLIB" display="TFU Mathlib" id="config.bsp.fsp.tfu_mathlib" description="If enabled, trigonometric library functions sinf, cosf, atan2f, and hypotf are replaced with hardware accelerated TFU functions. Disable this if reentrant access to these functions is required.">
            <option display="Disabled" id="config.bsp.fsp.tfu_mathlib.disabled" value="(0)"/>
            <option display="Enabled" id="config.bsp.fsp.tfu_mathlib.enabled" value="(1)"/>
        </property>
        <property id="config.bsp.common.main_osc_wait" default="config.bsp.common.main_osc_wait.wait_8163" display="Main Oscillator Wait Time" description="Number of cycles to wait for the main oscillator clock to stabilize.">
            <option id="config.bsp.common.main_osc_wait.wait_3" display="3 cycles" value="0"/>
            <option id="config.bsp.common.main_osc_wait.wait_35" display="35 cycles" value="1"/>
            <option id="config.bsp.common.main_osc_wait.wait_67" display="67 cycles" value="2"/>
            <option id="config.bsp.common.main_osc_wait.wait_131" display="131 cycles" value="3"/>
            <option id="config.bsp.common.main_osc_wait.wait_259" display="259 cycles" value="4"/>
            <option id="config.bsp.common.main_osc_wait.wait_547" display="547 cycles" value="5"/>
            <option id="config.bsp.common.main_osc_wait.wait_1059" display="1059 cycles" value="6"/>
            <option id="config.bsp.common.main_osc_wait.wait_2147" display="2147 cycles" value="7"/>
            <option id="config.bsp.common.main_osc_wait.wait_4291" display="4291 cycles" value="8"/>
            <option id="config.bsp.common.main_osc_wait.wait_8163" display="8163 cycles" value="9"/>
        </property>
        <property id="config.bsp.fsp.mcu.adc.max_freq_hz" default="50000000"/>
        <property id="config.bsp.fsp.mcu.sci_b_uart.max_baud" default="20000000"/>
        <property id="config.bsp.fsp.mcu.sci_b_uart.ctspen_channels" default="0x021F"/>
        <property id="config.bsp.fsp.mcu.adc.sample_and_hold" default="0"/>
        <property id="config.bsp.fsp.mcu.sci_spi.max_bitrate" default="30000000"/>
        <property id="config.bsp.fsp.mcu.spi.max_bitrate" default="60000000"/>
        <property id="config.bsp.fsp.mcu.iic_master.rate.rate_fastplus" default="1"/>
        <property id="config.bsp.fsp.mcu.gpt.pin_count_source_channels" default="0x000F" />
        <property id="config.bsp.fsp.mcu.canfd.num_channels" default="1" />
        <property id="config.bsp.fsp.mcu.canfd.rx_fifos" default="2" />
        <property id="config.bsp.fsp.mcu.canfd.buffer_ram" default="1216" />
        <property id="config.bsp.fsp.mcu.canfd.afl_rules" default="32" />
        <property id="config.bsp.fsp.mcu.canfd.afl_rules_independent" default="1" />
        <property id="config.bsp.fsp.mcu.canfd.max_data_rate_hz" default="5" />
        <content>
#ifdef __cplusplus
extern "C" {
#endif

            #include "bsp_mcu_device_pn_cfg.h"
            #include "bsp_mcu_device_cfg.h"
            #include "../../../ra/fsp/src/bsp/mcu/ra6t2/bsp_override.h"
            #include "../../../ra/fsp/src/bsp/mcu/ra6t2/bsp_mcu_info.h"
            #include "bsp_clock_cfg.h"
            #define BSP_MCU_GROUP_RA6T2 (1)
            #define BSP_LOCO_HZ                 (32768)
            #define BSP_MOCO_HZ                 (8000000)
            #define BSP_SUB_CLOCK_HZ            (0)
            #if   BSP_CFG_HOCO_FREQUENCY == 0
                #define BSP_HOCO_HZ                 (16000000)
            #elif BSP_CFG_HOCO_FREQUENCY == 1
                #define BSP_HOCO_HZ                 (18000000)
            #elif BSP_CFG_HOCO_FREQUENCY == 2
                #define BSP_HOCO_HZ                 (20000000)
            #else
                #error "Invalid HOCO frequency chosen (BSP_CFG_HOCO_FREQUENCY) in bsp_clock_cfg.h"
            #endif

            #define BSP_CFG_FLL_ENABLE                 (${config.bsp.fsp.hoco_fll})

            #define BSP_CORTEX_VECTOR_TABLE_ENTRIES    (16U)
            #define BSP_VECTOR_TABLE_MAX_ENTRIES       (112U)

            #define BSP_CFG_USE_TFU_MATHLIB           (${config.bsp.fsp.tfu_mathlib})

            #if defined(_RA_TZ_SECURE)
            #define BSP_TZ_SECURE_BUILD           (1)
            #define BSP_TZ_NONSECURE_BUILD        (0)
            #elif defined(_RA_TZ_NONSECURE)
            #define BSP_TZ_SECURE_BUILD           (0)
            #define BSP_TZ_NONSECURE_BUILD        (1)
            #else
            #define BSP_TZ_SECURE_BUILD           (0)
            #define BSP_TZ_NONSECURE_BUILD        (0)
            #endif

            /* TrustZone Settings */
            #define BSP_TZ_CFG_INIT_SECURE_ONLY       (BSP_CFG_CLOCKS_SECURE || (!BSP_CFG_CLOCKS_OVERRIDE))
            #define BSP_TZ_CFG_SKIP_INIT              (BSP_TZ_NONSECURE_BUILD &amp;&amp; BSP_TZ_CFG_INIT_SECURE_ONLY)
            #define BSP_TZ_CFG_EXCEPTION_RESPONSE     (${config.bsp.fsp.tz.exception_response})

            /* CMSIS TrustZone Settings */
            #define SCB_CSR_AIRCR_INIT                (1)
            #define SCB_AIRCR_BFHFNMINS_VAL           (${config.bsp.fsp.tz.cmsis.bfhfnmins})
            #define SCB_AIRCR_SYSRESETREQS_VAL        (${config.bsp.fsp.tz.cmsis.sysresetreqs})
            #define SCB_AIRCR_PRIS_VAL                (${config.bsp.fsp.tz.cmsis.s_priority_boost})
            #define TZ_FPU_NS_USAGE                   (1)
#ifndef SCB_NSACR_CP10_11_VAL
            #define SCB_NSACR_CP10_11_VAL             (3U)
#endif

#ifndef FPU_FPCCR_TS_VAL
            #define FPU_FPCCR_TS_VAL                  (1U)
#endif
            #define FPU_FPCCR_CLRONRETS_VAL           (1)

#ifndef FPU_FPCCR_CLRONRET_VAL
            #define FPU_FPCCR_CLRONRET_VAL            (1)
#endif

            /* The C-Cache line size that is configured during startup. */
#ifndef BSP_CFG_C_CACHE_LINE_SIZE
            #define BSP_CFG_C_CACHE_LINE_SIZE   (${config.bsp.fsp.cache_line_size})
#endif

            /* Type 1 Peripheral Security Attribution */

            /* Peripheral Security Attribution Register (PSAR) Settings */
#ifndef BSP_TZ_CFG_PSARB
#define BSP_TZ_CFG_PSARB (\
            (((${interface.peripheral.iic1} > 0) ? 0U : 1U) &lt;&lt; 8) /* IIC1 */ | \
            (((${interface.peripheral.iic0} > 0) ? 0U : 1U) &lt;&lt; 9) /* IIC0 */ | \
            (((${interface.peripheral.spi1} > 0) ? 0U : 1U) &lt;&lt; 18) /* SPI1 */ | \
            (((${interface.peripheral.spi0} > 0) ? 0U : 1U) &lt;&lt; 19) /* SPI0 */ | \
            (((${interface.peripheral.sci9} > 0) ? 0U : 1U) &lt;&lt; 22) /* SCI9 */ | \
            (((${interface.peripheral.sci4} > 0) ? 0U : 1U) &lt;&lt; 27) /* SCI4 */ | \
            (((${interface.peripheral.sci3} > 0) ? 0U : 1U) &lt;&lt; 28) /* SCI3 */ | \
            (((${interface.peripheral.sci2} > 0) ? 0U : 1U) &lt;&lt; 29) /* SCI2 */ | \
            (((${interface.peripheral.sci1} > 0) ? 0U : 1U) &lt;&lt; 30) /* SCI1 */ | \
            (((${interface.peripheral.sci0} > 0) ? 0U : 1U) &lt;&lt; 31) /* SCI0 */ | \
            0x07b3fcff) /* Unused */
#endif
#ifndef BSP_TZ_CFG_PSARC
#define BSP_TZ_CFG_PSARC (\
            (((${interface.peripheral.cac} > 0) ? 0U : 1U) &lt;&lt; 0) /* CAC */ | \
            (((${interface.peripheral.crc} > 0) ? 0U : 1U) &lt;&lt; 1) /* CRC */ | \
            (((${interface.peripheral.doc} > 0) ? 0U : 1U) &lt;&lt; 13) /* DOC */ | \
            (((${interface.peripheral.tfu} > 0) ? 0U : 1U) &lt;&lt; 20) /* TFU */ | \
            (((${interface.peripheral.iir} > 0) ? 0U : 1U) &lt;&lt; 21) /* IIRFA */ | \
            (((${interface.peripheral.canfd} > 0) ? 0U : 1U) &lt;&lt; 27) /* CANFD */ | \
            (((${interface.peripheral.sce5} > 0) ? 0U : 1U) &lt;&lt; 31) /* SCE5 */ | \
            0x77cfdffc) /* Unused */
#endif
#ifndef BSP_TZ_CFG_PSARD
#define BSP_TZ_CFG_PSARD (\
            (((${interface.peripheral.agt1} > 0) ? 0U : 1U) &lt;&lt; 2) /* AGT1 */ | \
            (((${interface.peripheral.agt0} > 0) ? 0U : 1U) &lt;&lt; 3) /* AGT0 */ | \
            (((${interface.peripheral.poeg3} > 0) ? 0U : 1U) &lt;&lt; 11) /* POEG3 */ | \
            (((${interface.peripheral.poeg2} > 0) ? 0U : 1U) &lt;&lt; 12) /* POEG2 */ | \
            (((${interface.peripheral.poeg1} > 0) ? 0U : 1U) &lt;&lt; 13) /* POEG1 */ | \
            (((${interface.peripheral.poeg0} > 0) ? 0U : 1U) &lt;&lt; 14) /* POEG0 */ | \
            (((${interface.peripheral.adc} > 0) ? 0U : 1U) &lt;&lt; 16) /* ADC120 */ | \
            (((${interface.peripheral.dac1} > 0) ? 0U : 1U) &lt;&lt; 19) /* DAC121 */ | \
            (((${interface.peripheral.dac0} > 0) ? 0U : 1U) &lt;&lt; 20) /* DAC120 */ | \
            (((${interface.peripheral.tsn} > 0) ? 0U : 1U) &lt;&lt; 22) /* TSN */ | \
            (((${interface.peripheral.acmphs3} > 0) ? 0U : 1U) &lt;&lt; 25) /* ACMPHS3 */ | \
            (((${interface.peripheral.acmphs2} > 0) ? 0U : 1U) &lt;&lt; 26) /* ACMPHS2 */ | \
            (((${interface.peripheral.acmphs1} > 0) ? 0U : 1U) &lt;&lt; 27) /* ACMPHS1 */ | \
            (((${interface.peripheral.acmphs0} > 0) ? 0U : 1U) &lt;&lt; 28) /* ACMPHS0 */ | \
            0xe1a687f3) /* Unused */
#endif
#ifndef BSP_TZ_CFG_PSARE
#define BSP_TZ_CFG_PSARE (\
            (((${interface.peripheral.wdt} > 0) ? 0U : 1U) &lt;&lt; 0) /* WDT */ | \
            (((${interface.peripheral.iwdt} > 0) ? 0U : 1U) &lt;&lt; 1) /* IWDT */ | \
            (((${interface.peripheral.kint} > 0) ? 0U : 1U) &lt;&lt; 4) /* KINT */ | \
            0xffffffec) /* Unused */
#endif
#ifndef BSP_TZ_CFG_MSSAR
#define BSP_TZ_CFG_MSSAR (\
            (((${interface.peripheral.elc} > 0) ? 0U : 1U) &lt;&lt; 0) /* ELC */ | \
            (((${interface.peripheral.dtc_dmac} > 0) ? 0U : 1U) &lt;&lt; 1) /* DTC_DMAC */ | \
            0xfffffffc) /* Unused */
#endif

            /* Type 2 Peripheral Security Attribution */

            /* Security attribution for Cache registers. */
#ifndef BSP_TZ_CFG_CSAR
#define BSP_TZ_CFG_CSAR (${config.bsp.fsp.tz.csar})
#endif

            /* Security attribution for RSTSRn registers. */
#ifndef BSP_TZ_CFG_RSTSAR
#define BSP_TZ_CFG_RSTSAR (${config.bsp.fsp.tz.rstsar})
#endif

            /* Security attribution for registers of LVD channels. */
#ifndef BSP_TZ_CFG_LVDSAR
#define BSP_TZ_CFG_LVDSAR (\
            (((${interface.peripheral.lvdmodule.driver.lvd.monitor_number.MONITOR_1} > 0) ? 0U : 1U) &lt;&lt; 0) | /* LVD Channel 1 */ \
            (((${interface.peripheral.lvdmodule.driver.lvd.monitor_number.MONITOR_2} > 0) ? 0U : 1U) &lt;&lt; 1) | /* LVD Channel 2 */ \
            0xFFFFFFFCU)
#endif

            /* Security attribution for LPM registers. */
#ifndef BSP_TZ_CFG_LPMSAR
#define BSP_TZ_CFG_LPMSAR ((${interface.peripheral.lpm} > 0) ? 0xFFFFFCEAU : 0xFFFFFFFFU)
#endif
            /* Deep Standby Interrupt Factor Security Attribution Register. */
#ifndef BSP_TZ_CFG_DPFSAR
#define BSP_TZ_CFG_DPFSAR ((${interface.peripheral.lpm} > 0) ? 0xFFEC0000U : 0xFFFFFFFFU)
#endif

            /* Security attribution for CGC registers. */
#ifndef BSP_TZ_CFG_CGFSAR
#if BSP_CFG_CLOCKS_SECURE
/* Protect all CGC registers from Non-secure write access. */
#define BSP_TZ_CFG_CGFSAR (0xFFE1F482U)
#else
/* Allow Secure and Non-secure write access. */
#define BSP_TZ_CFG_CGFSAR (0xFFFFFFFFU)
#endif
#endif

            /* Security attribution for Battery Backup registers. */
#ifndef BSP_TZ_CFG_BBFSAR
#define BSP_TZ_CFG_BBFSAR (${config.bsp.fsp.tz.bbfsar})
#endif

            /* Security attribution for registers for IRQ channels. */
#ifndef BSP_TZ_CFG_ICUSARA
#define BSP_TZ_CFG_ICUSARA (\
            (((${interface.peripheral.irq0} > 0) ? 0U : 1U) &lt;&lt; 0U) /* External IRQ0 */ | \
            (((${interface.peripheral.irq1} > 0) ? 0U : 1U) &lt;&lt; 1U) /* External IRQ1 */ | \
            (((${interface.peripheral.irq2} > 0) ? 0U : 1U) &lt;&lt; 2U) /* External IRQ2 */ | \
            (((${interface.peripheral.irq3} > 0) ? 0U : 1U) &lt;&lt; 3U) /* External IRQ3 */ | \
            (((${interface.peripheral.irq4} > 0) ? 0U : 1U) &lt;&lt; 4U) /* External IRQ4 */ | \
            (((${interface.peripheral.irq5} > 0) ? 0U : 1U) &lt;&lt; 5U) /* External IRQ5 */ | \
            (((${interface.peripheral.irq6} > 0) ? 0U : 1U) &lt;&lt; 6U) /* External IRQ6 */ | \
            (((${interface.peripheral.irq7} > 0) ? 0U : 1U) &lt;&lt; 7U) /* External IRQ7 */ | \
            (((${interface.peripheral.irq8} > 0) ? 0U : 1U) &lt;&lt; 8U) /* External IRQ8 */ | \
            (((${interface.peripheral.irq9} > 0) ? 0U : 1U) &lt;&lt; 9U) /* External IRQ9 */ | \
            (((${interface.peripheral.irq10} > 0) ? 0U : 1U) &lt;&lt; 10U) /* External IRQ10 */ | \
            (((${interface.peripheral.irq11} > 0) ? 0U : 1U) &lt;&lt; 11U) /* External IRQ11 */ | \
            (((${interface.peripheral.irq12} > 0) ? 0U : 1U) &lt;&lt; 12U) /* External IRQ12 */ | \
            (((${interface.peripheral.irq13} > 0) ? 0U : 1U) &lt;&lt; 13U) /* External IRQ13 */ | \
            (((${interface.peripheral.irq14} > 0) ? 0U : 1U) &lt;&lt; 14U) /* External IRQ14 */ | \
            (((${interface.peripheral.irq15} > 0) ? 0U : 1U) &lt;&lt; 15U) /* External IRQ15 */ | \
            0xFFFF0000U)
#endif

            /* Security attribution for NMI registers. */
#ifndef BSP_TZ_CFG_ICUSARB
#define BSP_TZ_CFG_ICUSARB (${config.bsp.fsp.tz.cmsis.bfhfnmins} | 0xFFFFFFFEU) /* Should match AIRCR.BFHFNMINS. */
#endif

            /* Security attribution for registers for DMAC channels */
#ifndef BSP_TZ_CFG_ICUSARC
#define BSP_TZ_CFG_ICUSARC (\
            (((${interface.peripheral.dmac0} > 0) ? 0U : 1U) &lt;&lt; 0U) /* DMAC Channel 0 */ | \
            (((${interface.peripheral.dmac1} > 0) ? 0U : 1U) &lt;&lt; 1U) /* DMAC Channel 1 */ | \
            (((${interface.peripheral.dmac2} > 0) ? 0U : 1U) &lt;&lt; 2U) /* DMAC Channel 2 */ | \
            (((${interface.peripheral.dmac3} > 0) ? 0U : 1U) &lt;&lt; 3U) /* DMAC Channel 3 */ | \
            (((${interface.peripheral.dmac4} > 0) ? 0U : 1U) &lt;&lt; 4U) /* DMAC Channel 4 */ | \
            (((${interface.peripheral.dmac5} > 0) ? 0U : 1U) &lt;&lt; 5U) /* DMAC Channel 5 */ | \
            (((${interface.peripheral.dmac6} > 0) ? 0U : 1U) &lt;&lt; 6U) /* DMAC Channel 6 */ | \
            (((${interface.peripheral.dmac7} > 0) ? 0U : 1U) &lt;&lt; 7U) /* DMAC Channel 7 */ | \
            0xFFFFFF00U)
#endif

            /* Security attribution registers for SELSR0. */
#ifndef BSP_TZ_CFG_ICUSARD
#define BSP_TZ_CFG_ICUSARD ((${interface.peripheral.lpm} > 0) ? 0xFFFFFFFEU : 0xFFFFFFFFU)
#endif

            /* Security attribution registers for WUPEN0. */
#ifndef BSP_TZ_CFG_ICUSARE
#define BSP_TZ_CFG_ICUSARE ((${interface.peripheral.lpm} > 0) ? 0x0FF0FFFFU : 0xFFFFFFFFU)
#endif

            /* Set DTCSTSAR if the Secure program uses the DTC. */
#if ${interface.peripheral.dtc} == RA_NOT_DEFINED
 #define BSP_TZ_CFG_DTC_USED (0U)
#else
 #define BSP_TZ_CFG_DTC_USED (1U)
#endif

            /* Security attribution of FLWT and FCKMHZ registers. */
#ifndef BSP_TZ_CFG_FSAR
/* If the CGC registers are only accessible in Secure mode, than there is no
 * reason for nonsecure applications to access FLWT and FCKMHZ. */
#if BSP_CFG_CLOCKS_SECURE
/* Protect FLWT and FCKMHZ registers from nonsecure write access. */
#define BSP_TZ_CFG_FSAR (0xFEFEU)
#else
/* Allow Secure and Non-secure write access. */
#define BSP_TZ_CFG_FSAR (0xFFFFU)
#endif
#endif

            /* Security attribution for SRAM registers. */
#ifndef BSP_TZ_CFG_SRAMSAR
/* If the CGC registers are only accessible in Secure mode, than there is no reason for Non Secure applications to access
 * SRAM0WTEN and therefore there is no reason to access PRCR2. */
    #define BSP_TZ_CFG_SRAMSAR (\
        ${config.bsp.fsp.tz.sramsar.sramprcr} | \
        ((BSP_CFG_CLOCKS_SECURE == 0) ? (1U &lt;&lt; 1U) : 0U) | \
        ${config.bsp.fsp.tz.sramsar.sramecc} | \
        0xFFFFFFF8U)
#endif

            /* Security attribution for Standby RAM registers. */
#ifndef BSP_TZ_CFG_STBRAMSAR
    #define BSP_TZ_CFG_STBRAMSAR (${config.bsp.fsp.tz.stbramsar} | 0xFFFFFFF0U)
#endif

            /* Security attribution for the DMAC Bus Master MPU settings. */
#ifndef BSP_TZ_CFG_MMPUSARA
    /* The DMAC Bus Master MPU settings should align with the DMAC channel settings. */
    #define BSP_TZ_CFG_MMPUSARA (BSP_TZ_CFG_ICUSARC)
#endif

            /* Security Attribution Register A for BUS Control registers. */
#ifndef BSP_TZ_CFG_BUSSARA
    #define BSP_TZ_CFG_BUSSARA (${config.bsp.fsp.tz.bussara})
#endif
            /* Security Attribution Register B for BUS Control registers. */
#ifndef BSP_TZ_CFG_BUSSARB
    #define BSP_TZ_CFG_BUSSARB (${config.bsp.fsp.tz.bussarb})
#endif


            #define OFS_SEQ1 0xA001A001 | (${config.bsp.fsp.OFS0.iwdt_start_mode}) | (${config.bsp.fsp.OFS0.iwdt_timeout})
            #define OFS_SEQ2 (${config.bsp.fsp.OFS0.iwdt_divisor}) | (${config.bsp.fsp.OFS0.iwdt_window_end}) | (${config.bsp.fsp.OFS0.iwdt_window_start})
            #define OFS_SEQ3 (${config.bsp.fsp.OFS0.iwdt_reset_interrupt}) | (${config.bsp.fsp.OFS0.iwdt_stop_control}) | (${config.bsp.fsp.OFS0.wdt_start_mode})
            #define OFS_SEQ4 (${config.bsp.fsp.OFS0.wdt_timeout}) |(${config.bsp.fsp.OFS0.wdt_divisor}) | (${config.bsp.fsp.OFS0.wdt_window_end}) | (${config.bsp.fsp.OFS0.wdt_window_start})
            #define OFS_SEQ5 (${config.bsp.fsp.OFS0.wdt_reset_interrupt}) | (${config.bsp.fsp.OFS0.wdt_stop_control})
            #define BSP_CFG_ROM_REG_OFS0 (OFS_SEQ1 | OFS_SEQ2 | OFS_SEQ3 | OFS_SEQ4 | OFS_SEQ5)

            /* Option Function Select Register 1 Security Attribution */
#ifndef BSP_CFG_ROM_REG_OFS1_SEL
#if defined(_RA_TZ_SECURE) || defined(_RA_TZ_NONSECURE)
            #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFF0F8F8U | ((BSP_CFG_CLOCKS_SECURE == 0) ? 0x700U : 0U) | ((${interface.peripheral.lvdmodule.driver.lvd.monitor_number.MONITOR_1} > 0) ? 0U : 0x7U))
#else
            #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFF0F8F8U)
#endif
#endif

            #define BSP_CFG_ROM_REG_OFS1 (0xFFF0FEF8 | (${config.bsp.fsp.OFS1.voltage_detection0.start}) | (${config.bsp.fsp.OFS1.voltage_detection0_level}) |  (${config.bsp.fsp.OFS1.hoco_osc}) | (${config.bsp.fsp.OFS1.PGA0_pseudo_differential_input}) | (${config.bsp.fsp.OFS1.PGA1_pseudo_differential_input}) | (${config.bsp.fsp.OFS1.PGA2_pseudo_differential_input}) | (${config.bsp.fsp.OFS1.PGA3_pseudo_differential_input}))

            /* Used to create IELS values for the interrupt initialization table g_interrupt_event_link_select. */
            #define BSP_PRV_IELS_ENUM(vector)    (ELC_ ## vector)

            /* Dual Mode Select Register */
#ifndef BSP_CFG_ROM_REG_DUALSEL
            #define BSP_CFG_ROM_REG_DUALSEL (0xFFFFFFFFU)
#endif
			/* Block Protection Register 0 */
#ifndef BSP_CFG_ROM_REG_BPS0
            #define BSP_CFG_ROM_REG_BPS0 (~(${config.bsp.fsp.BPS.BPS0} 0U))
#endif
            /* Block Protection Register 1 */
#ifndef BSP_CFG_ROM_REG_BPS1
            #define BSP_CFG_ROM_REG_BPS1 (0xFFFFFFFFU)
#endif
            /* Block Protection Register 2 */
#ifndef BSP_CFG_ROM_REG_BPS2
            #define BSP_CFG_ROM_REG_BPS2 (0xFFFFFFFFU)
#endif
            /* Block Protection Register 3 */
#ifndef BSP_CFG_ROM_REG_BPS3
            #define BSP_CFG_ROM_REG_BPS3 (0xFFFFFFFFU)
#endif
            /* Permanent Block Protection Register 0 */
#ifndef BSP_CFG_ROM_REG_PBPS0
            #define BSP_CFG_ROM_REG_PBPS0 (~(${config.bsp.fsp.PBPS.PBPS0} 0U))
#endif
            /* Permanent Block Protection Register 1 */
#ifndef BSP_CFG_ROM_REG_PBPS1
            #define BSP_CFG_ROM_REG_PBPS1 (0xFFFFFFFFU)
#endif
            /* Permanent Block Protection Register 2 */
#ifndef BSP_CFG_ROM_REG_PBPS2
            #define BSP_CFG_ROM_REG_PBPS2 (0xFFFFFFFFU)
#endif
            /* Permanent Block Protection Register 3 */
#ifndef BSP_CFG_ROM_REG_PBPS3
            #define BSP_CFG_ROM_REG_PBPS3 (0xFFFFFFFFU)
#endif
            /* Security Attribution for Block Protection Register 0 (If any blocks are marked as protected in the secure application, then mark them as secure) */
#ifndef BSP_CFG_ROM_REG_BPS_SEL0
            #define BSP_CFG_ROM_REG_BPS_SEL0 (BSP_CFG_ROM_REG_BPS0 &amp; BSP_CFG_ROM_REG_PBPS0)
#endif
            /* Security Attribution for Block Protection Register 1 (If any blocks are marked as protected in the secure application, then mark them as secure) */
#ifndef BSP_CFG_ROM_REG_BPS_SEL1
            #define BSP_CFG_ROM_REG_BPS_SEL1 (0xFFFFFFFFU)
#endif
            /* Security Attribution for Block Protection Register 2 (If any blocks are marked as protected in the secure application, then mark them as secure) */
#ifndef BSP_CFG_ROM_REG_BPS_SEL2
            #define BSP_CFG_ROM_REG_BPS_SEL2 (0xFFFFFFFFU)
#endif
            /* Security Attribution for Block Protection Register 3 (If any blocks are marked as protected in the secure application, then mark them as secure) */
#ifndef BSP_CFG_ROM_REG_BPS_SEL3
            #define BSP_CFG_ROM_REG_BPS_SEL3 (0xFFFFFFFFU)
#endif
#ifndef BSP_CLOCK_CFG_MAIN_OSC_WAIT
            #define BSP_CLOCK_CFG_MAIN_OSC_WAIT (${config.bsp.common.main_osc_wait})
#endif

#ifdef __cplusplus
}
#endif
        </content>
    </config>
    <bsp id="bsp.ra6t2.fsp" config="config.bsp.ra6t2.fsp" display="RA6T2 Family" version="0">
        <provides interface="interface.mcu.crypto.aes" />
        <provides interface="interface.mcu.crypto.aes_wrapped" />
        <provides interface="interface.mcu.flash_rv40f" />
        <provides interface="interface.mcu.sce5b" />
        <provides interface="interface.mcu.adc.has.adbuf" />
        <provides interface="interface.mcu.canfd.driver" />
        <provides interface="interface.mcu.iirfa" />

        <enum id="enum.mcu.nvic.priorities.mandatory" default="board.icu.common.irq.priority12">
            <option display="Priority 0 (highest)" id="board.icu.common.irq.priority0" value="(0)" />
            <option display="Priority 1" id="board.icu.common.irq.priority1" value="(1)" />
            <option display="Priority 2" id="board.icu.common.irq.priority2" value="(2)" />
            <option display="Priority 3" id="board.icu.common.irq.priority3" value="(3)" />
            <option display="Priority 4" id="board.icu.common.irq.priority4" value="(4)" />
            <option display="Priority 5" id="board.icu.common.irq.priority5" value="(5)" />
            <option display="Priority 6" id="board.icu.common.irq.priority6" value="(6)" />
            <option display="Priority 7" id="board.icu.common.irq.priority7" value="(7)" />
            <option display="Priority 8" id="board.icu.common.irq.priority8" value="(8)" />
            <option display="Priority 9" id="board.icu.common.irq.priority9" value="(9)" />
            <option display="Priority 10" id="board.icu.common.irq.priority10" value="(10)" />
            <option display="Priority 11" id="board.icu.common.irq.priority11" value="(11)" />
            <option display="Priority 12" id="board.icu.common.irq.priority12" value="(12)" />
            <option display="Priority 13" id="board.icu.common.irq.priority13" value="(13)" />
            <option display="Priority 14" id="board.icu.common.irq.priority14" value="(14)" />
            <option display="Priority 15" id="board.icu.common.irq.priority15" value="(15)" />
        </enum>
        <enum id="enum.mcu.nvic.priorities.optional" default="_disabled">
            <option display="Priority 0 (highest)" id="board.icu.common.irq.priority0" value="(0)" />
            <option display="Priority 1" id="board.icu.common.irq.priority1" value="(1)" />
            <option display="Priority 2" id="board.icu.common.irq.priority2" value="(2)" />
            <option display="Priority 3" id="board.icu.common.irq.priority3" value="(3)" />
            <option display="Priority 4" id="board.icu.common.irq.priority4" value="(4)" />
            <option display="Priority 5" id="board.icu.common.irq.priority5" value="(5)" />
            <option display="Priority 6" id="board.icu.common.irq.priority6" value="(6)" />
            <option display="Priority 7" id="board.icu.common.irq.priority7" value="(7)" />
            <option display="Priority 8" id="board.icu.common.irq.priority8" value="(8)" />
            <option display="Priority 9" id="board.icu.common.irq.priority9" value="(9)" />
            <option display="Priority 10" id="board.icu.common.irq.priority10" value="(10)" />
            <option display="Priority 11" id="board.icu.common.irq.priority11" value="(11)" />
            <option display="Priority 12" id="board.icu.common.irq.priority12" value="(12)" />
            <option display="Priority 13" id="board.icu.common.irq.priority13" value="(13)" />
            <option display="Priority 14" id="board.icu.common.irq.priority14" value="(14)" />
            <option display="Priority 15" id="board.icu.common.irq.priority15" value="(15)" />
            <option display="Disabled" id="_disabled" value="(BSP_IRQ_DISABLED)" />
        </enum>
        <enum id="enum.mcu.hw_stack_monitoring" default="config.mcu.hw_stack_monitoring.disabled">
            <option id="config.mcu.hw_stack_monitoring.disabled" display="Disabled" value="0" />
        </enum>

        <enum id="enum.mcu.lpm.mode" default="module.driver.lpm.mode.sleep">
            <option display="Sleep mode" id="module.driver.lpm.mode.sleep" value="LPM_MODE_SLEEP" />
            <option display="Software Standby mode" id="module.driver.lpm.mode.standby" value="LPM_MODE_STANDBY" />
            <option display="Snooze mode" id="module.driver.lpm.mode.standby_snooze" value="LPM_MODE_STANDBY_SNOOZE" />
            <option display="Deep Software Standby mode" id="module.driver.lpm.mode.deep" value="LPM_MODE_DEEP" />
        </enum>
        <enum id="enum.mcu.lpm.output_port_enable_standby" default="module.driver.lpm.output_port_enable_standby.no_change">
            <option display="Not Available" id="module.driver.lpm.output_port_enable_standby.no_change" value="0"/>
        </enum>
        <enum id="enum.mcu.lpm.standby_wake_sources" default="">
            <option display="IRQ0" id="module.driver.lpm.standby_wake_irq0" value="IRQ0"/>
            <option display="IRQ1" id="module.driver.lpm.standby_wake_irq1" value="IRQ1"/>
            <option display="IRQ2" id="module.driver.lpm.standby_wake_irq2" value="IRQ2"/>
            <option display="IRQ3" id="module.driver.lpm.standby_wake_irq3" value="IRQ3"/>
            <option display="IRQ4" id="module.driver.lpm.standby_wake_irq4" value="IRQ4"/>
            <option display="IRQ5" id="module.driver.lpm.standby_wake_irq5" value="IRQ5"/>
            <option display="IRQ6" id="module.driver.lpm.standby_wake_irq6" value="IRQ6"/>
            <option display="IRQ7" id="module.driver.lpm.standby_wake_irq7" value="IRQ7"/>
            <option display="IRQ8" id="module.driver.lpm.standby_wake_irq8" value="IRQ8"/>
            <option display="IRQ9" id="module.driver.lpm.standby_wake_irq9" value="IRQ9"/>
            <option display="IRQ10" id="module.driver.lpm.standby_wake_irq10" value="IRQ10"/>
            <option display="IRQ11" id="module.driver.lpm.standby_wake_irq11" value="IRQ11"/>
            <option display="IRQ12" id="module.driver.lpm.standby_wake_irq12" value="IRQ12"/>
            <option display="IRQ13" id="module.driver.lpm.standby_wake_irq13" value="IRQ13"/>
            <option display="IRQ14" id="module.driver.lpm.standby_wake_irq14" value="IRQ14"/>
            <option display="IRQ15" id="module.driver.lpm.standby_wake_irq15" value="IRQ15"/>
            <option display="IWDT" id="module.driver.lpm.standby_wake_iwdt" value="IWDT"/>
            <option display="KINT (Key Interrupt)" id="module.driver.lpm.standby_wake_intkr" value="INTKR"/>
            <option display="LVD1 Interrupt" id="module.driver.lpm.standby_wake_lvd1" value="LVD1"/>
            <option display="LVD2 Interrupt" id="module.driver.lpm.standby_wake_lvd2" value="LVD2"/>
            <option display="AGT1 Underflow" id="module.driver.lpm.standby_wake_agt1ud" value="AGT1UD"/>
            <option display="AGT1 Compare Match A" id="module.driver.lpm.standby_wake_agt1ca" value="AGT1CA"/>
            <option display="AGT1 Compare Match B" id="module.driver.lpm.standby_wake_agt1cb" value="AGT1CB"/>
            <option display="I2C 0" id="module.driver.lpm.standby_wake_iic0" value="IIC0"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_request" default="module.driver.lpm.snooze_request_rxd0_falling">
            <option display="RXD0 falling edge" id="module.driver.lpm.snooze_request_rxd0_falling" value="LPM_SNOOZE_REQUEST_RXD0_FALLING"/>
            <option display="IRQ0" id="module.driver.lpm.snooze_request_irq0" value="LPM_SNOOZE_REQUEST_IRQ0"/>
            <option display="IRQ1" id="module.driver.lpm.snooze_request_irq1" value="LPM_SNOOZE_REQUEST_IRQ1"/>
            <option display="IRQ2" id="module.driver.lpm.snooze_request_irq2" value="LPM_SNOOZE_REQUEST_IRQ2"/>
            <option display="IRQ3" id="module.driver.lpm.snooze_request_irq3" value="LPM_SNOOZE_REQUEST_IRQ3"/>
            <option display="IRQ4" id="module.driver.lpm.snooze_request_irq4" value="LPM_SNOOZE_REQUEST_IRQ4"/>
            <option display="IRQ5" id="module.driver.lpm.snooze_request_irq5" value="LPM_SNOOZE_REQUEST_IRQ5"/>
            <option display="IRQ6" id="module.driver.lpm.snooze_request_irq6" value="LPM_SNOOZE_REQUEST_IRQ6"/>
            <option display="IRQ7" id="module.driver.lpm.snooze_request_irq7" value="LPM_SNOOZE_REQUEST_IRQ7"/>
            <option display="IRQ8" id="module.driver.lpm.snooze_request_irq8" value="LPM_SNOOZE_REQUEST_IRQ8"/>
            <option display="IRQ9" id="module.driver.lpm.snooze_request_irq9" value="LPM_SNOOZE_REQUEST_IRQ9"/>
            <option display="IRQ10" id="module.driver.lpm.snooze_request_irq10" value="LPM_SNOOZE_REQUEST_IRQ10"/>
            <option display="IRQ11" id="module.driver.lpm.snooze_request_irq11" value="LPM_SNOOZE_REQUEST_IRQ11"/>
            <option display="IRQ12" id="module.driver.lpm.snooze_request_irq12" value="LPM_SNOOZE_REQUEST_IRQ12"/>
            <option display="IRQ13" id="module.driver.lpm.snooze_request_irq13" value="LPM_SNOOZE_REQUEST_IRQ13"/>
            <option display="IRQ14" id="module.driver.lpm.snooze_request_irq14" value="LPM_SNOOZE_REQUEST_IRQ14"/>
            <option display="IRQ15" id="module.driver.lpm.snooze_request_irq15" value="LPM_SNOOZE_REQUEST_IRQ15"/>
            <option display="KINT (Key Interrupt)" id="module.driver.lpm.snooze_request_key" value="LPM_SNOOZE_REQUEST_KEY"/>
            <option display="AGT1 Underflow" id="module.driver.lpm.snooze_request_agt1_underflow" value="LPM_SNOOZE_REQUEST_AGT1_UNDERFLOW"/>
            <option display="AGT1 Compare Match A" id="module.driver.lpm.snooze_request_agt1_compare_a" value="LPM_SNOOZE_REQUEST_AGT1_COMPARE_A"/>
            <option display="AGT1 Compare Match B" id="module.driver.lpm.snooze_request_agt1_compare_b" value="LPM_SNOOZE_REQUEST_AGT1_COMPARE_B"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_end_sources" default="">
            <option display="AGT1 Underflow" id="module.driver.lpm.snooze_end_agt1_underflow" value="AGT1_UNDERFLOW"/>
            <option display="DTC Transfer Completion" id="module.driver.lpm.snooze_end_dtc_complete" value="DTC_TRANS_COMPLETE"/>
            <option display="DTC Transfer Completion Negated signal" id="module.driver.lpm.snooze_end_dtc_complete_negated" value="DTC_TRANS_COMPLETE_NEGATED"/>
            <option display="ADC0 Compare Match" id="module.driver.lpm.snooze_end_adc0_compare_match" value="ADC0_COMPARE_MATCH"/>
            <option display="ADC1 Compare Match" id="module.driver.lpm.snooze_end_adc1_compare_match" value="ADC1_COMPARE_MATCH"/>
            <option display="SCI0 Address Match" id="module.driver.lpm.snooze_end_sci0_compare_mismatch" value="SCI0_ADDRESS_MATCH"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_cancel_source" default="enum.mcu.lpm.snooze_cancel_source.none">
            <option display="None" id="enum.mcu.lpm.snooze_cancel_source.none" value="LPM_SNOOZE_CANCEL_SOURCE_NONE"/>
            <option display="ADC Unit 0 Compare Match" id="enum.mcu.lpm.snooze_cancel_source.adc0_wcmpm" value="LPM_SNOOZE_CANCEL_SOURCE_ADC0_WCMPM"/>
            <option display="ADC Unit 1 Compare Match" id="enum.mcu.lpm.snooze_cancel_source.adc0_wcmpm" value="LPM_SNOOZE_CANCEL_SOURCE_ADC1_WCMPM"/>
            <option display="SCI0 Address Match" id="enum.mcu.lpm.snooze_cancel_source.sci0_am" value="LPM_SNOOZE_CANCEL_SOURCE_SCI0_AM"/>
            <option display="DOC Interrupt" id="enum.mcu.lpm.snooze_cancel_source.doc_int" value="LPM_SNOOZE_CANCEL_SOURCE_DOC_DOPCI"/>
            <option display="DTC Transfer Complete" id="enum.mcu.lpm.snooze_cancel_source.dtc_complete" value="LPM_SNOOZE_CANCEL_SOURCE_DTC_COMPLETE"/>
        </enum>
        <enum id="enum.mcu.lpm.snooze_dtc" default="module.driver.lpm.snooze_dtc.lpm_snooze_dtc_disable">
            <option display="Disabled" id="module.driver.lpm.snooze_dtc.lpm_snooze_dtc_disable" value="LPM_SNOOZE_DTC_DISABLE"/>
            <option display="Enabled" id="module.driver.lpm.snooze_dtc.lpm_snooze_dtc_enable" value="LPM_SNOOZE_DTC_ENABLE"/>
        </enum>
        <enum id="enum.mcu.lpm.deep_standby_cancel_sources" default="">
            <option display="IRQ0" id="module.driver.lpm.deep_standby_cancel_irq0" value="IRQ0"/>
            <option display="IRQ1" id="module.driver.lpm.deep_standby_cancel_irq1" value="IRQ1"/>
            <option display="IRQ2" id="module.driver.lpm.deep_standby_cancel_irq2" value="IRQ2"/>
            <option display="IRQ3" id="module.driver.lpm.deep_standby_cancel_irq3" value="IRQ3"/>
            <option display="IRQ4" id="module.driver.lpm.deep_standby_cancel_irq4" value="IRQ4"/>
            <option display="IRQ5" id="module.driver.lpm.deep_standby_cancel_irq5" value="IRQ5"/>
            <option display="IRQ6" id="module.driver.lpm.deep_standby_cancel_irq6" value="IRQ6"/>
            <option display="IRQ7" id="module.driver.lpm.deep_standby_cancel_irq7" value="IRQ7"/>
            <option display="IRQ8" id="module.driver.lpm.deep_standby_cancel_irq8" value="IRQ8"/>
            <option display="IRQ9" id="module.driver.lpm.deep_standby_cancel_irq9" value="IRQ9"/>
            <option display="IRQ10" id="module.driver.lpm.deep_standby_cancel_irq10" value="IRQ10"/>
            <option display="IRQ11" id="module.driver.lpm.deep_standby_cancel_irq11" value="IRQ11"/>
            <option display="IRQ12" id="module.driver.lpm.deep_standby_cancel_irq12" value="IRQ12"/>
            <option display="IRQ13" id="module.driver.lpm.deep_standby_cancel_irq13" value="IRQ13"/>
            <option display="IRQ14" id="module.driver.lpm.deep_standby_cancel_irq14" value="IRQ14"/>
            <option display="IRQ15" id="module.driver.lpm.deep_standby_cancel_irq15" value="IRQ15"/>
            <option display="LVD1" id="module.driver.lpm.deep_standby_cancel_lvd1" value="LVD1"/>
            <option display="LVD2" id="module.driver.lpm.deep_standby_cancel_lvd2" value="LVD2"/>
            <option display="NMI" id="module.driver.lpm.deep_standby_cancel_nmi" value="NMI"/>
        </enum>
        <enum id="enum.mcu.lpm.deep_standby_cancel_edges" default="">
            <option display="IRQ0 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq0.edge" value="IRQ0_RISING"/>
            <option display="IRQ1 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq1.edge" value="IRQ1_RISING"/>
            <option display="IRQ2 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq2.edge" value="IRQ2_RISING"/>
            <option display="IRQ3 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq3.edge" value="IRQ3_RISING"/>
            <option display="IRQ4 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq4.edge" value="IRQ4_RISING"/>
            <option display="IRQ5 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq5.edge" value="IRQ5_RISING"/>
            <option display="IRQ6 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq6.edge" value="IRQ6_RISING"/>
            <option display="IRQ7 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq7.edge" value="IRQ7_RISING"/>
            <option display="IRQ8 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq8.edge" value="IRQ8_RISING"/>
            <option display="IRQ9 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq9.edge" value="IRQ9_RISING"/>
            <option display="IRQ10 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq10.edge" value="IRQ10_RISING"/>
            <option display="IRQ11 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq11.edge" value="IRQ11_RISING"/>
            <option display="IRQ12 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq12.edge" value="IRQ12_RISING"/>
            <option display="IRQ13 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq13.edge" value="IRQ13_RISING"/>
            <option display="IRQ14 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq14.edge" value="IRQ14_RISING"/>
            <option display="IRQ15 Rising Edge" id="module.driver.lpm.deep_standby_cancel_irq15.edge" value="IRQ15_RISING"/>
            <option display="LVD1 Rising Edge" id="module.driver.lpm.deep_standby_cancel_lvd1.edge" value="LVD1_RISING"/>
            <option display="LVD2 Rising Edge" id="module.driver.lpm.deep_standby_cancel_lvd2.edge" value="LVD2_RISING"/>
            <option display="NMI Rising Edge" id="module.driver.lpm.deep_standby_cancel_nmi.edge" value="NMI_RISING"/>
        </enum>
        <!-- IO states on exit from Deep Standby -->
        <enum id="enum.mcu.lpm.io_port_deep_standby_exit" default="module.driver.lpm.io_port_deep_standby_exit.no_change">
            <option display="Maintain the IO port states" id="module.driver.lpm.io_port_deep_standby_exit.no_change" value="LPM_IO_PORT_NO_CHANGE"/>
            <option display="Reset the IO port states" id="module.driver.lpm.io_port_deep_standby_exit.reset" value="LPM_IO_PORT_RESET"/>
        </enum>
        <!-- Internal power supply state in deep standby (Deepcut) -->
        <enum id="enum.mcu.lpm.power_supply_deep_standby" default="module.driver.lpm.power_supply_deep_standby.deepcut0">
            <option display="Supply power to the Standby RAM and low-speed on-chip oscillator" id="module.driver.lpm.power_supply_deep_standby.deepcut0" value="LPM_POWER_SUPPLY_DEEPCUT0"/>
            <option display="Cut the power supply to standby RAM and low-speed on-chip oscillator" id="module.driver.lpm.power_supply_deep_standby.deepcut1" value="LPM_POWER_SUPPLY_DEEPCUT1"/>
            <option display="Cut the power supply to LVDn, standby RAM and low-speed on-chip oscillator. Enable low power function of power-on reset circuit" id="module.driver.lpm.power_supply_deep_standby.deepcut3" value="LPM_POWER_SUPPLY_DEEPCUT3"/>
        </enum>
        <enum id="enum.mcu.lpm.ram_power_enable" default="">
            <!-- Feature not supported on this MCU. -->
        </enum>
        <enum id="enum.mcu.lpm.tcm_power_enable" default="enum.mcu.lpm.tcm_power_enable.disable">
            <option display="Not Supported" id="enum.mcu.lpm.tcm_power_enable.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.standby_ram_power_enable" default="enum.mcu.lpm.standby_ram_power_enable.disable">
            <option display="Not Supported" id="enum.mcu.lpm.standby_ram_power_enable.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.oscillator_ldo_state.pll1" default="enum.mcu.lpm.oscillator_ldo_state.pll1.disable">
            <option display="Not Supported" id="enum.mcu.lpm.oscillator_ldo_state.pll1.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.oscillator_ldo_state.pll2" default="enum.mcu.lpm.oscillator_ldo_state.pll2.disable">
            <option display="Not Supported" id="enum.mcu.lpm.oscillator_ldo_state.pll2.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lpm.oscillator_ldo_state.hoco" default="enum.mcu.lpm.oscillator_ldo_state.hoco.disable">
            <option display="Not Supported" id="enum.mcu.lpm.oscillator_ldo_state.hoco.disable" value="false"/>
        </enum>
        <enum id="enum.mcu.lvd.monitor" default="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_99V">
            <option display="Monitor 1 (2.99V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_99V" value="LVD_THRESHOLD_MONITOR_1_LEVEL_2_99V"/>
            <option display="Monitor 1 (2.92V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_92V" value="LVD_THRESHOLD_MONITOR_1_LEVEL_2_92V"/>
            <option display="Monitor 1 (2.85V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_1_LEVEL_2_85V" value="LVD_THRESHOLD_MONITOR_1_LEVEL_2_85V"/>
            <option display="Monitor 2 (2.99V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_2_LEVEL_2_99V" value="LVD_THRESHOLD_MONITOR_2_LEVEL_2_99V"/>
            <option display="Monitor 2 (2.92V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_2_LEVEL_2_92V" value="LVD_THRESHOLD_MONITOR_2_LEVEL_2_92V"/>
            <option display="Monitor 2 (2.85V)" id="module.driver.lvd.voltage_threshold.LVD_THRESHOLD_MONITOR_2_LEVEL_2_85V" value="LVD_THRESHOLD_MONITOR_2_LEVEL_2_85V"/>
        </enum>
        <enum id="enum.mcu.lvd.sample_clock_divisor" default="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_DISABLED">
            <option display="Disabled" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_DISABLED" value="LVD_SAMPLE_CLOCK_DISABLED"/>
            <option display="Sampling clock is LOCO/2" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_2" value="LVD_SAMPLE_CLOCK_LOCO_DIV_2"/>
            <option display="Sampling clock is LOCO/4" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_4" value="LVD_SAMPLE_CLOCK_LOCO_DIV_4"/>
            <option display="Sampling clock is LOCO/8" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_8" value="LVD_SAMPLE_CLOCK_LOCO_DIV_8"/>
            <option display="Sampling clock is LOCO/16" id="module.driver.lvd.sample_clock_divisor.LVD_SAMPLE_CLOCK_LOCO_DIV_16" value="LVD_SAMPLE_CLOCK_LOCO_DIV_16"/>
        </enum>
        <enum id="enum.mcu.lvd.monitor_number" default="module.driver.lvd.monitor_number.MONITOR_1">
            <option display="1" id="module.driver.lvd.monitor_number.MONITOR_1" value="1"/>
            <option display="2" id="module.driver.lvd.monitor_number.MONITOR_2" value="2"/>
        </enum>
        <enum id="enum.mcu.dac.output_amplifier" default="module.driver.dac.output_amplifier.disabled">
            <option display="Enabled" id="module.driver.dac.output_amplifier.enabled" value="1"/>
            <option display="Disabled" id="module.driver.dac.output_amplifier.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.dac.charge_pump" default="enum.mcu.dac.charge_pump.disabled">
            <option id="enum.mcu.dac.charge_pump.disabled" display="Disabled" value="0" />
        </enum>
        <enum id="enum.mcu.dac.internal_output" default="enum.mcu.dac.internal_output.disabled">
            <option id="enum.mcu.dac.internal_output.disabled" display="Disabled" value="false" />
            <option id="enum.mcu.dac.internal_output.enabled" display="Enabled" value="true" />
        </enum>
        <enum id="enum.mcu.dac.ad_da_synchronized" default="module.driver.dac.ad_da_synchronized.disabled">
            <option display="Disabled" id="module.driver.dac.ad_da_synchronized.disabled" value="false" />
        </enum>
        <enum id="enum.mcu.adc.resolution" default="module.driver.adc.resolution.resolution_12_bit">
            <option display="12-Bit" id="module.driver.adc.resolution.resolution_12_bit" value="ADC_RESOLUTION_12_BIT" />
            <option display="10-Bit" id="module.driver.adc.resolution.resolution_10_bit" value="ADC_RESOLUTION_10_BIT" />
            <option display="8-Bit" id="module.driver.adc.resolution.resolution_8_bit" value="ADC_RESOLUTION_8_BIT" />
        </enum>
        <enum id="enum.mcu.adc.adc_vref_control" default="module.driver.adc.adc_vref_control.vrefh">
            <option display="VREFH0/VREFH" id="module.driver.adc.adc_vref_control.vrefh" value="ADC_VREF_CONTROL_VREFH"/>
        </enum>
        <enum id="enum.mcu.adc.alignment" default="module.driver.adc.alignment.alignment_right">
            <option display="Right" id="module.driver.adc.alignment.alignment_right" value="ADC_ALIGNMENT_RIGHT"/>
            <option display="Left" id="module.driver.adc.alignment.alignment_left" value="ADC_ALIGNMENT_LEFT"/>
        </enum>
        <enum id="enum.mcu.adc.add_average_count" default="module.driver.adc.add_average_count.add_off">
            <option display="Disabled" id="module.driver.adc.add_average_count.add_off" value="ADC_ADD_OFF"/>
            <option display="Add two samples" id="module.driver.adc.add_average_count.add_two" value="ADC_ADD_TWO"/>
            <option display="Add three samples" id="module.driver.adc.add_average_count.add_three" value="ADC_ADD_THREE"/>
            <option display="Add four samples" id="module.driver.adc.add_average_count.add_four" value="ADC_ADD_FOUR"/>
            <option display="Add sixteen samples" id="module.driver.adc.add_average_count.add_sixteen" value="ADC_ADD_SIXTEEN"/>
            <option display="Average two samples" id="module.driver.adc.add_average_count.add_average_two" value="ADC_ADD_AVERAGE_TWO"/>
            <option display="Average four samples" id="module.driver.adc.add_average_count.add_average_four" value="ADC_ADD_AVERAGE_FOUR"/>
        </enum>
        <enum id="enum.mcu.dmac.transfer_mode" default="module.driver.transfer.mode.mode_normal">
            <option display="Normal" id="module.driver.transfer.mode.mode_normal" value="TRANSFER_MODE_NORMAL"/>
            <option display="Repeat" id="module.driver.transfer.mode.mode_repeat" value="TRANSFER_MODE_REPEAT"/>
            <option display="Block" id="module.driver.transfer.mode.mode_block" value="TRANSFER_MODE_BLOCK"/>
            <option display="Repeat-Block" id="module.driver.transfer.mode.mode_repeat_block" value="TRANSFER_MODE_REPEAT_BLOCK"/>
        </enum>
        <enum id="enum.mcu.flash.min_write_size" default="enum.mcu.flash.min_write_size.128">
            <option id="enum.mcu.flash.min_write_size.128" display="128" value="128" />
        </enum>
        <enum id="enum.mcu.flash.min_erase_size" default="enum.mcu.flash.min_erase_size.8000">
            <option id="enum.mcu.flash.min_erase_size.8000" display="0x8000" value="0x8000" />
        </enum>
        <enum default="module.driver.cac.cac_meas_clock.hoco" id="enum.mcu.cac.cac_meas_clock.clock">
            <option display="Main Oscillator" id="module.driver.cac.cac_meas_clock.main" value="CAC_CLOCK_SOURCE_MAIN_OSC"/>
            <option display="HOCO" id="module.driver.cac.cac_meas_clock.hoco" value="CAC_CLOCK_SOURCE_HOCO"/>
            <option display="MOCO" id="module.driver.cac.cac_meas_clock.moco" value="CAC_CLOCK_SOURCE_MOCO"/>
            <option display="LOCO" id="module.driver.cac.cac_meas_clock.loco" value="CAC_CLOCK_SOURCE_LOCO"/>
            <option display="PCLKB" id="module.driver.cac.cac_meas_clock.pclkb" value="CAC_CLOCK_SOURCE_PCLKB"/>
            <option display="IWDT" id="module.driver.cac.cac_meas_clock.iwdt" value="CAC_CLOCK_SOURCE_IWDT"/>
        </enum>
        <enum default="module.driver.cac.cac_ref_clock.main" id="enum.mcu.cac.cac_ref_clock.clock">
            <option display="Main Oscillator" id="module.driver.cac.cac_ref_clock.main" value="CAC_CLOCK_SOURCE_MAIN_OSC"/>
            <option display="Sub-clock" id="module.driver.cac.cac_ref_clock.sub" value="CAC_CLOCK_SOURCE_SUBCLOCK"/>
            <option display="HOCO" id="module.driver.cac.cac_ref_clock.hoco" value="CAC_CLOCK_SOURCE_HOCO"/>
            <option display="MOCO" id="module.driver.cac.cac_ref_clock.moco" value="CAC_CLOCK_SOURCE_MOCO"/>
            <option display="LOCO" id="module.driver.cac.cac_ref_clock.loco" value="CAC_CLOCK_SOURCE_LOCO"/>
            <option display="PCLKB" id="module.driver.cac.cac_ref_clock.pclkb" value="CAC_CLOCK_SOURCE_PCLKB"/>
            <option display="IWDT" id="module.driver.cac.cac_ref_clock.iwdt" value="CAC_CLOCK_SOURCE_IWDT"/>
            <option display="External" id="module.driver.cac.cac_ref_clock.ext" value="CAC_CLOCK_SOURCE_EXTERNAL"/>
        </enum>
        <enum id="enum.mcu.can.clock_source" default="module.driver.can.clock_source.canmclk">
            <option display="PCLKB" id="module.driver.can.clock_source.pclkb" value="CAN_CLOCK_SOURCE_PCLKB"/>
            <option display="CANMCLK" id="module.driver.can.clock_source.canmclk" value="CAN_CLOCK_SOURCE_CANMCLK"/>
        </enum>
        <enum default="enum.driver.canfd.fifo.depth.16" id="enum.driver.canfd.fifo.depth">
            <option display="4 stages" id="enum.driver.canfd.fifo.depth.4" value="(1)"/>
            <option display="8 stages" id="enum.driver.canfd.fifo.depth.8" value="(2)"/>
            <option display="16 stages" id="enum.driver.canfd.fifo.depth.16" value="(3)"/>
            <option display="32 stages" id="enum.driver.canfd.fifo.depth.32" value="(4)"/>
            <option display="48 stages" id="enum.driver.canfd.fifo.depth.48" value="(5)"/>
        </enum>
        <enum id="enum.driver.canfd.standard" default="">
            <option display="ISO 11898-1" id="config.driver.canfd.fd.standard.iso" value="(0)"/>
        </enum>
        <enum id="enum.driver.canfd.txmb_mask" default="">
            <option display="TXMB 0" id="module.driver.canfd.txmb.int.0" value="(1ULL &lt;&lt; 0)"/>
            <option display="TXMB 1" id="module.driver.canfd.txmb.int.1" value="(1ULL &lt;&lt; 1)"/>
            <option display="TXMB 2" id="module.driver.canfd.txmb.int.2" value="(1ULL &lt;&lt; 2)"/>
            <option display="TXMB 3" id="module.driver.canfd.txmb.int.3" value="(1ULL &lt;&lt; 3)"/>
        </enum>
        <enum id="enum.driver.canfd.global_err.cb_channel" default="">
            <option display="Channel 0" id="config.driver.canfd.global_err.cb_channel.0" value="(0U)"/>
        </enum>
        <enum id="enum.driver.cgc.main_osc_wait" default="config.driver.cgc.main_osc_wait.wait_547">
            <option display="11 us (3 cycles)" id="config.driver.cgc.main_osc_wait.wait_3" value="(0)"/>
            <option display="134 us (35 cycles)" id="config.driver.cgc.main_osc_wait.wait_35" value="(1)"/>
            <option display="256 us (67 cycles)" id="config.driver.cgc.main_osc_wait.wait_67" value="(2)"/>
            <option display="500 us (131 cycles)" id="config.driver.cgc.main_osc_wait.wait_131" value="(3)"/>
            <option display="988 us (259 cycles)" id="config.driver.cgc.main_osc_wait.wait_259" value="(4)"/>
            <option display="2087 us (547 cycles)" id="config.driver.cgc.main_osc_wait.wait_547" value="(5)"/>
            <option display="4040 us (1059 cycles)" id="config.driver.cgc.main_osc_wait.wait_1059" value="(6)"/>
            <option display="8190 us (2147 cycles)" id="config.driver.cgc.main_osc_wait.wait_2147" value="(7)"/>
            <option display="16369 us (4291 cycles)" id="config.driver.cgc.main_osc_wait.wait_4291" value="(8)"/>
            <option display="31139 us (8163 cycles)" id="config.driver.cgc.main_osc_wait.wait_8163" value="(9)"/>
        </enum>
        <enum id="enum.driver.cgc.pll_state" default="module.driver.cgc_cfg.subosc_state.pll_state_clock_change_none">
            <option display="None" id="module.driver.cgc_cfg.pll_state.pll_state_clock_change_none" value="CGC_CLOCK_CHANGE_NONE"/>
            <option display="Stop" id="module.driver.cgc_cfg.pll_state.pll_state_clock_change_stop" value="CGC_CLOCK_CHANGE_STOP"/>
            <option display="Start" id="module.driver.cgc_cfg.pll_state.pll_state_clock_change_start" value="CGC_CLOCK_CHANGE_START"/>
        </enum>
        <enum id="enum.driver.cgc.pll_clock_source" default="module.driver.cgc_cfg.source_clock.source_clock_main_osc">
            <option display="HOCO" id="module.driver.cgc_cfg.source_clock.source_clock_hoco" value="CGC_CLOCK_HOCO"/>
            <option display="Main Oscillator" id="module.driver.cgc_cfg.source_clock.source_clock_main_osc" value="CGC_CLOCK_MAIN_OSC"/>
        </enum>
        <enum id="enum.driver.cgc.pll_divisor" default="module.driver.cgc_cfg.divider.divider_div_2">
            <option display="1" id="module.driver.cgc_cfg.divider.divider_div_1" value="CGC_PLL_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.divider.divider_div_2" value="CGC_PLL_DIV_2"/>
            <option display="3" id="module.driver.cgc_cfg.divider.divider_div_3" value="CGC_PLL_DIV_3"/>
        </enum>
        <enum id="enum.driver.cgc.pclka_div" default="module.driver.cgc_cfg.pclka_div.pclka_div_div_2">
            <option display="1" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclka_div.pclka_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.pclkb_div" default="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_4">
            <option display="1" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclkb_div.pclkb_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.pclkc_div" default="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_4">
            <option display="1" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclkc_div.pclkc_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.pclkd_div" default="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_2">
            <option display="1" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.pclkd_div.pclkd_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.fclk_div" default="module.driver.cgc_cfg.fclk_div.fclk_div_div_4">
            <option display="1" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_1" value="BSP_CLOCKS_SYS_CLOCK_DIV_1"/>
            <option display="2" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_2" value="BSP_CLOCKS_SYS_CLOCK_DIV_2"/>
            <option display="4" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_4" value="BSP_CLOCKS_SYS_CLOCK_DIV_4"/>
            <option display="8" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_8" value="BSP_CLOCKS_SYS_CLOCK_DIV_8"/>
            <option display="16" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_16" value="BSP_CLOCKS_SYS_CLOCK_DIV_16"/>
            <option display="32" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_32" value="BSP_CLOCKS_SYS_CLOCK_DIV_32"/>
            <option display="64" id="module.driver.cgc_cfg.fclk_div.fclk_div_div_64" value="BSP_CLOCKS_SYS_CLOCK_DIV_64"/>
        </enum>
        <enum id="enum.driver.cgc.system_clock_source" default="module.driver.cgc_cfg.system_clock.system_clock_hoco">
            <option display="HOCO" id="module.driver.cgc_cfg.system_clock.system_clock_hoco" value="CGC_CLOCK_HOCO"/>
            <option display="MOCO" id="module.driver.cgc_cfg.system_clock.system_clock_moco" value="CGC_CLOCK_MOCO"/>
            <option display="LOCO" id="module.driver.cgc_cfg.system_clock.system_clock_loco" value="CGC_CLOCK_LOCO"/>
            <option display="Main Oscillator" id="module.driver.cgc_cfg.system_clock.system_clock_main_osc" value="CGC_CLOCK_MAIN_OSC"/>
            <option display="Sub-Clock" id="module.driver.cgc_cfg.system_clock.system_clock_sub_clk" value="CGC_CLOCK_SUBCLOCK"/>
            <option display="PLL" id="module.driver.cgc_cfg.system_clock.system_clock_pll" value="CGC_CLOCK_PLL"/>
        </enum>
        <enum id="enum.driver.gpt.sources" default="">
            <option display="GTETRGA Rising Edge" id="module.driver.gpt.source_gtetrga_rising" value="GTETRGA_RISING"/>
            <option display="GTETRGA Falling Edge" id="module.driver.gpt.source_gtetrga_falling" value="GTETRGA_FALLING"/>
            <option display="GTETRGB Rising Edge" id="module.driver.gpt.source_gtetrgb_rising" value="GTETRGB_RISING"/>
            <option display="GTETRGB Falling Edge" id="module.driver.gpt.source_gtetrgb_falling" value="GTETRGB_FALLING"/>
            <option display="GTETRGC Rising Edge" id="module.driver.gpt.source_gtetrgc_rising" value="GTETRGC_RISING"/>
            <option display="GTETRGC Falling Edge" id="module.driver.gpt.source_gtetrgc_falling" value="GTETRGC_FALLING"/>
            <option display="GTETRGD Rising Edge" id="module.driver.gpt.source_gtetrgd_rising" value="GTETRGD_RISING"/>
            <option display="GTETRGD Falling Edge" id="module.driver.gpt.source_gtetrgd_falling" value="GTETRGD_FALLING"/>
            <option display="GTIOCA Rising Edge While GTIOCB Low" id="module.driver.gpt.source_gtioca_rising_gtiocb_low" value="GTIOCA_RISING_WHILE_GTIOCB_LOW"/>
            <option display="GTIOCA Rising Edge While GTIOCB High" id="module.driver.gpt.source_gtioca_rising_gtiocb_high" value="GTIOCA_RISING_WHILE_GTIOCB_HIGH"/>
            <option display="GTIOCA Falling Edge While GTIOCB Low" id="module.driver.gpt.source_gtioca_falling_gtiocb_low" value="GTIOCA_FALLING_WHILE_GTIOCB_LOW"/>
            <option display="GTIOCA Falling Edge While GTIOCB High" id="module.driver.gpt.source_gtioca_falling_gtiocb_high" value="GTIOCA_FALLING_WHILE_GTIOCB_HIGH"/>
            <option display="GTIOCB Rising Edge While GTIOCA Low" id="module.driver.gpt.source_gtiocb_rising_gtioca_low" value="GTIOCB_RISING_WHILE_GTIOCA_LOW"/>
            <option display="GTIOCB Rising Edge While GTIOCA High" id="module.driver.gpt.source_gtiocb_rising_gtioca_high" value="GTIOCB_RISING_WHILE_GTIOCA_HIGH"/>
            <option display="GTIOCB Falling Edge While GTIOCA Low" id="module.driver.gpt.source_gtiocb_falling_gtioca_low" value="GTIOCB_FALLING_WHILE_GTIOCA_LOW"/>
            <option display="GTIOCB Falling Edge While GTIOCA High" id="module.driver.gpt.source_gtiocb_falling_gtioca_high" value="GTIOCB_FALLING_WHILE_GTIOCA_HIGH"/>
        </enum>
        <enum id="enum.driver.acmphs.ivcmp" default="module.driver.acmphs.ivcmp_no_connection">
            <option display="No Connection" id="module.driver.acmphs.ivcmp_no_connection" value="ACMPHS_INPUT_NONE"/>
            <option display="AN012 (channel 0 only)" id="module.driver.acmphs.ivcmp_an012_p500" value="ACMPHS_INPUT_IVCMP0"/>
            <option display="AN000 (channel 0 only)" id="module.driver.acmphs.ivcmp_an000_p000" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="PGA0 (channel 0 only)" id="module.driver.acmphs0.ivcmp_adc0_pga0" value="ACMPHS_INPUT_IVCMP3"/>
            <option display="AN013 (channel 1 only)" id="module.driver.acmphs.ivcmp_an013_p501" value="ACMPHS_INPUT_IVCMP0"/>
            <option display="AN002 (channel 1 only)" id="module.driver.acmphs.ivcmp_an001_p001" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="PGA1 (channel 1 only)" id="module.driver.acmphs.ivcmp_adc0_pga1" value="ACMPHS_INPUT_IVCMP3"/>
            <option display="AN014 (channel 2 only)" id="module.driver.acmphs.ivcmp_an014_p502" value="ACMPHS_INPUT_IVCMP0"/>
            <option display="AN004 (channel 2 only)" id="module.driver.acmphs.ivcmp_an002_p002" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="PGA2 (channel 2 only)" id="module.driver.acmphs.ivcmp_adc0_pga2" value="ACMPHS_INPUT_IVCMP3"/>
            <option display="AN015 (channel 3 only)" id="module.driver.acmphs.ivcmp_an015_p503" value="ACMPHS_INPUT_IVCMP0"/>
            <option display="AN018 (channel 3 only)" id="module.driver.acmphs.ivcmp_an101_p004" value="ACMPHS_INPUT_IVCMP2"/>
            <option display="PGA3 (channel 3 only)" id="module.driver.acmphs.ivcmp_adc1_pga3" value="ACMPHS_INPUT_IVCMP3"/>
        </enum>
        <enum id="enum.driver.acmphs.ivref" default="module.driver.acmphs0.ivref_no_connection">
            <option display="No Connection" id="module.driver.acmphs.ivref_no_connection" value="ACMPHS_REFERENCE_NONE"/>
            <option display="AN016 (any channel)" id="module.driver.acmphs.ivref.port0_p000" value="ACMPHS_REFERENCE_IVREF0"/>
            <option display="AN017 (any channel)" id="module.driver.acmphs.ivref.port0_p001" value="ACMPHS_REFERENCE_IVREF1"/>
            <option display="DAC123 (channel 0, 1 or 2)" id="module.driver.acmphs.ivref.ivref2_dac123_da" value="ACMPHS_REFERENCE_IVREF2"/>
            <option display="DAC120 DA (channel 0 only)" id="module.driver.acmphs.ivref.ivref3_dac120_da" value="ACMPHS_REFERENCE_IVREF3"/>
            <option display="DAC121 DA (channel 1 only)" id="module.driver.acmphs.ivref.ivref3_dac121_da" value="ACMPHS_REFERENCE_IVREF3"/>
            <option display="DAC122 DA (channel 2 only)" id="module.driver.acmphs.ivref.ivref3_dac122_da" value="ACMPHS_REFERENCE_IVREF3"/>
            <option display="DAC122 DA (channel 3 only)" id="module.driver.acmphs.ivref.ivref2_dac122_da" value="ACMPHS_REFERENCE_IVREF2"/>
            <option display="DAC123 DA (channel 3 only)" id="module.driver.acmphs.ivref.ivref3_dac123_da" value="ACMPHS_REFERENCE_IVREF3"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.aes_alt" default="config.driver.psa_crypto.aes_alt.enabled">
            <option display="Use Hardware" id="config.driver.psa_crypto.aes_alt.enabled" value="1"/>
            <option display="Use Software" id="config.driver.psa_crypto.aes_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.aes_gcm_alt" default="config.driver.psa_crypto.aes_gcm_alt.disabled">
            <option display="Undefine" id="config.driver.psa_crypto.aes_gcm_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecp_alt" default="config.driver.psa_crypto.ecp_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.ecp_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecdsa_alt" default="config.driver.psa_crypto.ecdsa_alt.enabled">
            <option display="Use Software" id="config.driver.psa_crypto.ecdsa_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecdh_alt" default="config.driver.psa_crypto.ecdh_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.ecdh_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_alt" default="config.driver.psa_crypto.rsa_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.rsa_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_3072" default="config.driver.psa_crypto.rsa_3072.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_3072.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_4096" default="config.driver.psa_crypto.rsa_4096.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_4096.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.sha256_alt" default="config.driver.psa_crypto.sha256_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.sha256_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.aes_format" default="config.driver.psa_crypto.aes_format.plaintext">
            <option display="Plaintext Only" id="config.driver.psa_crypto.aes_format.plaintext" value="1"/>
            <option display="Plaintext and Wrapped (Vendor)" id="config.driver.psa_crypto.aes_format.vendor_plaintext" value="3"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.ecc_format" default="config.driver.psa_crypto.ecc_format.plaintext">
            <option display="Plaintext Only" id="config.driver.psa_crypto.ecc_format.plaintext" value="1"/>
        </enum>
        <enum id="enum.mcu.psa_crypto.rsa_format" default="config.driver.psa_crypto.rsa_format.plaintext">
            <option display="Plaintext Only" id="config.driver.psa_crypto.rsa_format.plaintext" value="1"/>
        </enum>
        <enum id="enum.mcu.tinycrypt.aes128_alt" default="config.driver.tinycrypt.aes128_alt.disabled">
            <option display="Use Software" id="config.driver.tinycrypt.aes128_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.aes_alt" default="config.driver.psa_crypto.aes_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.aes_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.sha256_alt" default="config.driver.psa_crypto.sha256_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.sha256_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.ecp_alt" default="config.driver.psa_crypto.ecp_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.ecp_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_alt" default="config.driver.psa_crypto.rsa_alt.disabled">
            <option display="Use Software" id="config.driver.psa_crypto.rsa_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_2048_alt" default="config.middleware.rm_netx_secure_crypto.rsa_2048_alt.disabled">
            <option display="Disabled" id="config.middleware.rm_netx_secure_crypto.rsa_2048_alt.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_3072" default="config.driver.psa_crypto.rsa_3072.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_3072.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa_4096" default="config.driver.psa_crypto.rsa_4096.disabled">
            <option display="Disabled" id="config.driver.psa_crypto.rsa_4096.disabled" value="0"/>
        </enum>
        <enum id="enum.mcu.netx_secure_crypto.rsa.scratch_buffer_size" default="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b2048">
            <option display="Disabled (HW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.disabled" value="4"/>
            <option display="1304 (Modulus: 1024bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b1024" value="1024"/>
            <option display="2584 (Modulus: 2048bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b2048" value="2048"/>
            <option display="3864 (Modulus: 3072bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b3072" value="3072"/>
            <option display="5144 (Modulus: 4096bits) (SW)" id="config.middleware.rm_netx_secure_crypto.rsa.scratch_buffer_size.b4096" value="4096"/>
        </enum>
        <enum id="enum.driver.poeg.trigger" default="">
            <option display="GTETRG Pin" id="module.driver.poeg.trigger.trigger_pin" value="POEG_TRIGGER_PIN"/>
            <option display="GPT Output Level" id="module.driver.poeg.trigger.trigger_gpt_output_level" value="POEG_TRIGGER_GPT_OUTPUT_LEVEL"/>
            <option display="Oscillation Stop" id="module.driver.poeg.trigger.trigger_oscillation_stop" value="POEG_TRIGGER_OSCILLATION_STOP"/>
            <option display="ACMPHS0" id="module.driver.poeg.trigger.trigger_acmphs0" value="POEG_TRIGGER_ACMPHS0"/>
            <option display="ACMPHS1" id="module.driver.poeg.trigger.trigger_acmphs1" value="POEG_TRIGGER_ACMPHS1"/>
            <option display="ACMPHS2" id="module.driver.poeg.trigger.trigger_acmphs2" value="POEG_TRIGGER_ACMPHS2"/>
            <option display="ACMPHS3" id="module.driver.poeg.trigger.trigger_acmphs3" value="POEG_TRIGGER_ACMPHS3"/>
        </enum>
        <enum id="enum.driver.adc.adbuf" default="module.driver.adc.adbuf.disabled">
            <option display="Disabled" id="module.driver.adc.adbuf.disabled" value="0"/>
            <option display="Enabled" id="module.driver.adc.adbuf.enabled" value="1"/>
        </enum>
        <enum id="enum.driver.uart.flow_control" default="module.driver.uart.flow_control.rts">
            <option display="Hardware CTS" id="module.driver.uart.flow_control.cts" value="SCI_B_UART_FLOW_CONTROL_CTS"/>
            <option display="Hardware RTS" id="module.driver.uart.flow_control.rts" value="SCI_B_UART_FLOW_CONTROL_RTS"/>
            <option display="Hardware CTS and Software RTS" id="module.driver.uart.flow_control.ctsrts" value="SCI_B_UART_FLOW_CONTROL_CTSRTS"/>
            <option display="Hardware CTS and Hardware RTS" id="module.driver.uart.flow_control.hardware.ctsrts" value="SCI_B_UART_FLOW_CONTROL_HARDWARE_CTSRTS"/>
        </enum>
        <enum id="enum.driver.timer.gpt_core_clock" default="module.driver.timer.gpt_core_clock.pclk">
            <option display="PCLKD" id="module.driver.timer.gpt_core_clock.pclk" value="1" />
            <option display="GPTCLK" id="module.driver.timer.gpt_core_clock.gptclk" value="0" />
        </enum>
        <enum id="enum.driver.timer.divider_step_size" default="module.driver.timer.divider_step_size.2">
            <option display="2" id="module.driver.timer.divider_step_size.2" value="2"/>
        </enum>
        <enum id="enum.driver.timer.divider_valid_value_7_9" default="module.driver.timer.divider_value.7_9">
            <option display="2" id="module.driver.timer.divider_value.7_9" value="1"/>
        </enum>
        <enum id="enum.driver.doc.doc_event" default="module.driver.doc.doc_event.comparison_mismatch">
            <option display="Comparison mismatch" id="module.driver.doc.doc_event.comparison_mismatch" value="DOC_EVENT_COMPARISON_MISMATCH"/>
            <option display="Comparison match" id="module.driver.doc.doc_event.comparison_match" value="DOC_EVENT_COMPARISON_MATCH"/>
            <option display="Addition overflow" id="module.driver.doc.doc_event.addition" value="DOC_EVENT_ADDITION"/>
            <option display="Subtraction underflow" id="module.driver.doc.doc_event.subtraction" value="DOC_EVENT_SUBTRACTION"/>
            <option display="Comparison Lower" id="module.driver.doc.doc_event.comparison_lower" value="DOC_EVENT_COMPARISON_LOWER"/>
            <option display="Comparison Upper" id="module.driver.doc.doc_event.comparison_upper" value="DOC_EVENT_COMPARISON_UPPER"/>
            <option display="Comparison Inside Window" id="module.driver.doc.doc_event.comparison_inside_window" value="DOC_EVENT_COMPARISON_INSIDE_WINDOW"/>
            <option display="Comparison Outside Window" id="module.driver.doc.doc_event.comparison_outside_window" value="DOC_EVENT_COMPARISON_OUTSIDE_WINDOW"/>
        </enum>
        <enum id="enum.driver.doc.doc_bit_width" default="module.driver.doc.doc_bit_width.16">
            <option display="16-Bit" id="module.driver.doc.doc_bit_width.16" value="DOC_BIT_WIDTH_16"/>
            <option display="32-Bit" id="module.driver.doc.doc_bit_width.32" value="DOC_BIT_WIDTH_32"/>
        </enum>
        <enum id="enum.driver.iwdt.register_start_nmi_supported" default="enum.driver.iwdt.register_start_nmi_supported.disabled">
            <option id="enum.driver.iwdt.register_start_nmi_supported.disabled" display="Disabled" value="(0)" />
        </enum>
        <enum id="enum.driver.iwdt.timeout" default="enum.driver.iwdt.timeout.disabled">
            <option id="enum.driver.iwdt.timeout.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.clock_division" default="enum.driver.iwdt.clock_division.disabled">
            <option id="enum.driver.iwdt.clock_division.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.window_start" default="enum.driver.iwdt.window_start.disabled">
            <option id="enum.driver.iwdt.window_start.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.window_end" default="enum.driver.iwdt.window_end.disabled">
            <option id="enum.driver.iwdt.window_end.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.reset_control" default="enum.driver.iwdt.reset_control.disabled">
            <option id="enum.driver.iwdt.reset_control.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <enum id="enum.driver.iwdt.stop_control" default="enum.driver.iwdt.stop_control.disabled">
            <option id="enum.driver.iwdt.stop_control.disabled" display="Not available for selected MCU" value="0" />
        </enum>
        <clock>
            <constraint display="The system clock source must be greater than 0.">
                ${value:board.clock.iclk.display} &gt; 0
            </constraint>
            <constraint display="ICLK must not be less than PCLKA or PCLKB">
                (${value:board.clock.iclk.display} &gt;= ${value:board.clock.pclka.display}) &amp;&amp;
                (${value:board.clock.iclk.display} &gt;= ${value:board.clock.pclkb.display})
            </constraint>
            <constraint display="ICLK must not be less than FCLK">
                (${value:board.clock.iclk.display} &gt;= ${value:board.clock.fclk.display})
            </constraint>
            <constraint display="PCLKA must not be less than PCLKB">
                (${value:board.clock.pclka.display} &gt;= ${value:board.clock.pclkb.display})
            </constraint>
            <constraint display="PCLKD must not be less than PCLKA or PCLKB">
                (${value:board.clock.pclkd.display} &gt;= ${value:board.clock.pclka.display}) &amp;&amp;
                (${value:board.clock.pclkd.display} &gt;= ${value:board.clock.pclkb.display})
            </constraint>
            <constraint display="GPTCLK must not be less than PCLKA when enabled">
                ((${value:board.clock.gptclk.display} == "0") ||
                (${value:board.clock.gptclk.display} &gt;= ${value:board.clock.pclka.display}))
            </constraint>
            <constraint display="If the CANFD is used, PCLKA:PCLKB ratio must equal 2:1">
                ((${value:board.clock.pclka.display} / ${value:board.clock.pclkb.display}) == 2)
            </constraint>
            <constraint display="Maximum allowed XTAL frequency for RA6T2 is 24MHz">
                (${value:board.clock.xtal.freq} &lt;= "24000000")
            </constraint>
            <node id="board.clock.xtal.freq" xhint="0" yhint="0" default="10000000" tooltip="Click to edit the XTAL frequency.">
                <peripheral id="board.clock.peripheral.canmclk" />
                <option id="_edit" display="XTAL ${value}Hz" macroName="BSP_CFG_XTAL_HZ" macroValue="(${value})" minValue="8000000" maxValue="24000000" />
            </node>
            <node id="board.clock.hoco.freq" xhint="0" yhint="2" default="board.clock.hoco.freq.20m">
                <option id="board.clock.hoco.freq.16m" display="HOCO 16MHz" mul="16000000" macroName="BSP_CFG_HOCO_FREQUENCY" macroValue="(0)" />
                <option id="board.clock.hoco.freq.18m" display="HOCO 18MHz" mul="18000000" macroName="BSP_CFG_HOCO_FREQUENCY" macroValue="(1)" />
                <option id="board.clock.hoco.freq.20m" display="HOCO 20MHz" mul="20000000" macroName="BSP_CFG_HOCO_FREQUENCY" macroValue="(2)" />
            </node>
            <node id="board.clock.loco.freq" xhint="0" yhint="3" default="board.clock.loco.freq.32768">
                <option id="board.clock.loco.freq.32768" display="LOCO 32768Hz" mul="32768" />
            </node>
            <node id="board.clock.moco.freq" xhint="0" yhint="4" default="board.clock.moco.freq.8m">
                <option id="board.clock.moco.freq.8m" display="MOCO 8MHz" mul="8000000" />
            </node>
            <node id="board.clock.pll.source" xhint="1" yhint="5" default="board.clock.pll.source.xtal">
                <option id="board.clock.pll.source.disabled" display="PLL Src: Disabled" input="0" mul="0" macroName="BSP_CFG_PLL_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.pll.source.xtal" display="PLL Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_PLL_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.pll.source.hoco" display="PLL Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_PLL_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
            </node>
            <node id="board.clock.pll.div" xhint="1" yhint="6" default="board.clock.pll.div.1">
                <option id="board.clock.pll.div.1" display="PLL Div /1" div="1" input="board.clock.pll.source" macroName="BSP_CFG_PLL_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_1)" />
                <option id="board.clock.pll.div.2" display="PLL Div /2" div="2" input="board.clock.pll.source" macroName="BSP_CFG_PLL_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_2)" />
                <option id="board.clock.pll.div.3" display="PLL Div /3" div="3" input="board.clock.pll.source" macroName="BSP_CFG_PLL_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_3)" />
            </node>
            <node id="board.clock.pll.mul" xhint="1" yhint="7" default="board.clock.pll.mul.240">
                <option id="board.clock.pll.mul.100" display="PLL Mul x10.0" mul="100" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(10U,0U)" />
                <option id="board.clock.pll.mul.105" display="PLL Mul x10.5" mul="105" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(10U,50U)" />
                <option id="board.clock.pll.mul.110" display="PLL Mul x11.0" mul="110" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(11U,0U)" />
                <option id="board.clock.pll.mul.115" display="PLL Mul x11.5" mul="115" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(11U,50U)" />
                <option id="board.clock.pll.mul.120" display="PLL Mul x12.0" mul="120" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(12U,0U)" />
                <option id="board.clock.pll.mul.125" display="PLL Mul x12.5" mul="125" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(12U,50U)" />
                <option id="board.clock.pll.mul.130" display="PLL Mul x13.0" mul="130" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(13U,0U)" />
                <option id="board.clock.pll.mul.135" display="PLL Mul x13.5" mul="135" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(13U,50U)" />
                <option id="board.clock.pll.mul.140" display="PLL Mul x14.0" mul="140" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(14U,0U)" />
                <option id="board.clock.pll.mul.145" display="PLL Mul x14.5" mul="145" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(14U,50U)" />
                <option id="board.clock.pll.mul.150" display="PLL Mul x15.0" mul="150" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(15U,0U)" />
                <option id="board.clock.pll.mul.155" display="PLL Mul x15.5" mul="155" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(15U,50U)" />
                <option id="board.clock.pll.mul.160" display="PLL Mul x16.0" mul="160" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(16U,0U)" />
                <option id="board.clock.pll.mul.165" display="PLL Mul x16.5" mul="165" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(16U,50U)" />
                <option id="board.clock.pll.mul.170" display="PLL Mul x17.0" mul="170" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(17U,0U)" />
                <option id="board.clock.pll.mul.175" display="PLL Mul x17.5" mul="175" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(17U,50U)" />
                <option id="board.clock.pll.mul.180" display="PLL Mul x18.0" mul="180" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(18U,0U)" />
                <option id="board.clock.pll.mul.185" display="PLL Mul x18.5" mul="185" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(18U,50U)" />
                <option id="board.clock.pll.mul.190" display="PLL Mul x19.0" mul="190" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(19U,0U)" />
                <option id="board.clock.pll.mul.195" display="PLL Mul x19.5" mul="195" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(19U,50U)" />
                <option id="board.clock.pll.mul.200" display="PLL Mul x20.0" mul="200" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(20U,0U)" />
                <option id="board.clock.pll.mul.205" display="PLL Mul x20.5" mul="205" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(20U,50U)" />
                <option id="board.clock.pll.mul.210" display="PLL Mul x21.0" mul="210" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(21U,0U)" />
                <option id="board.clock.pll.mul.215" display="PLL Mul x21.5" mul="215" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(21U,50U)" />
                <option id="board.clock.pll.mul.220" display="PLL Mul x22.0" mul="220" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(22U,0U)" />
                <option id="board.clock.pll.mul.225" display="PLL Mul x22.5" mul="225" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(22U,50U)" />
                <option id="board.clock.pll.mul.230" display="PLL Mul x23.0" mul="230" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(23U,0U)" />
                <option id="board.clock.pll.mul.235" display="PLL Mul x23.5" mul="235" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(23U,50U)" />
                <option id="board.clock.pll.mul.240" display="PLL Mul x24.0" mul="240" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(24U,0U)" />
                <option id="board.clock.pll.mul.245" display="PLL Mul x24.5" mul="245" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(24U,50U)" />
                <option id="board.clock.pll.mul.250" display="PLL Mul x25.0" mul="250" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(25U,0U)" />
                <option id="board.clock.pll.mul.255" display="PLL Mul x25.5" mul="255" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(25U,50U)" />
                <option id="board.clock.pll.mul.260" display="PLL Mul x26.0" mul="260" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(26U,0U)" />
                <option id="board.clock.pll.mul.265" display="PLL Mul x26.5" mul="265" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(26U,50U)" />
                <option id="board.clock.pll.mul.270" display="PLL Mul x27.0" mul="270" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(27U,0U)" />
                <option id="board.clock.pll.mul.275" display="PLL Mul x27.5" mul="275" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(27U,50U)" />
                <option id="board.clock.pll.mul.280" display="PLL Mul x28.0" mul="280" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(28U,0U)" />
                <option id="board.clock.pll.mul.285" display="PLL Mul x28.5" mul="285" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(28U,50U)" />
                <option id="board.clock.pll.mul.290" display="PLL Mul x29.0" mul="290" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(29U,0U)" />
                <option id="board.clock.pll.mul.295" display="PLL Mul x29.5" mul="295" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(29U,50U)" />
                <option id="board.clock.pll.mul.300" display="PLL Mul x30.0" mul="300" div="10" input="board.clock.pll.div" macroName="BSP_CFG_PLL_MUL" macroValue="BSP_CLOCKS_PLL_MUL(30U,0U)" />
            </node>
            <node id="board.clock.pll.display" xhint="1" yhint="8" tooltip="PLL output frequency must be between 120 MHz and 240 MHz.">
                <option id="board.clock.pll.display.value" input="board.clock.pll.mul" display="PLL ${value}Hz" minValue="120000000" maxValue="240000000" />
            </node>
            <node id="board.clock.pll2.source" xhint="1" yhint="9" default="board.clock.pll2.source.disabled">
                <option id="board.clock.pll2.source.disabled" display="PLL2 Disabled" input="0" mul="0" macroName="BSP_CFG_PLL2_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.pll2.source.xtal" display="PLL2 Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_PLL2_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.pll2.source.hoco" display="PLL2 Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_PLL2_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
            </node>
            <node id="board.clock.pll2.div" xhint="1" yhint="10" default="board.clock.pll2.div.1">
                <option id="board.clock.pll2.div.1" display="PLL2 Div /1" div="1" input="board.clock.pll2.source" macroName="BSP_CFG_PLL2_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_1)" />
                <option id="board.clock.pll2.div.2" display="PLL2 Div /2" div="2" input="board.clock.pll2.source" macroName="BSP_CFG_PLL2_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_2)" />
                <option id="board.clock.pll2.div.3" display="PLL2 Div /3" div="3" input="board.clock.pll2.source" macroName="BSP_CFG_PLL2_DIV" macroValue="(BSP_CLOCKS_PLL_DIV_3)" />
            </node>
            <node id="board.clock.pll2.mul" xhint="1" yhint="11" default="board.clock.pll2.mul.100">
                <option id="board.clock.pll2.mul.100" display="PLL2 Mul x10.0" mul="100" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(10U,0U)" />
                <option id="board.clock.pll2.mul.105" display="PLL2 Mul x10.5" mul="105" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(10U,50U)" />
                <option id="board.clock.pll2.mul.110" display="PLL2 Mul x11.0" mul="110" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(11U,0U)" />
                <option id="board.clock.pll2.mul.115" display="PLL2 Mul x11.5" mul="115" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(11U,50U)" />
                <option id="board.clock.pll2.mul.120" display="PLL2 Mul x12.0" mul="120" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(12U,0U)" />
                <option id="board.clock.pll2.mul.125" display="PLL2 Mul x12.5" mul="125" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(12U,50U)" />
                <option id="board.clock.pll2.mul.130" display="PLL2 Mul x13.0" mul="130" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(13U,0U)" />
                <option id="board.clock.pll2.mul.135" display="PLL2 Mul x13.5" mul="135" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(13U,50U)" />
                <option id="board.clock.pll2.mul.140" display="PLL2 Mul x14.0" mul="140" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(14U,0U)" />
                <option id="board.clock.pll2.mul.145" display="PLL2 Mul x14.5" mul="145" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(14U,50U)" />
                <option id="board.clock.pll2.mul.150" display="PLL2 Mul x15.0" mul="150" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(15U,0U)" />
                <option id="board.clock.pll2.mul.155" display="PLL2 Mul x15.5" mul="155" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(15U,50U)" />
                <option id="board.clock.pll2.mul.160" display="PLL2 Mul x16.0" mul="160" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(16U,0U)" />
                <option id="board.clock.pll2.mul.165" display="PLL2 Mul x16.5" mul="165" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(16U,50U)" />
                <option id="board.clock.pll2.mul.170" display="PLL2 Mul x17.0" mul="170" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(17U,0U)" />
                <option id="board.clock.pll2.mul.175" display="PLL2 Mul x17.5" mul="175" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(17U,50U)" />
                <option id="board.clock.pll2.mul.180" display="PLL2 Mul x18.0" mul="180" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(18U,0U)" />
                <option id="board.clock.pll2.mul.185" display="PLL2 Mul x18.5" mul="185" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(18U,50U)" />
                <option id="board.clock.pll2.mul.190" display="PLL2 Mul x19.0" mul="190" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(19U,0U)" />
                <option id="board.clock.pll2.mul.195" display="PLL2 Mul x19.5" mul="195" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(19U,50U)" />
                <option id="board.clock.pll2.mul.200" display="PLL2 Mul x20.0" mul="200" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(20U,0U)" />
                <option id="board.clock.pll2.mul.205" display="PLL2 Mul x20.5" mul="205" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(20U,50U)" />
                <option id="board.clock.pll2.mul.210" display="PLL2 Mul x21.0" mul="210" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(21U,0U)" />
                <option id="board.clock.pll2.mul.215" display="PLL2 Mul x21.5" mul="215" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(21U,50U)" />
                <option id="board.clock.pll2.mul.220" display="PLL2 Mul x22.0" mul="220" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(22U,0U)" />
                <option id="board.clock.pll2.mul.225" display="PLL2 Mul x22.5" mul="225" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(22U,50U)" />
                <option id="board.clock.pll2.mul.230" display="PLL2 Mul x23.0" mul="230" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(23U,0U)" />
                <option id="board.clock.pll2.mul.235" display="PLL2 Mul x23.5" mul="235" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(23U,50U)" />
                <option id="board.clock.pll2.mul.240" display="PLL2 Mul x24.0" mul="240" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(24U,0U)" />
                <option id="board.clock.pll2.mul.245" display="PLL2 Mul x24.5" mul="245" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(24U,50U)" />
                <option id="board.clock.pll2.mul.250" display="PLL2 Mul x25.0" mul="250" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(25U,0U)" />
                <option id="board.clock.pll2.mul.255" display="PLL2 Mul x25.5" mul="255" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(25U,50U)" />
                <option id="board.clock.pll2.mul.260" display="PLL2 Mul x26.0" mul="260" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(26U,0U)" />
                <option id="board.clock.pll2.mul.265" display="PLL2 Mul x26.5" mul="265" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(26U,50U)" />
                <option id="board.clock.pll2.mul.270" display="PLL2 Mul x27.0" mul="270" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(27U,0U)" />
                <option id="board.clock.pll2.mul.275" display="PLL2 Mul x27.5" mul="275" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(27U,50U)" />
                <option id="board.clock.pll2.mul.280" display="PLL2 Mul x28.0" mul="280" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(28U,0U)" />
                <option id="board.clock.pll2.mul.285" display="PLL2 Mul x28.5" mul="285" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(28U,50U)" />
                <option id="board.clock.pll2.mul.290" display="PLL2 Mul x29.0" mul="290" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(29U,0U)" />
                <option id="board.clock.pll2.mul.295" display="PLL2 Mul x29.5" mul="295" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(29U,50U)" />
                <option id="board.clock.pll2.mul.300" display="PLL2 Mul x30.0" mul="300" div="10" input="board.clock.pll2.div" macroName="BSP_CFG_PLL2_MUL" macroValue="BSP_CLOCKS_PLL_MUL(30U,0U)" />
            </node>
            <node id="board.clock.pll2.display" xhint="1" yhint="12" tooltip="PLL 2 output frequency must be between 120 MHz and 240 MHz.">
                <option id="board.clock.pll2.display.value" input="board.clock.pll2.mul" display="PLL2 ${value}Hz" minValue="120000000" maxValue="240000000" />
            </node>
            <node id="board.clock.clock.source" xhint="2" yhint="0" default="board.clock.clock.source.pll">
                <option id="board.clock.clock.source.hoco" display="Clock Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
                <option id="board.clock.clock.source.moco" display="Clock Src: MOCO" input="board.clock.moco.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MOCO)" />
                <option id="board.clock.clock.source.loco" display="Clock Src: LOCO" input="board.clock.loco.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_LOCO)" />
                <option id="board.clock.clock.source.xtal" display="Clock Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.clock.source.pll" display="Clock Src: PLL" input="board.clock.pll.display" macroName="BSP_CFG_CLOCK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL)" />
            </node>
            <node id="board.clock.clkout.source" xhint="2" yhint="9" default="board.clock.clkout.source.disabled">
                <option id="board.clock.clkout.source.disabled" display="CLKOUT Disabled" input="0" mul="0" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.clkout.source.hoco" display="CLKOUT Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
                <option id="board.clock.clkout.source.moco" display="CLKOUT Src: MOCO" input="board.clock.moco.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MOCO)" />
                <option id="board.clock.clkout.source.loco" display="CLKOUT Src: LOCO" input="board.clock.loco.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_LOCO)" />
                <option id="board.clock.clkout.source.xtal" display="CLKOUT Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_CLKOUT_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
            </node>
            <node id="board.clock.scispiclk.source" xhint="2" yhint="10" default="board.clock.scispiclk.source.disabled">
                <option id="board.clock.scispiclk.source.disabled" display="SCISPICLK Disabled" input="0" mul="0" macroName="BSP_CFG_SCISPICLK_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.scispiclk.source.hoco" display="SCISPICLK Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_SCISPICLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
                <option id="board.clock.scispiclk.source.moco" display="SCISPICLK Src: MOCO" input="board.clock.moco.freq" macroName="BSP_CFG_SCISPICLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MOCO)" />
                <option id="board.clock.scispiclk.source.loco" display="SCISPICLK Src: LOCO" input="board.clock.loco.freq" macroName="BSP_CFG_SCISPICLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_LOCO)" />
                <option id="board.clock.scispiclk.source.xtal" display="SCISPICLK Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_SCISPICLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.scispiclk.source.pll" display="SCISPICLK Src: PLL" input="board.clock.pll.display" macroName="BSP_CFG_SCISPICLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL)" />
                <option id="board.clock.scispiclk.source.pll2" display="SCISPICLK Src: PLL2" input="board.clock.pll2.display" macroName="BSP_CFG_SCISPICLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL2)" />
            </node>
            <node id="board.clock.canfdclk.source" xhint="2" yhint="11" default="board.clock.canfdclk.source.disabled">
                <option id="board.clock.canfdclk.source.disabled" display="CANFDCLK Disabled" input="0" mul="0" macroName="BSP_CFG_CANFDCLK_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.canfdclk.source.pll" display="CANFDCLK Src: PLL" input="board.clock.pll.display" macroName="BSP_CFG_CANFDCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL)" />
                <option id="board.clock.canfdclk.source.pll2" display="CANFDCLK Src: PLL2" input="board.clock.pll2.display" macroName="BSP_CFG_CANFDCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL2)" />
            </node>
            <node id="board.clock.gptclk.source" xhint="2" yhint="12" default="board.clock.gptclk.source.disabled">
                <option id="board.clock.gptclk.source.disabled" display="GPTCLK Disabled" input="0" mul="0" macroName="BSP_CFG_GPTCLK_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.gptclk.source.hoco" display="GPTCLK Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_GPTCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
                <option id="board.clock.gptclk.source.moco" display="GPTCLK Src: MOCO" input="board.clock.moco.freq" macroName="BSP_CFG_GPTCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MOCO)" />
                <option id="board.clock.gptclk.source.loco" display="GPTCLK Src: LOCO" input="board.clock.loco.freq" macroName="BSP_CFG_GPTCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_LOCO)" />
                <option id="board.clock.gptclk.source.xtal" display="GPTCLK Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_GPTCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.gptclk.source.pll" display="GPTCLK Src: PLL" input="board.clock.pll.display" macroName="BSP_CFG_GPTCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL)" />
                <option id="board.clock.gptclk.source.pll2" display="GPTCLK Src: PLL2" input="board.clock.pll2.display" macroName="BSP_CFG_GPTCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL2)" />
            </node>
            <node id="board.clock.iicclk.source" xhint="2" yhint="13" default="board.clock.iicclk.source.disabled">
                <option id="board.clock.iicclk.source.disabled" display="IICCLK Disabled" input="0" mul="0" macroName="BSP_CFG_IICCLK_SOURCE" macroValue="(BSP_CLOCKS_CLOCK_DISABLED)" />
                <option id="board.clock.iicclk.source.hoco" display="IICCLK Src: HOCO" input="board.clock.hoco.freq" macroName="BSP_CFG_IICCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_HOCO)" />
                <option id="board.clock.iicclk.source.moco" display="IICCLK Src: MOCO" input="board.clock.moco.freq" macroName="BSP_CFG_IICCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MOCO)" />
                <option id="board.clock.iicclk.source.loco" display="IICCLK Src: LOCO" input="board.clock.loco.freq" macroName="BSP_CFG_IICCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_LOCO)" />
                <option id="board.clock.iicclk.source.xtal" display="IICCLK Src: XTAL" input="board.clock.xtal.freq" macroName="BSP_CFG_IICCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_MAIN_OSC)" />
                <option id="board.clock.iicclk.source.pll" display="IICCLK Src: PLL" input="board.clock.pll.display" macroName="BSP_CFG_IICCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL)" />
                <option id="board.clock.iicclk.source.pll2" display="IICCLK Src: PLL2" input="board.clock.pll2.display" macroName="BSP_CFG_IICCLK_SOURCE" macroValue="(BSP_CLOCKS_SOURCE_CLOCK_PLL2)" />
            </node>
            <node id="board.clock.iclk.div" xhint="3" yhint="0" default="board.clock.iclk.div.1">
                <option id="board.clock.iclk.div.1" display="ICLK Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.iclk.div.2" display="ICLK Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.iclk.div.4" display="ICLK Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.iclk.div.8" display="ICLK Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.iclk.div.16" display="ICLK Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.iclk.div.32" display="ICLK Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.iclk.div.64" display="ICLK Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_ICLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclka.div" xhint="3" yhint="1" default="board.clock.pclka.div.2">
                <option id="board.clock.pclka.div.1" display="PCLKA Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclka.div.2" display="PCLKA Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclka.div.4" display="PCLKA Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclka.div.8" display="PCLKA Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclka.div.16" display="PCLKA Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclka.div.32" display="PCLKA Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclka.div.64" display="PCLKA Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKA_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclkb.div" xhint="3" yhint="2" default="board.clock.pclkb.div.4">
                <option id="board.clock.pclkb.div.1" display="PCLKB Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclkb.div.2" display="PCLKB Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclkb.div.4" display="PCLKB Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclkb.div.8" display="PCLKB Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclkb.div.16" display="PCLKB Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclkb.div.32" display="PCLKB Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclkb.div.64" display="PCLKB Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKB_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclkc.div" xhint="3" yhint="3" default="board.clock.pclkc.div.4">
                <option id="board.clock.pclkc.div.1" display="PCLKC Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclkc.div.2" display="PCLKC Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclkc.div.4" display="PCLKC Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclkc.div.8" display="PCLKC Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclkc.div.16" display="PCLKC Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclkc.div.32" display="PCLKC Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclkc.div.64" display="PCLKC Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKC_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.pclkd.div" xhint="3" yhint="4" default="board.clock.pclkd.div.2">
                <option id="board.clock.pclkd.div.1" display="PCLKD Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.pclkd.div.2" display="PCLKD Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.pclkd.div.4" display="PCLKD Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.pclkd.div.8" display="PCLKD Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.pclkd.div.16" display="PCLKD Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.pclkd.div.32" display="PCLKD Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.pclkd.div.64" display="PCLKD Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_PCLKD_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.fclk.div" xhint="3" yhint="5" default="board.clock.fclk.div.4">
                <option id="board.clock.fclk.div.1" display="FCLK Div /1" div="1" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.fclk.div.2" display="FCLK Div /2" div="2" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.fclk.div.4" display="FCLK Div /4" div="4" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.fclk.div.8" display="FCLK Div /8" div="8" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.fclk.div.16" display="FCLK Div /16" div="16" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.fclk.div.32" display="FCLK Div /32" div="32" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.fclk.div.64" display="FCLK Div /64" div="64" input="board.clock.clock.source" macroName="BSP_CFG_FCLK_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
            </node>
            <node id="board.clock.clkout.div" xhint="3" yhint="9" default="board.clock.clkout.div.1">
                <option id="board.clock.clkout.div.1" display="CLKOUT Div /1" div="1" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_1)" />
                <option id="board.clock.clkout.div.2" display="CLKOUT Div /2" div="2" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_2)" />
                <option id="board.clock.clkout.div.4" display="CLKOUT Div /4" div="4" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_4)" />
                <option id="board.clock.clkout.div.8" display="CLKOUT Div /8" div="8" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_8)" />
                <option id="board.clock.clkout.div.16" display="CLKOUT Div /16" div="16" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_16)" />
                <option id="board.clock.clkout.div.32" display="CLKOUT Div /32" div="32" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_32)" />
                <option id="board.clock.clkout.div.64" display="CLKOUT Div /64" div="64" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_64)" />
                <option id="board.clock.clkout.div.128" display="CLKOUT Div /128" div="128" input="board.clock.clkout.source" macroName="BSP_CFG_CLKOUT_DIV" macroValue="(BSP_CLOCKS_SYS_CLOCK_DIV_128)" />
            </node>
            <node id="board.clock.scispiclk.div" xhint="3" yhint="10" default="board.clock.scispiclk.div.2">
                <option id="board.clock.scispiclk.div.1" display="SCISPICLK Div /1" div="1" input="board.clock.scispiclk.source" macroName="BSP_CFG_SCISPICLK_DIV" macroValue="(BSP_CLOCKS_SCISPI_CLOCK_DIV_1)" />
                <option id="board.clock.scispiclk.div.2" display="SCISPICLK Div /2" div="2" input="board.clock.scispiclk.source" macroName="BSP_CFG_SCISPICLK_DIV" macroValue="(BSP_CLOCKS_SCISPI_CLOCK_DIV_2)" />
                <option id="board.clock.scispiclk.div.4" display="SCISPICLK Div /4" div="4" input="board.clock.scispiclk.source" macroName="BSP_CFG_SCISPICLK_DIV" macroValue="(BSP_CLOCKS_SCISPI_CLOCK_DIV_4)" />
                <option id="board.clock.scispiclk.div.6" display="SCISPICLK Div /6" div="6" input="board.clock.scispiclk.source" macroName="BSP_CFG_SCISPICLK_DIV" macroValue="(BSP_CLOCKS_SCISPI_CLOCK_DIV_6)" />
                <option id="board.clock.scispiclk.div.8" display="SCISPICLK Div /8" div="8" input="board.clock.scispiclk.source" macroName="BSP_CFG_SCISPICLK_DIV" macroValue="(BSP_CLOCKS_SCISPI_CLOCK_DIV_8)" />
            </node>
            <node id="board.clock.canfdclk.div" xhint="3" yhint="11" default="board.clock.canfdclk.div.6">
                <option id="board.clock.canfdclk.div.1" display="CANFDCLK Div /1" div="1" input="board.clock.canfdclk.source" macroName="BSP_CFG_CANFDCLK_DIV" macroValue="(BSP_CLOCKS_CANFD_CLOCK_DIV_1)" />
                <option id="board.clock.canfdclk.div.2" display="CANFDCLK Div /2" div="2" input="board.clock.canfdclk.source" macroName="BSP_CFG_CANFDCLK_DIV" macroValue="(BSP_CLOCKS_CANFD_CLOCK_DIV_2)" />
                <option id="board.clock.canfdclk.div.4" display="CANFDCLK Div /4" div="4" input="board.clock.canfdclk.source" macroName="BSP_CFG_CANFDCLK_DIV" macroValue="(BSP_CLOCKS_CANFD_CLOCK_DIV_4)" />
                <option id="board.clock.canfdclk.div.6" display="CANFDCLK Div /6" div="6" input="board.clock.canfdclk.source" macroName="BSP_CFG_CANFDCLK_DIV" macroValue="(BSP_CLOCKS_CANFD_CLOCK_DIV_6)" />
                <option id="board.clock.canfdclk.div.8" display="CANFDCLK Div /8" div="8" input="board.clock.canfdclk.source" macroName="BSP_CFG_CANFDCLK_DIV" macroValue="(BSP_CLOCKS_CANFD_CLOCK_DIV_8)" />
            </node>
            <node id="board.clock.gptclk.div" xhint="3" yhint="12" default="board.clock.gptclk.div.2">
                <option id="board.clock.gptclk.div.1" display="GPTCLK Div /1" div="1" input="board.clock.gptclk.source" macroName="BSP_CFG_GPTCLK_DIV" macroValue="(BSP_CLOCKS_GPT_CLOCK_DIV_1)" />
                <option id="board.clock.gptclk.div.2" display="GPTCLK Div /2" div="2" input="board.clock.gptclk.source" macroName="BSP_CFG_GPTCLK_DIV" macroValue="(BSP_CLOCKS_GPT_CLOCK_DIV_2)" />
                <option id="board.clock.gptclk.div.4" display="GPTCLK Div /4" div="4" input="board.clock.gptclk.source" macroName="BSP_CFG_GPTCLK_DIV" macroValue="(BSP_CLOCKS_GPT_CLOCK_DIV_4)" />
                <option id="board.clock.gptclk.div.6" display="GPTCLK Div /6" div="6" input="board.clock.gptclk.source" macroName="BSP_CFG_GPTCLK_DIV" macroValue="(BSP_CLOCKS_GPT_CLOCK_DIV_6)" />
                <option id="board.clock.gptclk.div.8" display="GPTCLK Div /8" div="8" input="board.clock.gptclk.source" macroName="BSP_CFG_GPTCLK_DIV" macroValue="(BSP_CLOCKS_GPT_CLOCK_DIV_8)" />
            </node>
            <node id="board.clock.iicclk.div" xhint="3" yhint="13" default="board.clock.iicclk.div.1">
                <option id="board.clock.iicclk.div.1" display="IICCLK Div /1" div="1" input="board.clock.iicclk.source" macroName="BSP_CFG_IICCLK_DIV" macroValue="(BSP_CLOCKS_IIC_CLOCK_DIV_1)" />
                <option id="board.clock.iicclk.div.2" display="IICCLK Div /2" div="2" input="board.clock.iicclk.source" macroName="BSP_CFG_IICCLK_DIV" macroValue="(BSP_CLOCKS_IIC_CLOCK_DIV_2)" />
                <option id="board.clock.iicclk.div.4" display="IICCLK Div /4" div="4" input="board.clock.iicclk.source" macroName="BSP_CFG_IICCLK_DIV" macroValue="(BSP_CLOCKS_IIC_CLOCK_DIV_4)" />
                <option id="board.clock.iicclk.div.6" display="IICCLK Div /6" div="6" input="board.clock.iicclk.source" macroName="BSP_CFG_IICCLK_DIV" macroValue="(BSP_CLOCKS_IIC_CLOCK_DIV_6)" />
                <option id="board.clock.iicclk.div.8" display="IICCLK Div /8" div="8" input="board.clock.iicclk.source" macroName="BSP_CFG_IICCLK_DIV" macroValue="(BSP_CLOCKS_IIC_CLOCK_DIV_8)" />
            </node>
            <node id="board.clock.iclk.display" xhint="4" yhint="0" tooltip="The system clock (ICLK) is used as the operating clock of the CPU, DMAC, DTC, ROM, RAM, I/O ports and IIRFA. \nMaximum frequency is 240 MHz.">
                <option id="board.clock.iclk.display.value" input="board.clock.iclk.div" display="ICLK ${value}Hz" maxValue="240000000" />
            </node>
            <node id="board.clock.pclka.display" xhint="4" yhint="1" tooltip="The Peripheral clock A (PCLKA) is used as the operating clock for the SCI, CANFD-RAM, CNECC, SPI, CRC, DOC, ADC12, DAC12, SCE5, GPT (bus clock), PDG and IIC. \nMaximum frequency is 120 MHz.">
                <peripheral id="board.clock.peripheral.sci_b" />
                <peripheral id="board.clock.peripheral.spi_b" />
                <option id="board.clock.pclka.display.value" input="board.clock.pclka.div" display="PCLKA ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.pclkb.display" xhint="4" yhint="2" tooltip="The Peripheral clock B (PCLKB) is used as the operating clock for all other modules not supported by PCLKA, PCLKC and PCLKD. \nMaximum frequency is 60 MHz.">
                <peripheral id="board.clock.peripheral.agt" />
                <peripheral id="board.clock.peripheral.can" />
                <option id="board.clock.pclkb.display.value" input="board.clock.pclkb.div" display="PCLKB ${value}Hz" maxValue="60000000" />
            </node>
            <node id="board.clock.pclkc.display" xhint="4" yhint="3" tooltip="The Peripheral clock C (PCLKC) is used as the operating clock for the ADC12 module. \nMaximum frequency is 60 MHz.">
                <peripheral id="board.clock.peripheral.adc_b" />
                <option id="board.clock.pclkc.display.value" input="board.clock.pclkc.div" display="PCLKC ${value}Hz" maxValue="60000000" />
            </node>
            <node id="board.clock.pclkd.display" xhint="4" yhint="4" tooltip="The Peripheral clock D (PCLKD) is used as the operating clock for the GPT (count clock) module. \nMaximum frequency is 120 MHz.">
                <peripheral id="board.clock.peripheral.gpt" />
                <option id="board.clock.pclkd.display.value" input="board.clock.pclkd.div" display="PCLKD ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.fclk.display" xhint="4" yhint="5" tooltip="The flash-interface clock (FCLK) is used as the operating clock for the flash-memory interfaces.\nThat is, FCLK is used for programming and erasure of the ROM and E2 DataFlash, and reading from the E2 DataFlash. \nFrequency must be between 4 MHz and 60 MHz when any of these features are used.">
                <option id="board.clock.fclk.display.value" input="board.clock.fclk.div" display="FCLK ${value}Hz" minValue="4000000" maxValue="60000000" />
            </node>
            <node id="board.clock.clkout.display" xhint="4" yhint="9" tooltip="Frequency output on the CLKOUT pin if CLKOUT is enabled. \nMaximum frequency is 24 MHz.">
                <option id="board.clock.clkout.display.value" input="board.clock.clkout.div" display="CLKOUT ${value}Hz" maxValue="24000000" />
            </node>
            <node id="board.clock.scispiclk.display" xhint="4" yhint="10" tooltip="The SCISPI clock (SCISPICLK) is an operating clock for the SCISPI module. \nMaximum frequency is 120MHz.">
                <peripheral id="board.clock.peripheral.scispi" />
                <peripheral id="board.clock.peripheral.sciclk" />
                <peripheral id="board.clock.peripheral.spiclk" />
                <option id="board.clock.scispiclk.display.value" input="board.clock.scispiclk.div" display="SCISPICLK ${value}Hz" maxValue="120000000" />
            </node>
            <node id="board.clock.canfdclk.display" xhint="4" yhint="11" tooltip="The CANFD clock (CANFDCLK) is an operating clock for the CANFD module. \nMaximum frequency is 40 MHz.">
                <peripheral id="board.clock.peripheral.canfd" />
                <option id="board.clock.canfdclk.display.value" input="board.clock.canfdclk.div" display="CANFDCLK ${value}Hz" maxValue="40000000" />
            </node>
            <node id="board.clock.gptclk.display" xhint="4" yhint="12" tooltip="The GPT clock (GPTCLK) is an operating clock for the GPT module. \nMaximum frequency is 200MHz.">
                <peripheral id="board.clock.peripheral.ospi" />
                <peripheral id="board.clock.peripheral.gptclk" />
                <option id="board.clock.gptclk.display.value" input="board.clock.gptclk.div" display="GPTCLK ${value}Hz" maxValue="200000000" />
            </node>
            <node id="board.clock.iicclk.display" xhint="4" yhint="13" tooltip="The IIC clock (IICCLK) is an operating clock for the IIC module. \nMaximum frequency is 200MHz.">
                <peripheral id="board.clock.peripheral.iic_b" />
                <option id="board.clock.iicclk.display.value" input="board.clock.iicclk.div" display="IICCLK ${value}Hz" maxValue="200000000" />
            </node>
        </clock>
        <event id="event.icu.irq0" display="ICU|ICU IRQ0 (External pin interrupt 0)" value="ICU_IRQ0"></event>
        <event id="event.icu.irq1" display="ICU|ICU IRQ1 (External pin interrupt 1)" value="ICU_IRQ1"></event>
        <event id="event.icu.irq2" display="ICU|ICU IRQ2 (External pin interrupt 2)" value="ICU_IRQ2"></event>
        <event id="event.icu.irq3" display="ICU|ICU IRQ3 (External pin interrupt 3)" value="ICU_IRQ3"></event>
        <event id="event.icu.irq4" display="ICU|ICU IRQ4 (External pin interrupt 4)" value="ICU_IRQ4"></event>
        <event id="event.icu.irq5" display="ICU|ICU IRQ5 (External pin interrupt 5)" value="ICU_IRQ5"></event>
        <event id="event.icu.irq6" display="ICU|ICU IRQ6 (External pin interrupt 6)" value="ICU_IRQ6"></event>
        <event id="event.icu.irq7" display="ICU|ICU IRQ7 (External pin interrupt 7)" value="ICU_IRQ7"></event>
        <event id="event.icu.irq8" display="ICU|ICU IRQ8 (External pin interrupt 8)" value="ICU_IRQ8"></event>
        <event id="event.icu.irq9" display="ICU|ICU IRQ9 (External pin interrupt 9)" value="ICU_IRQ9"></event>
        <event id="event.icu.irq10" display="ICU|ICU IRQ10 (External pin interrupt 10)" value="ICU_IRQ10"></event>
        <event id="event.icu.irq11" display="ICU|ICU IRQ11 (External pin interrupt 11)" value="ICU_IRQ11"></event>
        <event id="event.icu.irq12" display="ICU|ICU IRQ12 (External pin interrupt 12)" value="ICU_IRQ12"></event>
        <event id="event.icu.irq13" display="ICU|ICU IRQ13 (External pin interrupt 13)" value="ICU_IRQ13"></event>
        <event id="event.icu.irq14" display="ICU|ICU IRQ14 (External pin interrupt 14)" value="ICU_IRQ14"></event>
        <event id="event.icu.irq15" display="ICU|ICU IRQ15 (External pin interrupt 15)" value="ICU_IRQ15"></event>
        <event id="event.iirfa.ordy0" display="IIRFA|IIRFA ORDY0 (IIRFA channel 0 output data preparation is completed)" value="IIRFA_ORDY0"></event>
        <event id="event.iirfa.cprcf0" display="IIRFA|IIRFA CPRCF0 (IIRFA channel 0 processing is completed)" value="IIRFA_CPRCF0"></event>
        <event id="event.iirfa.ordy1" display="IIRFA|IIRFA ORDY1 (IIRFA channel 1 output data preparation is completed)" value="IIRFA_ORDY1"></event>
        <event id="event.iirfa.cprcf1" display="IIRFA|IIRFA CPRCF1 (IIRFA channel 1 processing is completed)" value="IIRFA_CPRCF1"></event>
        <event id="event.iirfa.ordy2" display="IIRFA|IIRFA ORDY2 (IIRFA channel 2 output data preparation is completed)" value="IIRFA_ORDY2"></event>
        <event id="event.iirfa.cprcf2" display="IIRFA|IIRFA CPRCF2 (IIRFA channel 2 processing is completed)" value="IIRFA_CPRCF2"></event>
        <event id="event.iirfa.ordy3" display="IIRFA|IIRFA ORDY3 (IIRFA output data preparation is completed in any channel 3 to 15)" value="IIRFA_ORDY3"></event>
        <event id="event.iirfa.cprcf3" display="IIRFA|IIRFA CPRCF3 (IIRFA processing is completed in any channel 3 to 15)" value="IIRFA_CPRCF3"></event>
        <event id="event.iirfa.err" display="IIRFA|IIRFA ERR (IIRFA operation error)" value="IIRFA_ERR"></event>
        <event id="event.dmac0.int" display="DMAC|DMAC0|DMAC0 INT (DMAC transfer end 0)" value="DMAC0_INT"></event>
        <event id="event.dmac1.int" display="DMAC|DMAC1|DMAC1 INT (DMAC transfer end 1)" value="DMAC1_INT"></event>
        <event id="event.dmac2.int" display="DMAC|DMAC2|DMAC2 INT (DMAC transfer end 2)" value="DMAC2_INT"></event>
        <event id="event.dmac3.int" display="DMAC|DMAC3|DMAC3 INT (DMAC transfer end 3)" value="DMAC3_INT"></event>
        <event id="event.dmac4.int" display="DMAC|DMAC4|DMAC4 INT (DMAC transfer end 4)" value="DMAC4_INT"></event>
        <event id="event.dmac5.int" display="DMAC|DMAC5|DMAC5 INT (DMAC transfer end 5)" value="DMAC5_INT"></event>
        <event id="event.dmac6.int" display="DMAC|DMAC6|DMAC6 INT (DMAC transfer end 6)" value="DMAC6_INT"></event>
        <event id="event.dmac7.int" display="DMAC|DMAC7|DMAC7 INT (DMAC transfer end 7)" value="DMAC7_INT"></event>
        <event id="event.dtc.complete" display="DTC|DTC COMPLETE (DTC transfer complete)" value="DTC_COMPLETE"></event>
        <event id="event.dma.transerr" display="DMA|DMA TRANSERR (DTC transfer error)" value="DMA_TRANSERR"></event>
        <event id="event.icu.snooze.cancel" display="ICU|ICU SNOOZE CANCEL (Canceling from Snooze mode)" value="ICU_SNOOZE_CANCEL"></event>
        <event id="event.fcu.fiferr" display="FCU|FCU FIFERR (Flash access error interrupt)" value="FCU_FIFERR"></event>
        <event id="event.fcu.frdyi" display="FCU|FCU FRDYI (Flash ready interrupt)" value="FCU_FRDYI"></event>
        <event id="event.lvd.lvd1" display="LVD|LVD LVD1 (Voltage monitor 1 interrupt)" value="LVD_LVD1"></event>
        <event id="event.lvd.lvd2" display="LVD|LVD LVD2 (Voltage monitor 2 interrupt)" value="LVD_LVD2"></event>
        <event id="event.cgc.mosc.stop" display="CGC|CGC MOSC STOP (Main Clock oscillation stop)" value="CGC_MOSC_STOP"></event>
        <event id="event.lpm.snooze.request" display="LPM|LPM SNOOZE REQUEST (Snooze entry)" value="LPM_SNOOZE_REQUEST"></event>
        <event id="event.agt0.int" display="AGT|AGT0|AGT0 INT (AGT interrupt)" value="AGT0_INT"></event>
        <event id="event.agt0.compare.a" display="AGT|AGT0|AGT0 COMPARE A (Compare match A)" value="AGT0_COMPARE_A"></event>
        <event id="event.agt0.compare.b" display="AGT|AGT0|AGT0 COMPARE B (Compare match B)" value="AGT0_COMPARE_B"></event>
        <event id="event.agt1.int" display="AGT|AGT1|AGT1 INT (AGT interrupt)" value="AGT1_INT"></event>
        <event id="event.agt1.compare.a" display="AGT|AGT1|AGT1 COMPARE A (Compare match A)" value="AGT1_COMPARE_A"></event>
        <event id="event.agt1.compare.b" display="AGT|AGT1|AGT1 COMPARE B (Compare match B)" value="AGT1_COMPARE_B"></event>
        <event id="event.iwdt.underflow" display="IWDT|IWDT UNDERFLOW (IWDT underflow)" value="IWDT_UNDERFLOW"></event>
        <event id="event.wdt.underflow" display="WDT|WDT UNDERFLOW (WDT underflow)" value="WDT_UNDERFLOW"></event>
        <event id="event.can.rxf" display="CAN|CAN RXF (Global recieve FIFO interrupt)" value="CAN_RXF"></event>
        <event id="event.can.glerr" display="CAN|CAN GLERR (Global error)" value="CAN_GLERR"></event>
        <event id="event.can.dmareq0" display="CAN|CAN DMAREQ0 (DMA 0 request)" value="CAN_DMAREQ0"></event>
        <event id="event.can.dmareq1" display="CAN|CAN DMAREQ1 (DMA 1 request)" value="CAN_DMAREQ1"></event>
        <event id="event.can0.tx" display="CAN|CAN0|CAN0 TX (Transmit interrupt)" value="CAN0_TX"></event>
        <event id="event.can0.cherr" display="CAN|CAN0|CAN0 CHERR (Channel error)" value="CAN0_CHERR"></event>
        <event id="event.can0.comfrx" display="CAN|CAN0|CAN0 COMFRX (Common FIFO recieve interrupt)" value="CAN0_COMFRX"></event>
        <event id="event.can0.cf.dmareq" display="CAN|CAN0|CAN0 CF DMAREQ (Channel DMA request)" value="CAN0_CF_DMAREQ"></event>
        <event id="event.can0.rxmb" display="CAN|CAN0|CAN0 RXMB (Recieve interrupt)" value="CAN0_RXMB"></event>
        <event id="event.acmphs0.int" display="ACMPHS|ACMPHS0|ACMPHS0 INT (Comparator interrupt 0)" value="ACMPHS0_INT"></event>
        <event id="event.acmphs1.int" display="ACMPHS|ACMPHS1|ACMPHS1 INT (Comparator interrupt 1)" value="ACMPHS1_INT"></event>
        <event id="event.acmphs2.int" display="ACMPHS|ACMPHS2|ACMPHS2 INT (Comparator interrupt 2)" value="ACMPHS2_INT"></event>
        <event id="event.acmphs3.int" display="ACMPHS|ACMPHS3|ACMPHS3 INT (Comparator interrupt 3)" value="ACMPHS3_INT"></event>
        <event id="event.key.int" display="KEY|KEY INT (Key interrupt)" value="KEY_INT"></event>
        <event id="event.cac.frequency.error" display="CAC|CAC FREQUENCY ERROR (Frequency error interrupt)" value="CAC_FREQUENCY_ERROR"></event>
        <event id="event.cac.measurement.end" display="CAC|CAC MEASUREMENT END (Measurement end interrupt)" value="CAC_MEASUREMENT_END"></event>
        <event id="event.cac.overflow" display="CAC|CAC OVERFLOW (Overflow interrupt)" value="CAC_OVERFLOW"></event>
        <event id="event.ioport.event.1" display="IOPORT|IOPORT EVENT B (Port B event)" value="IOPORT_EVENT_B"></event>
        <event id="event.ioport.event.2" display="IOPORT|IOPORT EVENT C (Port C event)" value="IOPORT_EVENT_C"></event>
        <event id="event.ioport.event.3" display="IOPORT|IOPORT EVENT D (Port D event)" value="IOPORT_EVENT_D"></event>
        <event id="event.ioport.event.4" display="IOPORT|IOPORT EVENT E (Port E event)" value="IOPORT_EVENT_E"></event>
        <event id="event.elc.software.event.0" display="ELC|ELC SOFTWARE EVENT 0 (Software event 0)" value="ELC_SOFTWARE_EVENT_0"></event>
        <event id="event.elc.software.event.1" display="ELC|ELC SOFTWARE EVENT 1 (Software event 1)" value="ELC_SOFTWARE_EVENT_1"></event>
        <event id="event.poeg0.event" display="POEG|POEG0|POEG0 EVENT (Port Output disable interrupt A)" value="POEG0_EVENT"></event>
        <event id="event.poeg1.event" display="POEG|POEG1|POEG1 EVENT (Port Output disable interrupt B)" value="POEG1_EVENT"></event>
        <event id="event.poeg2.event" display="POEG|POEG2|POEG2 EVENT (Port Output disable interrupt C)" value="POEG2_EVENT"></event>
        <event id="event.poeg3.event" display="POEG|POEG3|POEG3 EVENT (Port Output disable interrupt D)" value="POEG3_EVENT"></event>
        <event id="event.gpt0.capture.compare.a" display="GPT|GPT0|GPT0 CAPTURE COMPARE A (Compare match A)" value="GPT0_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt0.capture.compare.b" display="GPT|GPT0|GPT0 CAPTURE COMPARE B (Compare match B)" value="GPT0_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt0.compare.c" display="GPT|GPT0|GPT0 COMPARE C (Compare match C)" value="GPT0_COMPARE_C"></event>
        <event id="event.gpt0.compare.d" display="GPT|GPT0|GPT0 COMPARE D (Compare match D)" value="GPT0_COMPARE_D"></event>
        <event id="event.gpt0.compare.e" display="GPT|GPT0|GPT0 COMPARE E (Compare match E)" value="GPT0_COMPARE_E"></event>
        <event id="event.gpt0.compare.f" display="GPT|GPT0|GPT0 COMPARE F (Compare match F)" value="GPT0_COMPARE_F"></event>
        <event id="event.gpt0.counter.overflow" display="GPT|GPT0|GPT0 COUNTER OVERFLOW (Overflow)" value="GPT0_COUNTER_OVERFLOW"></event>
        <event id="event.gpt0.counter.underflow" display="GPT|GPT0|GPT0 COUNTER UNDERFLOW (Underflow)" value="GPT0_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt0.pc" display="GPT|GPT0|GPT0 PC (Period count function finish)" value="GPT0_PC"></event>
        <event id="event.gpt0.adtrg.a" display="GPT|GPT0|GPT0 ADTRG A (A/D converter start request A)" value="GPT0_AD_TRIG_A"></event>
        <event id="event.gpt0.adtrg.b" display="GPT|GPT0|GPT0 ADTRG B (A/D converter start request B)" value="GPT0_AD_TRIG_B"></event>
        <event id="event.gpt1.capture.compare.a" display="GPT|GPT1|GPT1 CAPTURE COMPARE A (Compare match A)" value="GPT1_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt1.capture.compare.b" display="GPT|GPT1|GPT1 CAPTURE COMPARE B (Compare match B)" value="GPT1_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt1.compare.c" display="GPT|GPT1|GPT1 COMPARE C (Compare match C)" value="GPT1_COMPARE_C"></event>
        <event id="event.gpt1.compare.d" display="GPT|GPT1|GPT1 COMPARE D (Compare match D)" value="GPT1_COMPARE_D"></event>
        <event id="event.gpt1.compare.e" display="GPT|GPT1|GPT1 COMPARE E (Compare match E)" value="GPT1_COMPARE_E"></event>
        <event id="event.gpt1.compare.f" display="GPT|GPT1|GPT1 COMPARE F (Compare match F)" value="GPT1_COMPARE_F"></event>
        <event id="event.gpt1.counter.overflow" display="GPT|GPT1|GPT1 COUNTER OVERFLOW (Overflow)" value="GPT1_COUNTER_OVERFLOW"></event>
        <event id="event.gpt1.counter.underflow" display="GPT|GPT1|GPT1 COUNTER UNDERFLOW (Underflow)" value="GPT1_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt1.pc" display="GPT|GPT1|GPT1 PC (Period count function finish)" value="GPT1_PC"></event>
        <event id="event.gpt1.adtrg.a" display="GPT|GPT1|GPT1 ADTRG A (A/D converter start request A)" value="GPT1_AD_TRIG_A"></event>
        <event id="event.gpt1.adtrg.b" display="GPT|GPT1|GPT1 ADTRG B (A/D converter start request B)" value="GPT1_AD_TRIG_B"></event>
        <event id="event.gpt2.capture.compare.a" display="GPT|GPT2|GPT2 CAPTURE COMPARE A (Compare match A)" value="GPT2_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt2.capture.compare.b" display="GPT|GPT2|GPT2 CAPTURE COMPARE B (Compare match B)" value="GPT2_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt2.compare.c" display="GPT|GPT2|GPT2 COMPARE C (Compare match C)" value="GPT2_COMPARE_C"></event>
        <event id="event.gpt2.compare.d" display="GPT|GPT2|GPT2 COMPARE D (Compare match D)" value="GPT2_COMPARE_D"></event>
        <event id="event.gpt2.compare.e" display="GPT|GPT2|GPT2 COMPARE E (Compare match E)" value="GPT2_COMPARE_E"></event>
        <event id="event.gpt2.compare.f" display="GPT|GPT2|GPT2 COMPARE F (Compare match F)" value="GPT2_COMPARE_F"></event>
        <event id="event.gpt2.counter.overflow" display="GPT|GPT2|GPT2 COUNTER OVERFLOW (Overflow)" value="GPT2_COUNTER_OVERFLOW"></event>
        <event id="event.gpt2.counter.underflow" display="GPT|GPT2|GPT2 COUNTER UNDERFLOW (Underflow)" value="GPT2_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt2.pc" display="GPT|GPT2|GPT2 PC (Period count function finish)" value="GPT2_PC"></event>
        <event id="event.gpt2.adtrg.a" display="GPT|GPT2|GPT2 ADTRG A (A/D converter start request A)" value="GPT2_AD_TRIG_A"></event>
        <event id="event.gpt2.adtrg.b" display="GPT|GPT2|GPT2 ADTRG B (A/D converter start request B)" value="GPT2_AD_TRIG_B"></event>
        <event id="event.gpt3.capture.compare.a" display="GPT|GPT3|GPT3 CAPTURE COMPARE A (Compare match A)" value="GPT3_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt3.capture.compare.b" display="GPT|GPT3|GPT3 CAPTURE COMPARE B (Compare match B)" value="GPT3_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt3.compare.c" display="GPT|GPT3|GPT3 COMPARE C (Compare match C)" value="GPT3_COMPARE_C"></event>
        <event id="event.gpt3.compare.d" display="GPT|GPT3|GPT3 COMPARE D (Compare match D)" value="GPT3_COMPARE_D"></event>
        <event id="event.gpt3.compare.e" display="GPT|GPT3|GPT3 COMPARE E (Compare match E)" value="GPT3_COMPARE_E"></event>
        <event id="event.gpt3.compare.f" display="GPT|GPT3|GPT3 COMPARE F (Compare match F)" value="GPT3_COMPARE_F"></event>
        <event id="event.gpt3.counter.overflow" display="GPT|GPT3|GPT3 COUNTER OVERFLOW (Overflow)" value="GPT3_COUNTER_OVERFLOW"></event>
        <event id="event.gpt3.counter.underflow" display="GPT|GPT3|GPT3 COUNTER UNDERFLOW (Underflow)" value="GPT3_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt3.pc" display="GPT|GPT3|GPT3 PC (Period count function finish)" value="GPT3_PC"></event>
        <event id="event.gpt3.adtrg.a" display="GPT|GPT3|GPT3 ADTRG A (A/D converter start request A)" value="GPT3_AD_TRIG_A"></event>
        <event id="event.gpt3.adtrg.b" display="GPT|GPT3|GPT3 ADTRG B (A/D converter start request B)" value="GPT3_AD_TRIG_B"></event>
        <event id="event.gpt4.capture.compare.a" display="GPT|GPT4|GPT4 CAPTURE COMPARE A (Compare match A)" value="GPT4_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt4.capture.compare.b" display="GPT|GPT4|GPT4 CAPTURE COMPARE B (Compare match B)" value="GPT4_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt4.compare.c" display="GPT|GPT4|GPT4 COMPARE C (Compare match C)" value="GPT4_COMPARE_C"></event>
        <event id="event.gpt4.compare.d" display="GPT|GPT4|GPT4 COMPARE D (Compare match D)" value="GPT4_COMPARE_D"></event>
        <event id="event.gpt4.compare.e" display="GPT|GPT4|GPT4 COMPARE E (Compare match E)" value="GPT4_COMPARE_E"></event>
        <event id="event.gpt4.compare.f" display="GPT|GPT4|GPT4 COMPARE F (Compare match F)" value="GPT4_COMPARE_F"></event>
        <event id="event.gpt4.counter.overflow" display="GPT|GPT4|GPT4 COUNTER OVERFLOW (Overflow)" value="GPT4_COUNTER_OVERFLOW"></event>
        <event id="event.gpt4.counter.underflow" display="GPT|GPT4|GPT4 COUNTER UNDERFLOW (Underflow)" value="GPT4_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt4.adtrg.a" display="GPT|GPT4|GPT4 ADTRG A (A/D converter start request A)" value="GPT4_AD_TRIG_A"></event>
        <event id="event.gpt4.adtrg.b" display="GPT|GPT4|GPT4 ADTRG B (A/D converter start request B)" value="GPT4_AD_TRIG_B"></event>
        <event id="event.gpt5.capture.compare.a" display="GPT|GPT5|GPT5 CAPTURE COMPARE A (Compare match A)" value="GPT5_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt5.capture.compare.b" display="GPT|GPT5|GPT5 CAPTURE COMPARE B (Compare match B)" value="GPT5_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt5.compare.c" display="GPT|GPT5|GPT5 COMPARE C (Compare match C)" value="GPT5_COMPARE_C"></event>
        <event id="event.gpt5.compare.d" display="GPT|GPT5|GPT5 COMPARE D (Compare match D)" value="GPT5_COMPARE_D"></event>
        <event id="event.gpt5.compare.e" display="GPT|GPT5|GPT5 COMPARE E (Compare match E)" value="GPT5_COMPARE_E"></event>
        <event id="event.gpt5.compare.f" display="GPT|GPT5|GPT5 COMPARE F (Compare match F)" value="GPT5_COMPARE_F"></event>
        <event id="event.gpt5.counter.overflow" display="GPT|GPT5|GPT5 COUNTER OVERFLOW (Overflow)" value="GPT5_COUNTER_OVERFLOW"></event>
        <event id="event.gpt5.counter.underflow" display="GPT|GPT5|GPT5 COUNTER UNDERFLOW (Underflow)" value="GPT5_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt5.adtrg.a" display="GPT|GPT5|GPT5 ADTRG A (A/D converter start request A)" value="GPT5_AD_TRIG_A"></event>
        <event id="event.gpt5.adtrg.b" display="GPT|GPT5|GPT5 ADTRG B (A/D converter start request B)" value="GPT5_AD_TRIG_B"></event>
        <event id="event.gpt6.capture.compare.a" display="GPT|GPT6|GPT6 CAPTURE COMPARE A (Compare match A)" value="GPT6_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt6.capture.compare.b" display="GPT|GPT6|GPT6 CAPTURE COMPARE B (Compare match B)" value="GPT6_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt6.compare.c" display="GPT|GPT6|GPT6 COMPARE C (Compare match C)" value="GPT6_COMPARE_C"></event>
        <event id="event.gpt6.compare.d" display="GPT|GPT6|GPT6 COMPARE D (Compare match D)" value="GPT6_COMPARE_D"></event>
        <event id="event.gpt6.compare.e" display="GPT|GPT6|GPT6 COMPARE E (Compare match E)" value="GPT6_COMPARE_E"></event>
        <event id="event.gpt6.compare.f" display="GPT|GPT6|GPT6 COMPARE F (Compare match F)" value="GPT6_COMPARE_F"></event>
        <event id="event.gpt6.counter.overflow" display="GPT|GPT6|GPT6 COUNTER OVERFLOW (Overflow)" value="GPT6_COUNTER_OVERFLOW"></event>
        <event id="event.gpt6.counter.underflow" display="GPT|GPT6|GPT6 COUNTER UNDERFLOW (Underflow)" value="GPT6_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt6.adtrg.a" display="GPT|GPT6|GPT6 ADTRG A (A/D converter start request A)" value="GPT6_AD_TRIG_A"></event>
        <event id="event.gpt6.adtrg.b" display="GPT|GPT6|GPT6 ADTRG B (A/D converter start request B)" value="GPT6_AD_TRIG_B"></event>
        <event id="event.gpt7.capture.compare.a" display="GPT|GPT7|GPT7 CAPTURE COMPARE A (Compare match A)" value="GPT7_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt7.capture.compare.b" display="GPT|GPT7|GPT7 CAPTURE COMPARE B (Compare match B)" value="GPT7_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt7.compare.c" display="GPT|GPT7|GPT7 COMPARE C (Compare match C)" value="GPT7_COMPARE_C"></event>
        <event id="event.gpt7.compare.d" display="GPT|GPT7|GPT7 COMPARE D (Compare match D)" value="GPT7_COMPARE_D"></event>
        <event id="event.gpt7.compare.e" display="GPT|GPT7|GPT7 COMPARE E (Compare match E)" value="GPT7_COMPARE_E"></event>
        <event id="event.gpt7.compare.f" display="GPT|GPT7|GPT7 COMPARE F (Compare match F)" value="GPT7_COMPARE_F"></event>
        <event id="event.gpt7.counter.overflow" display="GPT|GPT7|GPT7 COUNTER OVERFLOW (Overflow)" value="GPT7_COUNTER_OVERFLOW"></event>
        <event id="event.gpt7.counter.underflow" display="GPT|GPT7|GPT7 COUNTER UNDERFLOW (Underflow)" value="GPT7_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt7.adtrg.a" display="GPT|GPT7|GPT7 ADTRG A (A/D converter start request A)" value="GPT7_AD_TRIG_A"></event>
        <event id="event.gpt7.adtrg.b" display="GPT|GPT7|GPT7 ADTRG B (A/D converter start request B)" value="GPT7_AD_TRIG_B"></event>
        <event id="event.gpt8.capture.compare.a" display="GPT|GPT8|GPT8 CAPTURE COMPARE A (Compare match A)" value="GPT8_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt8.capture.compare.b" display="GPT|GPT8|GPT8 CAPTURE COMPARE B (Compare match B)" value="GPT8_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt8.compare.c" display="GPT|GPT8|GPT8 COMPARE C (Compare match C)" value="GPT8_COMPARE_C"></event>
        <event id="event.gpt8.compare.d" display="GPT|GPT8|GPT8 COMPARE D (Compare match D)" value="GPT8_COMPARE_D"></event>
        <event id="event.gpt8.compare.e" display="GPT|GPT8|GPT8 COMPARE E (Compare match E)" value="GPT8_COMPARE_E"></event>
        <event id="event.gpt8.compare.f" display="GPT|GPT8|GPT8 COMPARE F (Compare match F)" value="GPT8_COMPARE_F"></event>
        <event id="event.gpt8.counter.overflow" display="GPT|GPT8|GPT8 COUNTER OVERFLOW (Overflow)" value="GPT8_COUNTER_OVERFLOW"></event>
        <event id="event.gpt8.counter.underflow" display="GPT|GPT8|GPT8 COUNTER UNDERFLOW (Underflow)" value="GPT8_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt8.adtrg.a" display="GPT|GPT8|GPT8 ADTRG A (A/D converter start request A)" value="GPT8_AD_TRIG_A"></event>
        <event id="event.gpt8.adtrg.b" display="GPT|GPT8|GPT8 ADTRG B (A/D converter start request B)" value="GPT8_AD_TRIG_B"></event>
        <event id="event.gpt9.capture.compare.a" display="GPT|GPT9|GPT9 CAPTURE COMPARE A (Compare match A)" value="GPT9_CAPTURE_COMPARE_A"></event>
        <event id="event.gpt9.capture.compare.b" display="GPT|GPT9|GPT9 CAPTURE COMPARE B (Compare match B)" value="GPT9_CAPTURE_COMPARE_B"></event>
        <event id="event.gpt9.compare.c" display="GPT|GPT9|GPT9 COMPARE C (Compare match C)" value="GPT9_COMPARE_C"></event>
        <event id="event.gpt9.compare.d" display="GPT|GPT9|GPT9 COMPARE D (Compare match D)" value="GPT9_COMPARE_D"></event>
        <event id="event.gpt9.compare.e" display="GPT|GPT9|GPT9 COMPARE E (Compare match E)" value="GPT9_COMPARE_E"></event>
        <event id="event.gpt9.compare.f" display="GPT|GPT9|GPT9 COMPARE F (Compare match F)" value="GPT9_COMPARE_F"></event>
        <event id="event.gpt9.counter.overflow" display="GPT|GPT9|GPT9 COUNTER OVERFLOW (Overflow)" value="GPT9_COUNTER_OVERFLOW"></event>
        <event id="event.gpt9.counter.underflow" display="GPT|GPT9|GPT9 COUNTER UNDERFLOW (Underflow)" value="GPT9_COUNTER_UNDERFLOW"></event>
        <event id="event.gpt9.adtrg.a" display="GPT|GPT9|GPT9 ADTRG A (A/D converter start request A)" value="GPT9_AD_TRIG_A"></event>
        <event id="event.gpt9.adtrg.b" display="GPT|GPT9|GPT9 ADTRG B (A/D converter start request B)" value="GPT9_AD_TRIG_B"></event>
        <event id="event.ops.uvw.edge" display="OPS|OPS UVW EDGE (UVW edge event)" value="OPS_UVW_EDGE"></event>
        <event id="event.iic0.rxi" display="IIC|IIC0|IIC0 RXI (Receive data full)" value="IIC0_RXI"></event>
        <event id="event.iic0.txi" display="IIC|IIC0|IIC0 TXI (Transmit data empty)" value="IIC0_TXI"></event>
        <event id="event.iic0.tei" display="IIC|IIC0|IIC0 TEI (Transmit end)" value="IIC0_TEI"></event>
        <event id="event.iic0.eri" display="IIC|IIC0|IIC0 ERI (Transfer error)" value="IIC0_ERI"></event>
        <event id="event.iic0.wui" display="IIC|IIC0|IIC0 WUI (Slave address match)" value="IIC0_WUI"></event>
        <event id="event.iic1.rxi" display="IIC|IIC1|IIC1 RXI (Receive data full)" value="IIC1_RXI"></event>
        <event id="event.iic1.txi" display="IIC|IIC1|IIC1 TXI (Transmit data empty)" value="IIC1_TXI"></event>
        <event id="event.iic1.tei" display="IIC|IIC1|IIC1 TEI (Transmit end)" value="IIC1_TEI"></event>
        <event id="event.iic1.eri" display="IIC|IIC1|IIC1 ERI (Transfer error)" value="IIC1_ERI"></event>
        <event id="event.adc.limclpi" display="ADC|ADC0|ADC0 LIMCLPI (Limiter clip interrupt with the limit table 0 to 7)" value="ADC12_LIMCLPI"></event>
        <event id="event.adc.fifoovf" display="ADC|ADC0|ADC0 FIFOOVF (FIFO data overflow)" value="ADC12_FIFOOVF"></event>
        <event id="event.adc.adi0" display="ADC|ADC0|ADC0 ADI0 (End of A/D scanning operation(Gr.0))" value="ADC12_ADI0"></event>
        <event id="event.adc.adi1" display="ADC|ADC0|ADC0 ADI1 (End of A/D scanning operation(Gr.1))" value="ADC12_ADI1"></event>
        <event id="event.adc.adi2" display="ADC|ADC0|ADC0 ADI2 (End of A/D scanning operation(Gr.2))" value="ADC12_ADI2"></event>
        <event id="event.adc.cmpi0" display="ADC|ADC0|ADC0 CMPI0 (Compare match interrupt with compare table 0)" value="ADC12_CMPI0"></event>
        <event id="event.adc.cmpi1" display="ADC|ADC0|ADC0 CMPI1 (Compare match interrupt with compare table 1)" value="ADC12_CMPI1"></event>
        <event id="event.adc.ccmpm0" display="ADC|ADC0|ADC0 CCMPM0 (Composite compare match interrupt 0)" value="ADC12_CCMPM0"></event>
        <event id="event.adc.err0" display="ADC|ADC0|ADC0 ERR0 (A/D converter unit 0 Error)" value="ADC12_ERR0"></event>
        <event id="event.adc.resovf0" display="ADC|ADC0|ADC0 RESOVF0 (A/D conversion overflow on A/D converter unit 0)" value="ADC12_RESOVF0"></event>
        <event id="event.adc.calend0" display="ADC|ADC0|ADC0 CALEND0 (End of calibration of A/D converter unit 0)" value="ADC12_CALEND0"></event>
        <event id="event.adc.fiforeq0" display="ADC|ADC0|ADC0 FIFOREQ0 (FIFO data read request interrupt(Gr.0))" value="ADC12_FIFOREQ0"></event>
        <event id="event.adc.fiforeq1" display="ADC|ADC0|ADC0 FIFOREQ1 (FIFO data read request interrupt(Gr.1))" value="ADC12_FIFOREQ1"></event>
        <event id="event.adc.fiforeq2" display="ADC|ADC0|ADC0 FIFOREQ2 (FIFO data read request interrupt(Gr.2))" value="ADC12_FIFOREQ2"></event>
        <event id="event.adc.adi3" display="ADC|ADC0|ADC0 ADI3 (End of A/D scanning operation(Gr.3))" value="ADC12_ADI3"></event>
        <event id="event.adc.adi4" display="ADC|ADC0|ADC0 ADI4 (End of A/D scanning operation(Gr.4))" value="ADC12_ADI4"></event>
        <event id="event.adc.adi5678" display="ADC|ADC0|ADC0 ADI5678 (End of A/D scanning operation(Gr.5 to 8))" value="ADC12_ADI5678"></event>
        <event id="event.adc.cmpi2" display="ADC|ADC0|ADC0 CMPI2 (Compare match interrupt with compare table 2)" value="ADC12_CMPI2"></event>
        <event id="event.adc.cmpi3" display="ADC|ADC0|ADC0 CMPI3 (Compare match interrupt with compare table 3)" value="ADC12_CMPI3"></event>
        <event id="event.adc.ccmpm1" display="ADC|ADC0|ADC0 CCMPM1 (Composite compare match interrupt 1)" value="ADC12_CCMPM1"></event>
        <event id="event.adc.err1" display="ADC|ADC0|ADC0 ERR1 (A/D converter unit 1 Error)" value="ADC12_ERR1"></event>
        <event id="event.adc.resovf1" display="ADC|ADC0|ADC0 RESOVF1 (A/D conversion overflow on A/D converter unit 1)" value="ADC12_RESOVF1"></event>
        <event id="event.adc.calend1" display="ADC|ADC0|ADC0 CALEND1 (End of calibration of A/D converter unit 1)" value="ADC12_CALEND1"></event>
        <event id="event.adc.fiforeq3" display="ADC|ADC0|ADC0 FIFOREQ3 (FIFO data read request interrupt(Gr.3))" value="ADC12_FIFOREQ3"></event>
        <event id="event.adc.fiforeq4" display="ADC|ADC0|ADC0 FIFOREQ4 (FIFO data read request interrupt(Gr.4))" value="ADC12_FIFOREQ4"></event>
        <event id="event.adc.fiforeq5678" display="ADC|ADC0|ADC0 FIFOREQ5678 (FIFO data read request interrupt(Gr.5 to 8))" value="ADC12_FIFOREQ5678"></event>
        <event id="event.sci0.rxi" display="SCI|SCI0|SCI0 RXI (Receive data full)" value="SCI0_RXI"></event>
        <event id="event.sci0.txi" display="SCI|SCI0|SCI0 TXI (Transmit data empty)" value="SCI0_TXI"></event>
        <event id="event.sci0.tei" display="SCI|SCI0|SCI0 TEI (Transmit end)" value="SCI0_TEI"></event>
        <event id="event.sci0.eri" display="SCI|SCI0|SCI0 ERI (Receive error)" value="SCI0_ERI"></event>
        <event id="event.sci0.aed" display="SCI|SCI0|SCI0 AED (Active edge detection)" value="SCI0_AED"></event>
        <event id="event.sci0.bfd" display="SCI|SCI0|SCI0 BFD (Break Field detection)" value="SCI0_BFD"></event>
        <event id="event.sci0.am" display="SCI|SCI0|SCI0 AM (Address match event)" value="SCI0_AM"></event>
        <event id="event.sci1.rxi" display="SCI|SCI1|SCI1 RXI (Received data full)" value="SCI1_RXI"></event>
        <event id="event.sci1.txi" display="SCI|SCI1|SCI1 TXI (Transmit data empty)" value="SCI1_TXI"></event>
        <event id="event.sci1.tei" display="SCI|SCI1|SCI1 TEI (Transmit end)" value="SCI1_TEI"></event>
        <event id="event.sci1.eri" display="SCI|SCI1|SCI1 ERI (Receive error)" value="SCI1_ERI"></event>
        <event id="event.sci1.aed" display="SCI|SCI1|SCI1 AED (Active edge detection)" value="SCI1_AED"></event>
        <event id="event.sci1.bfd" display="SCI|SCI1|SCI1 BFD (Break field detection)" value="SCI1_BFD"></event>
        <event id="event.sci1.am" display="SCI|SCI1|SCI1 AM (Address match event)" value="SCI1_AM"></event>
        <event id="event.sci2.rxi" display="SCI|SCI2|SCI2 RXI (Received data full)" value="SCI2_RXI"></event>
        <event id="event.sci2.txi" display="SCI|SCI2|SCI2 TXI (Transmit data empty)" value="SCI2_TXI"></event>
        <event id="event.sci2.tei" display="SCI|SCI2|SCI2 TEI (Transmit end)" value="SCI2_TEI"></event>
        <event id="event.sci2.eri" display="SCI|SCI2|SCI2 ERI (Receive error)" value="SCI2_ERI"></event>
        <event id="event.sci2.aed" display="SCI|SCI2|SCI2 AED (Active edge detection)" value="SCI2_AED"></event>
        <event id="event.sci2.bfd" display="SCI|SCI2|SCI2 BFD (Break field detection)" value="SCI2_BFD"></event>
        <event id="event.sci2.am" display="SCI|SCI2|SCI2 AM (Address match event)" value="SCI2_AM"></event>
        <event id="event.sci3.rxi" display="SCI|SCI3|SCI3 RXI (Received data full)" value="SCI3_RXI"></event>
        <event id="event.sci3.txi" display="SCI|SCI3|SCI3 TXI (Transmit data empty)" value="SCI3_TXI"></event>
        <event id="event.sci3.tei" display="SCI|SCI3|SCI3 TEI (Transmit end)" value="SCI3_TEI"></event>
        <event id="event.sci3.eri" display="SCI|SCI3|SCI3 ERI (Receive error)" value="SCI3_ERI"></event>
        <event id="event.sci3.aed" display="SCI|SCI3|SCI3 AED (Active edge detection)" value="SCI3_AED"></event>
        <event id="event.sci3.bfd" display="SCI|SCI3|SCI3 BFD (Break Field detection)" value="SCI3_BFD"></event>
        <event id="event.sci3.am" display="SCI|SCI3|SCI3 AM (Address match event)" value="SCI3_AM"></event>
        <event id="event.sci4.rxi" display="SCI|SCI4|SCI4 RXI (Received data full)" value="SCI4_RXI"></event>
        <event id="event.sci4.txi" display="SCI|SCI4|SCI4 TXI (Transmit data empty)" value="SCI4_TXI"></event>
        <event id="event.sci4.tei" display="SCI|SCI4|SCI4 TEI (Transmit end)" value="SCI4_TEI"></event>
        <event id="event.sci4.eri" display="SCI|SCI4|SCI4 ERI (Receive error)" value="SCI4_ERI"></event>
        <event id="event.sci4.aed" display="SCI|SCI4|SCI4 AED (Active edge detection)" value="SCI4_AED"></event>
        <event id="event.sci4.bfd" display="SCI|SCI4|SCI4 BFD (Break Field detection)" value="SCI4_BFD"></event>
        <event id="event.sci4.am" display="SCI|SCI4|SCI4 AM (Address match event)" value="SCI4_AM"></event>
        <event id="event.sci9.rxi" display="SCI|SCI9|SCI9 RXI (Received data full)" value="SCI9_RXI"></event>
        <event id="event.sci9.txi" display="SCI|SCI9|SCI9 TXI (Transmit data empty)" value="SCI9_TXI"></event>
        <event id="event.sci9.tei" display="SCI|SCI9|SCI9 TEI (Transmit end)" value="SCI9_TEI"></event>
        <event id="event.sci9.eri" display="SCI|SCI9|SCI9 ERI (Receive error)" value="SCI9_ERI"></event>
        <event id="event.sci9.aed" display="SCI|SCI9|SCI9 AED (Active edge detection)" value="SCI9_AED"></event>
        <event id="event.sci9.bfd" display="SCI|SCI9|SCI9 BFD (Break Field detection)" value="SCI9_BFD"></event>
        <event id="event.sci9.am" display="SCI|SCI9|SCI9 AM (Address match event)" value="SCI9_AM"></event>
        <event id="event.spi0.rxi" display="SPI|SPI0|SPI0 RXI (Receive buffer full)" value="SPI0_RXI"></event>
        <event id="event.spi0.txi" display="SPI|SPI0|SPI0 TXI (Transmit buffer empty)" value="SPI0_TXI"></event>
        <event id="event.spi0.idle" display="SPI|SPI0|SPI0 IDLE (Idle)" value="SPI0_IDLE"></event>
        <event id="event.spi0.eri" display="SPI|SPI0|SPI0 ERI (Error)" value="SPI0_ERI"></event>
        <event id="event.spi0.tei" display="SPI|SPI0|SPI0 TEI (Transmission complete event)" value="SPI0_TEI"></event>
        <event id="event.spi1.rxi" display="SPI|SPI1|SPI1 RXI (Receive buffer full)" value="SPI1_RXI"></event>
        <event id="event.spi1.txi" display="SPI|SPI1|SPI1 TXI (Transmit buffer empty)" value="SPI1_TXI"></event>
        <event id="event.spi1.idle" display="SPI|SPI1|SPI1 IDLE (Idle)" value="SPI1_IDLE"></event>
        <event id="event.spi1.eri" display="SPI|SPI1|SPI1 ERI (Error)" value="SPI1_ERI"></event>
        <event id="event.spi1.tei" display="SPI|SPI1|SPI1 TEI (Transmission complete event)" value="SPI1_TEI"></event>
        <event id="event.canfd.ecc.eri" display="CANFD|CANFD|ECC ERI (CANFD ECC ERI interrupt)" value="CANFD_ERI"></event>
        <event id="event.doc.int" display="DOC|DOC INT (Data operation circuit interrupt)" value="DOC_INT"></event>
        <!-- These events can not be used as interrupts. Only for ELC triggering -->
        <event id="event.dtc.end" display="DTC|DTC END (DTC transfer end)" value="DTC_END">
            <constraint display="Can only be used for ELC triggering">false</constraint>
        </event>
        <link id="link.gpta" display="GPT (A)" value="GPT_A" />
        <link id="link.gptb" display="GPT (B)" value="GPT_B" />
        <link id="link.gptc" display="GPT (C)" value="GPT_C" />
        <link id="link.gptd" display="GPT (D)" value="GPT_D" />
        <link id="link.gpte" display="GPT (E)" value="GPT_E" />
        <link id="link.gptf" display="GPT (F)" value="GPT_F" />
        <link id="link.gptg" display="GPT (G)" value="GPT_G" />
        <link id="link.gpth" display="GPT (H)" value="GPT_H" />
        <link id="link.dac0" display="DAC12 Channel 0" value="DAC0" />
        <link id="link.dac1" display="DAC12 Channel 1" value="DAC1" />
        <link id="link.ioport1" display="PORT B" value="IOPORTB" />
        <link id="link.ioport2" display="PORT C" value="IOPORTC" />
        <link id="link.ioport3" display="PORT D" value="IOPORTD" />
        <link id="link.ioport4" display="PORT E" value="IOPORTE" />
        <link id="link.adc12a0" display="ADC12A0" value="ADC0" />
        <link id="link.adc12b0" display="ADC12B0" value="ADC0_B" />
        <link id="link.adc12c0" display="ADC12C0" value="ADC0_C" />
        <link id="link.adc12a1" display="ADC12A1" value="ADC1" />
        <link id="link.adc12b1" display="ADC12B1" value="ADC1_B" />
        <link id="link.adc12c1" display="ADC12C1" value="ADC1_C" />
        <link id="link.dac2" display="DAC12 Channel 2" value="DAC2" />
        <link id="link.dac3" display="DAC12 Channel 3" value="DAC3" />
    </bsp>
</raModuleDescription>
