# Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os)

.model helloworldfpga
.inputs X Y Z
.outputs A B C D E F G H
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$A O_EN=$true O_PAD_$out=A
.cname $iopadmap$helloworldfpga.A
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$B O_EN=$true O_PAD_$out=B
.cname $iopadmap$helloworldfpga.B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$C O_EN=$true O_PAD_$out=C
.cname $iopadmap$helloworldfpga.C
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$D O_EN=$true O_PAD_$out=D
.cname $iopadmap$helloworldfpga.D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$E O_EN=$true O_PAD_$out=E
.cname $iopadmap$helloworldfpga.E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$F O_EN=$true O_PAD_$out=F
.cname $iopadmap$helloworldfpga.F
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$G O_EN=$true O_PAD_$out=G
.cname $iopadmap$helloworldfpga.G
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$H O_EN=$true O_PAD_$out=H
.cname $iopadmap$helloworldfpga.H
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=H_LUT3_O.XAB I_EN=$true I_PAD_$inp=X O_EN=$false
.cname $iopadmap$helloworldfpga.X
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=H_LUT3_O.XSL I_EN=$true I_PAD_$inp=Y O_EN=$false
.cname $iopadmap$helloworldfpga.Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=H_LUT3_O.XB2 I_EN=$true I_PAD_$inp=Z O_EN=$false
.cname $iopadmap$helloworldfpga.Z
.attr module_not_derived 00000000000000000000000000000001
.attr src "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=H_LUT3_O.XB2 XA2=$false XAB=H_LUT3_O.XAB XB1=$false XB2=$false XSL=H_LUT3_O.XSL XZ=$iopadmap$A
.cname A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=H_LUT3_O.XB2 XA2=$false XAB=H_LUT3_O.XAB XB1=$false XB2=$false XSL=H_LUT3_O.XSL XZ=$iopadmap$B
.cname B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=H_LUT3_O.XSL XA2=$false XAB=H_LUT3_O.XAB XB1=$false XB2=$false XSL=H_LUT3_O.XB2 XZ=$iopadmap$C
.cname C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=H_LUT3_O.XB2 XAB=H_LUT3_O.XAB XB1=$false XB2=$false XSL=H_LUT3_O.XSL XZ=$iopadmap$D
.cname D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=H_LUT3_O.XAB XA2=$false XAB=H_LUT3_O.XSL XB1=$false XB2=$false XSL=H_LUT3_O.XB2 XZ=$iopadmap$E
.cname E_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=H_LUT3_O.XB2 XAB=H_LUT3_O.XSL XB1=$false XB2=$false XSL=H_LUT3_O.XAB XZ=$iopadmap$F
.cname F_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=H_LUT3_O.XAB XAB=H_LUT3_O.XB2 XB1=$false XB2=$false XSL=H_LUT3_O.XSL XZ=$iopadmap$G
.cname G_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=H_LUT3_O.XAB XB1=$false XB2=H_LUT3_O.XB2 XSL=H_LUT3_O.XSL XZ=$iopadmap$H
.cname H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.names $false A_LUT3_O.I0
1 1
.names $false A_LUT3_O.I1
1 1
.names $false A_LUT3_O.I2
1 1
.names $false A_LUT3_O.O
1 1
.names H_LUT3_O.XB2 A_LUT3_O.XA1
1 1
.names $false A_LUT3_O.XA2
1 1
.names H_LUT3_O.XAB A_LUT3_O.XAB
1 1
.names $false A_LUT3_O.XB1
1 1
.names $false A_LUT3_O.XB2
1 1
.names H_LUT3_O.XSL A_LUT3_O.XSL
1 1
.names $false B_LUT3_O.I0
1 1
.names $false B_LUT3_O.I1
1 1
.names $false B_LUT3_O.I2
1 1
.names $false B_LUT3_O.O
1 1
.names H_LUT3_O.XB2 B_LUT3_O.XA1
1 1
.names $false B_LUT3_O.XA2
1 1
.names H_LUT3_O.XAB B_LUT3_O.XAB
1 1
.names $false B_LUT3_O.XB1
1 1
.names $false B_LUT3_O.XB2
1 1
.names H_LUT3_O.XSL B_LUT3_O.XSL
1 1
.names $false C_LUT3_O.I0
1 1
.names $false C_LUT3_O.I1
1 1
.names $false C_LUT3_O.I2
1 1
.names $false C_LUT3_O.O
1 1
.names H_LUT3_O.XSL C_LUT3_O.XA1
1 1
.names $false C_LUT3_O.XA2
1 1
.names H_LUT3_O.XAB C_LUT3_O.XAB
1 1
.names $false C_LUT3_O.XB1
1 1
.names $false C_LUT3_O.XB2
1 1
.names H_LUT3_O.XB2 C_LUT3_O.XSL
1 1
.names $false D_LUT3_O.I0
1 1
.names $false D_LUT3_O.I1
1 1
.names $false D_LUT3_O.I2
1 1
.names $false D_LUT3_O.O
1 1
.names $false D_LUT3_O.XA1
1 1
.names H_LUT3_O.XB2 D_LUT3_O.XA2
1 1
.names H_LUT3_O.XAB D_LUT3_O.XAB
1 1
.names $false D_LUT3_O.XB1
1 1
.names $false D_LUT3_O.XB2
1 1
.names H_LUT3_O.XSL D_LUT3_O.XSL
1 1
.names $false E_LUT3_O.I0
1 1
.names $false E_LUT3_O.I1
1 1
.names $false E_LUT3_O.I2
1 1
.names $false E_LUT3_O.O
1 1
.names H_LUT3_O.XAB E_LUT3_O.XA1
1 1
.names $false E_LUT3_O.XA2
1 1
.names H_LUT3_O.XSL E_LUT3_O.XAB
1 1
.names $false E_LUT3_O.XB1
1 1
.names $false E_LUT3_O.XB2
1 1
.names H_LUT3_O.XB2 E_LUT3_O.XSL
1 1
.names $false F_LUT3_O.I0
1 1
.names $false F_LUT3_O.I1
1 1
.names $false F_LUT3_O.I2
1 1
.names $false F_LUT3_O.O
1 1
.names $false F_LUT3_O.XA1
1 1
.names H_LUT3_O.XB2 F_LUT3_O.XA2
1 1
.names H_LUT3_O.XSL F_LUT3_O.XAB
1 1
.names $false F_LUT3_O.XB1
1 1
.names $false F_LUT3_O.XB2
1 1
.names H_LUT3_O.XAB F_LUT3_O.XSL
1 1
.names $false G_LUT3_O.I0
1 1
.names $false G_LUT3_O.I1
1 1
.names $false G_LUT3_O.I2
1 1
.names $false G_LUT3_O.O
1 1
.names $false G_LUT3_O.XA1
1 1
.names H_LUT3_O.XAB G_LUT3_O.XA2
1 1
.names H_LUT3_O.XB2 G_LUT3_O.XAB
1 1
.names $false G_LUT3_O.XB1
1 1
.names $false G_LUT3_O.XB2
1 1
.names H_LUT3_O.XSL G_LUT3_O.XSL
1 1
.names $false H_LUT3_O.I0
1 1
.names $false H_LUT3_O.I1
1 1
.names $false H_LUT3_O.I2
1 1
.names $false H_LUT3_O.O
1 1
.names $false H_LUT3_O.XA1
1 1
.names $false H_LUT3_O.XA2
1 1
.names $false H_LUT3_O.XB1
1 1
.end
