# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+ASSERT_VERBOSE_COND=!svsimTestbench.reset +define+PRINTF_COND=!svsimTestbench.reset +define+STOP_COND=!svsimTestbench.reset +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/Foo.sv ../primary-sources/verification/layers-Foo-Verification.sv ../primary-sources/verification/assert/layers-Foo-Verification-Assert.sv ../primary-sources/verification/cover/layers-Foo-Verification-Cover.sv ../primary-sources/verification/assume/layers-Foo-Verification-Assume.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      4691  2134680  1747309525   754306394  1747309525   754306394 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources/../generated-sources/testbench.sv"
S      3124  2134375  1747309525   740305639  1747309525   730305100 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources/../primary-sources/Foo.sv"
S       240  2134672  1747309525   742305747  1747309525   730305100 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources/../primary-sources/verification/assert/layers-Foo-Verification-Assert.sv"
S       240  2134477  1747309525   743305801  1747309525   730305100 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources/../primary-sources/verification/assume/layers-Foo-Verification-Assume.sv"
S       237  2134674  1747309525   742305747  1747309525   730305100 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources/../primary-sources/verification/cover/layers-Foo-Verification-Cover.sv"
S       166  2134673  1747309525   742305747  1747309525   730305100 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources/../primary-sources/verification/layers-Foo-Verification.sv"
S       166  2134673  1747309525   742305747  1747309525   730305100 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Foo/adds-two-numbers/primary-sources/verification/layers-Foo-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2134691  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench.cpp"
T      4230  2134690  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench.h"
T      2254  2134701  1747309525   898314157  1747309525   898314157 "verilated-sources/VsvsimTestbench.mk"
T      7001  2134689  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5489  2134688  1747309525   896314049  1747309525   896314049 "verilated-sources/VsvsimTestbench__Dpi.h"
T     12871  2134692  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      6537  2134686  1747309525   896314049  1747309525   896314049 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3292  2134687  1747309525   896314049  1747309525   896314049 "verilated-sources/VsvsimTestbench__Syms.h"
T      1504  2134694  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench___024root.h"
T      5672  2134699  1747309525   898314157  1747309525   898314157 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      5854  2134698  1747309525   898314157  1747309525   898314157 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     10571  2134696  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2557  2134697  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2134695  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2134693  1747309525   897314103  1747309525   897314103 "verilated-sources/VsvsimTestbench__pch.h"
T      2154  2134702  1747309525   898314157  1747309525   898314157 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1747309525   898314157  1747309525   898314157 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2134700  1747309525   898314157  1747309525   898314157 "verilated-sources/VsvsimTestbench_classes.mk"
