VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/iwls05_i2c_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: iwls05_i2c_dup

# Loading Architecture Description
# Loading Architecture Description took 0.37 seconds (max_rss 80.1 MiB, delta_rss +64.5 MiB)

Timing analysis: ON
Circuit netlist file: iwls05_i2c_dup.net
Circuit placement file: iwls05_i2c_dup.place
Circuit routing file: iwls05_i2c_dup.route
Circuit SDC file: iwls05_i2c_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 4.05 seconds (max_rss 953.8 MiB, delta_rss +873.7 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/iwls05_i2c_dup.blif
# Load circuit
Found constant-zero generator 'po010'
Found constant-zero generator 'po012'
Found constant-one generator 'po014'
# Load circuit took 0.01 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 14 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 128
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 128
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 578
    .input :     147
    .output:     144
    0-LUT  :       3
    6-LUT  :     284
  Nets  : 434
    Avg Fanout:     3.4
    Max Fanout:    85.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1896
  Timing Graph Edges: 2780
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'iwls05_i2c_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/iwls05_i2c_dup.blif'.

After removing unused inputs...
	total blocks: 578, total nets: 434, total inputs: 147, total outputs: 144
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    23/578       3%                            2     7 x 5     
    46/578       7%                            3     7 x 5     
    69/578      11%                            4     8 x 6     
    92/578      15%                            5     8 x 6     
   115/578      19%                            6     8 x 6     
   138/578      23%                            8     9 x 7     
   161/578      27%                            9     9 x 7     
   184/578      31%                           10    10 x 7     
   207/578      35%                           11    10 x 7     
   230/578      39%                           13    11 x 8     
   253/578      43%                           14    11 x 8     
   276/578      47%                           15    11 x 8     
   299/578      51%                           30    11 x 8     
   322/578      55%                           53    13 x 10    
   345/578      59%                           76    17 x 13    
   368/578      63%                           99    20 x 15    
   391/578      67%                          122    23 x 17    
   414/578      71%                          145    27 x 20    
   437/578      75%                          168    30 x 22    
   460/578      79%                          191    34 x 25    
   483/578      83%                          214    36 x 27    
   506/578      87%                          237    40 x 30    
   529/578      91%                          260    43 x 32    
   552/578      95%                          283    47 x 35    
   575/578      99%                          306    50 x 37    
Incr Slack updates 1 in 1.4137e-05 sec
Full Max Req/Worst Slack updates 1 in 3.126e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.4898e-05 sec
FPGA sized to 50 x 37 (auto)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.01 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        291                               0.494845                     0.505155   
       PLL          0                                      0                            0   
       LAB         19                                24.8421                      10.2105   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 93 out of 434 nets, 341 nets not absorbed.

Netlist conversion complete.

# Packing took 0.41 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'iwls05_i2c_dup.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.038497 seconds).
Warning 3: Treated 3 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 980.2 MiB, delta_rss +26.4 MiB)
Warning 4: Netlist contains 3 global net to non-global architecture pin connections
Warning 5: Logic block #16 (po010) has only 1 output pin 'po010.data_out[6]'. It may be a constant generator.
Warning 6: Logic block #17 (po012) has only 1 output pin 'po012.data_out[6]'. It may be a constant generator.
Warning 7: Logic block #18 (po014) has only 1 output pin 'po014.data_out[6]'. It may be a constant generator.

Pb types usage...
  io         : 291
   pad       : 291
    inpad    : 147
    outpad   : 144
  LAB        : 19
   alm       : 154
    lut      : 287
     lut6    : 287
      lut    : 287

# Create Device
## Build Device Grid
FPGA sized to 50 x 37: 1850 grid tiles (auto)

Resource usage...
	Netlist
		291	blocks of type: io
	Architecture
		292	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		19	blocks of type: LAB
	Architecture
		1353	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		16	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		66	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		4	blocks of type: M144K

Device Utilization: 0.09 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 980.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:229391
OPIN->CHANX/CHANY edge count before creating direct connections: 1196288
OPIN->CHANX/CHANY edge count after creating direct connections: 1259399
CHAN->CHAN type edge count:3418366
## Build routing resource graph took 2.71 seconds (max_rss 1115.6 MiB, delta_rss +135.0 MiB)
  RR Graph Nodes: 500728
  RR Graph Edges: 4907156
# Create Device took 2.76 seconds (max_rss 1115.6 MiB, delta_rss +135.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 14.19 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 14.20 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 5.43 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 5.44 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)

There are 613 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 10736

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 42.9429 td_cost: 3.17749e-07
Initial placement estimated Critical Path Delay (CPD): 9.68889 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1046.47 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -9.68889 ns

Initial placement estimated setup slack histogram:
[ -9.7e-09: -9.2e-09)  1 (  0.7%) |*
[ -9.2e-09: -8.7e-09) 10 (  7.1%) |*************
[ -8.7e-09: -8.2e-09) 27 ( 19.1%) |***********************************
[ -8.2e-09: -7.7e-09) 24 ( 17.0%) |*******************************
[ -7.7e-09: -7.1e-09) 37 ( 26.2%) |************************************************
[ -7.1e-09: -6.6e-09) 16 ( 11.3%) |*********************
[ -6.6e-09: -6.1e-09) 12 (  8.5%) |****************
[ -6.1e-09: -5.6e-09)  2 (  1.4%) |***
[ -5.6e-09: -5.1e-09)  3 (  2.1%) |****
[ -5.1e-09: -4.6e-09)  9 (  6.4%) |************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1048
Warning 8: Starting t: 124 of 310 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.8e-04   0.969      37.10 3.0103e-07   8.746  -1.02e+03   -8.746   0.531  0.0172   49.0     1.00      1048  0.200
   2    0.0 4.6e-04   0.984      35.53 2.971e-07    8.423     -1e+03   -8.423   0.511  0.0109   49.0     1.00      2096  0.950
   3    0.0 4.4e-04   0.983      34.66 2.8287e-07   8.449       -995   -8.449   0.452  0.0116   49.0     1.00      3144  0.950
   4    0.0 4.1e-04   0.985      33.88 2.7806e-07   8.359       -997   -8.359   0.408  0.0103   49.0     1.00      4192  0.950
   5    0.0 3.9e-04   0.991      33.14 2.654e-07    8.209       -979   -8.209   0.428  0.0053   47.5     1.23      5240  0.950
   6    0.0 3.7e-04   0.993      32.88 2.6048e-07   8.193       -977   -8.193   0.397  0.0056   46.9     1.31      6288  0.950
   7    0.0 3.6e-04   0.988      32.20 2.5321e-07   7.964       -973   -7.964   0.365  0.0066   44.9     1.60      7336  0.950
   8    0.0 3.4e-04   0.989      31.80 2.2226e-07   8.102       -976   -8.102   0.365  0.0073   41.5     2.09      8384  0.950
   9    0.0 3.2e-04   0.996      31.34 2.0302e-07   8.102       -969   -8.102   0.301  0.0029   38.4     2.55      9432  0.950
  10    0.0 3.0e-04   0.987      30.99 1.8683e-07   8.002       -975   -8.002   0.327  0.0059   33.0     3.33     10480  0.950
  11    0.0 2.9e-04   0.994      30.76 1.5812e-07   8.122       -969   -8.122   0.315  0.0023   29.3     3.87     11528  0.950
  12    0.0 2.8e-04   0.993      30.46 1.558e-07    8.028       -974   -8.028   0.347  0.0044   25.7     4.40     12576  0.950
  13    0.0 2.6e-04   0.993      30.08 1.5171e-07   7.953       -962   -7.953   0.299  0.0035   23.3     4.75     13624  0.950
  14    0.0 2.5e-04   0.990      29.98 1.4367e-07   7.925       -969   -7.925   0.285  0.0052   20.0     5.23     14672  0.950
  15    0.0 2.4e-04   0.989      29.71 1.1493e-07   8.136       -957   -8.136   0.290  0.0048   16.9     5.68     15720  0.950
  16    0.0 2.2e-04   0.994      29.71 1.1032e-07   8.088       -956   -8.088   0.307  0.0032   14.4     6.05     16768  0.950
  17    0.0 2.1e-04   0.995      29.60 1.0911e-07   8.016       -951   -8.016   0.300  0.0018   12.5     6.33     17816  0.950
  18    0.0 2.0e-04   0.994      29.63 1.1402e-07   7.887       -951   -7.887   0.273  0.0044   10.7     6.58     18864  0.950
  19    0.0 1.9e-04   0.990      29.39 1.1307e-07   7.832       -951   -7.832   0.294  0.0059    8.9     6.85     19912  0.950
  20    0.0 1.8e-04   0.995      29.15 1.0553e-07   7.914       -956   -7.914   0.292  0.0031    7.6     7.04     20960  0.950
  21    0.0 1.7e-04   0.994      29.10 9.8185e-08   7.958       -953   -7.958   0.367  0.0028    6.5     7.20     22008  0.950
  22    0.0 1.6e-04   0.993      28.90 9.6308e-08   7.958       -951   -7.958   0.335  0.0037    6.0     7.27     23056  0.950
  23    0.0 1.6e-04   0.998      28.80 1.0491e-07   7.818       -948   -7.818   0.329  0.0007    5.4     7.36     24104  0.950
  24    0.0 1.5e-04   0.998      28.73 1.0322e-07   7.837       -947   -7.837   0.341  0.0020    4.8     7.45     25152  0.950
  25    0.0 1.4e-04   0.997      28.52 1.0405e-07   7.818       -949   -7.818   0.322  0.0013    4.3     7.52     26200  0.950
  26    0.0 1.3e-04   0.995      28.40 1.0354e-07   7.818       -948   -7.818   0.331  0.0022    3.8     7.59     27248  0.950
  27    0.0 1.3e-04   0.996      28.30 9.6112e-08   7.880       -949   -7.880   0.289  0.0015    3.4     7.65     28296  0.950
  28    0.0 1.2e-04   0.999      28.28 9.3436e-08   7.885       -948   -7.885   0.343  0.0012    2.9     7.73     29344  0.950
  29    0.0 1.2e-04   0.999      28.28 9.4419e-08   7.862       -946   -7.862   0.315  0.0005    2.6     7.77     30392  0.950
  30    0.0 1.1e-04   0.999      28.30 9.5038e-08   7.841       -944   -7.841   0.303  0.0010    2.3     7.81     31440  0.950
  31    0.0 1.0e-04   0.997      28.27 9.0339e-08   7.885       -944   -7.885   0.260  0.0012    2.0     7.86     32488  0.950
  32    0.0 9.9e-05   1.000      28.26 9.3787e-08   7.838       -943   -7.838   0.284  0.0005    1.6     7.91     33536  0.950
  33    0.0 9.4e-05   0.999      28.25 9.7287e-08   7.803       -944   -7.803   0.313  0.0008    1.4     7.95     34584  0.950
  34    0.0 8.9e-05   0.999      28.22 9.5855e-08   7.803       -943   -7.803   0.278  0.0009    1.2     7.97     35632  0.950
  35    0.0 8.5e-05   1.000      28.21 9.4929e-08   7.803       -943   -7.803   0.254  0.0005    1.0     8.00     36680  0.950
  36    0.0 8.0e-05   0.999      28.21 9.6326e-08   7.803       -944   -7.803   0.281  0.0007    1.0     8.00     37728  0.950
  37    0.0 7.6e-05   0.999      28.20 9.5562e-08   7.803       -945   -7.803   0.278  0.0006    1.0     8.00     38776  0.950
  38    0.0 7.3e-05   0.999      28.19 9.5196e-08   7.803       -945   -7.803   0.278  0.0003    1.0     8.00     39824  0.950
  39    0.0 6.9e-05   0.998      28.17 9.3575e-08   7.818       -944   -7.818   0.280  0.0010    1.0     8.00     40872  0.950
  40    0.0 6.5e-05   0.999      28.16 9.1686e-08   7.834       -943   -7.834   0.240  0.0005    1.0     8.00     41920  0.950
  41    0.0 6.2e-05   0.998      28.14 9.2855e-08   7.818       -943   -7.818   0.230  0.0007    1.0     8.00     42968  0.950
  42    0.0 5.9e-05   1.000      28.14 9.024e-08    7.838       -942   -7.838   0.218  0.0006    1.0     8.00     44016  0.950
  43    0.0 5.6e-05   1.000      28.13 9.0101e-08   7.838       -943   -7.838   0.219  0.0002    1.0     8.00     45064  0.950
  44    0.0 5.3e-05   0.999      28.16 8.7493e-08   7.852       -942   -7.852   0.200  0.0004    1.0     8.00     46112  0.950
  45    0.0 5.1e-05   0.999      28.18 9.1361e-08   7.818       -942   -7.818   0.211  0.0003    1.0     8.00     47160  0.950
  46    0.0 4.8e-05   0.999      28.16 8.9447e-08   7.832       -942   -7.832   0.201  0.0002    1.0     8.00     48208  0.950
  47    0.0 4.6e-05   1.000      28.14 9.1731e-08   7.818       -943   -7.818   0.207  0.0004    1.0     8.00     49256  0.950
  48    0.0 4.3e-05   1.000      28.14 9.1713e-08   7.818       -943   -7.818   0.184  0.0002    1.0     8.00     50304  0.950
  49    0.0 4.1e-05   0.999      28.13 8.967e-08    7.838       -942   -7.838   0.199  0.0004    1.0     8.00     51352  0.950
  50    0.0 3.9e-05   1.000      28.07 8.9134e-08   7.852       -943   -7.852   0.218  0.0002    1.0     8.00     52400  0.950
  51    0.0 3.7e-05   1.000      28.06 9.1913e-08   7.818       -943   -7.818   0.163  0.0001    1.0     8.00     53448  0.950
  52    0.0 3.5e-05   0.999      28.07 8.9931e-08   7.838       -943   -7.838   0.179  0.0002    1.0     8.00     54496  0.950
  53    0.0 3.4e-05   0.999      28.08 8.9919e-08   7.838       -942   -7.838   0.178  0.0004    1.0     8.00     55544  0.950
  54    0.0 3.2e-05   0.999      28.07 9.1496e-08   7.818       -943   -7.818   0.177  0.0004    1.0     8.00     56592  0.950
  55    0.0 3.0e-05   1.000      28.07 9.1458e-08   7.818       -942   -7.818   0.161  0.0001    1.0     8.00     57640  0.950
  56    0.0 2.9e-05   1.000      28.07 9.1692e-08   7.818       -943   -7.818   0.156  0.0002    1.0     8.00     58688  0.950
  57    0.0 2.7e-05   1.000      28.07 9.19e-08     7.818       -944   -7.818   0.131  0.0001    1.0     8.00     59736  0.950
  58    0.0 2.2e-05   1.000      28.07 9.1749e-08   7.818       -944   -7.818   0.145  0.0003    1.0     8.00     60784  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=28.0731, TD costs=9.17051e-08, CPD=  7.818 (ns) 
  59    0.0 1.8e-05   1.000      28.07 9.1672e-08   7.818       -944   -7.818   0.113  0.0002    1.0     8.00     61832  0.800
  60    0.0 0.0e+00   0.999      28.06 9.1406e-08   7.818       -943   -7.818   0.061  0.0005    1.0     8.00     62880  0.800
## Placement Quench took 0.00 seconds (max_rss 1115.6 MiB)
post-quench CPD = 7.81784 (ns) 

BB estimate of min-dist (placement) wire length: 7012

Completed placement consistency check successfully.

Swaps called: 63190

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.81784 ns, Fmax: 127.913 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.81784 ns
Placement estimated setup Total Negative Slack (sTNS): -943.195 ns

Placement estimated setup slack histogram:
[ -7.8e-09: -7.5e-09)  4 (  2.8%) |*****
[ -7.5e-09: -7.2e-09) 42 ( 29.8%) |************************************************
[ -7.2e-09: -6.8e-09) 42 ( 29.8%) |************************************************
[ -6.8e-09: -6.5e-09) 16 ( 11.3%) |******************
[ -6.5e-09: -6.2e-09) 13 (  9.2%) |***************
[ -6.2e-09: -5.8e-09)  8 (  5.7%) |*********
[ -5.8e-09: -5.5e-09)  2 (  1.4%) |**
[ -5.5e-09: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -4.8e-09)  0 (  0.0%) |
[ -4.8e-09: -4.5e-09) 14 (  9.9%) |****************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.998441, bb_cost: 28.0496, td_cost: 9.12464e-08, 

Placement resource usage:
  io  implemented as io : 291
  LAB implemented as LAB: 19

Placement number of temperatures: 60
Placement total # of swap attempts: 63190
	Swaps accepted: 17585 (27.8 %)
	Swaps rejected: 40604 (64.3 %)
	Swaps aborted:  5001 ( 7.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.39            27.08           72.92          0.00         
                   Median                 23.10            29.20           58.97          11.82        
                   Centroid               23.03            29.62           60.01          10.37        
                   W. Centroid            22.96            30.06           59.47          10.46        
                   W. Median              0.50             8.57            73.65          17.78        
                   Crit. Uniform          0.34             10.55           89.45          0.00         
                   Feasible Region        0.30             5.24            90.58          4.19         

LAB                Uniform                1.53             16.87           83.13          0.00         
                   Median                 1.52             4.47            76.59          18.94        
                   Centroid               1.54             18.48           81.52          0.00         
                   W. Centroid            1.49             21.44           78.56          0.00         
                   W. Median              0.02             0.00            90.91          9.09         
                   Crit. Uniform          0.14             0.00            100.00         0.00         
                   Feasible Region        0.13             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000447282 seconds (0.000406641 STA, 4.0641e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.030637 seconds (0.0283336 STA, 0.00230338 slack) (62 full updates: 62 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.10 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   3 (  0.5%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)  14 (  2.3%) |**
[      0.7:      0.8) 128 ( 20.8%) |********************
[      0.8:      0.9) 296 ( 48.1%) |***********************************************
[      0.9:        1) 175 ( 28.4%) |****************************
## Initializing router criticalities took 0.01 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  510306     338     613     349 ( 0.070%)    9339 ( 1.1%)    8.197     -985.9     -8.197      0.000      0.000      N/A
Incr Slack updates 62 in 0.000776621 sec
Full Max Req/Worst Slack updates 29 in 6.5591e-05 sec
Incr Max Req/Worst Slack updates 33 in 8.9444e-05 sec
Incr Criticality updates 17 in 0.00037243 sec
Full Criticality updates 45 in 0.000815587 sec
   2    0.0     0.5    4  255709     207     445     116 ( 0.023%)    9347 ( 1.1%)    8.197     -989.2     -8.197      0.000      0.000      N/A
   3    0.0     0.6    0  123603     119     292      67 ( 0.013%)    9395 ( 1.1%)    8.197     -988.9     -8.197      0.000      0.000      N/A
   4    0.0     0.8    0   52332      65     179      34 ( 0.007%)    9366 ( 1.1%)    8.197     -991.0     -8.197      0.000      0.000      N/A
   5    0.0     1.1    0   22703      45     141      17 ( 0.003%)    9493 ( 1.1%)    8.197     -991.2     -8.197      0.000      0.000      N/A
   6    0.0     1.4    0   17597      27      95      16 ( 0.003%)    9505 ( 1.1%)    8.197     -990.4     -8.197      0.000      0.000      N/A
   7    0.0     1.9    0   11354      21      76       8 ( 0.002%)    9503 ( 1.1%)    8.197     -990.5     -8.197      0.000      0.000      N/A
   8    0.0     2.4    0    7931      13      39       4 ( 0.001%)    9511 ( 1.1%)    8.197     -990.5     -8.197      0.000      0.000      N/A
   9    0.0     3.1    0    2953       5      16       2 ( 0.000%)    9516 ( 1.1%)    8.197     -990.7     -8.197      0.000      0.000      N/A
  10    0.0     4.1    0    3476       3      20       1 ( 0.000%)    9500 ( 1.1%)    8.197     -990.7     -8.197      0.000      0.000       10
  11    0.0     5.3    0     798       1       4       0 ( 0.000%)    9506 ( 1.1%)    8.197     -990.7     -8.197      0.000      0.000       10
Restoring best routing
Critical path: 8.19691 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   3 (  0.5%) |*
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   5 (  0.8%) |*
[      0.6:      0.7)  13 (  2.1%) |**
[      0.7:      0.8) 148 ( 24.0%) |****************************
[      0.8:      0.9) 247 ( 40.1%) |***********************************************
[      0.9:        1) 200 ( 32.5%) |**************************************
Router Stats: total_nets_routed: 844 total_connections_routed: 1920 total_heap_pushes: 1008762 total_heap_pops: 180597 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 1008762 total_external_heap_pops: 180597 total_external_SOURCE_pushes: 1920 total_external_SOURCE_pops: 1291 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1920 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1920 total_external_SINK_pushes: 17875 total_external_SINK_pops: 17184 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 18448 total_external_IPIN_pops: 17875 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 19381 total_external_OPIN_pops: 16187 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 1080 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 1080 total_external_CHANX_pushes: 447667 total_external_CHANX_pops: 69382 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 2818 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 2818 total_external_CHANY_pushes: 503471 total_external_CHANY_pops: 58678 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 3315 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 3315 total_number_of_adding_all_rt: 13597 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.12 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 98889354
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
Found 1030 mismatches between routing and packing results.
Fixed 460 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1115.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        291                               0.494845                     0.505155   
       PLL          0                                      0                            0   
       LAB         19                                24.8421                      10.2105   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 93 out of 434 nets, 341 nets not absorbed.


Average number of bends per net: 1.95858  Maximum # of bends: 7

Number of global nets: 3
Number of routed nets (nonglobal): 338
Wire length results (in units of 1 clb segments)...
	Total wirelength: 9506, average net length: 28.1243
	Maximum net length: 198

Wire length results in terms of physical segments...
	Total wiring segments used: 1663, average wire segments per net: 4.92012
	Maximum segments used by a net: 27
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 24

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   28 (  0.8%) |
[        0:      0.1) 3500 ( 99.2%) |**********************************************
Maximum routing channel utilization:      0.15 at (32,19)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      12   6.220      250
                         1      23   9.880      250
                         2      19   3.440      250
                         3       3   0.980      250
                         4       4   2.120      250
                         5       5   2.520      250
                         6       3   0.680      250
                         7       6   1.740      250
                         8       8   1.880      250
                         9       3   1.260      250
                        10       3   1.440      250
                        11       5   1.980      250
                        12       2   0.500      250
                        13       1   0.080      250
                        14       3   0.360      250
                        15       5   3.880      250
                        16       4   1.840      250
                        17       3   1.560      250
                        18       5   2.740      250
                        19      38  14.920      250
                        20      16   3.180      250
                        21      37   6.540      250
                        22       7   3.420      250
                        23       6   1.060      250
                        24       5   1.740      250
                        25       3   0.720      250
                        26       5   2.000      250
                        27       2   0.140      250
                        28       1   0.200      250
                        29       3   0.140      250
                        30       3   0.260      250
                        31       2   0.140      250
                        32       1   0.180      250
                        33       2   0.360      250
                        34       2   0.540      250
                        35      13   6.880      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      12   6.676      250
                         1       2   0.324      250
                         2       1   0.378      250
                         3       3   0.973      250
                         4       7   2.270      250
                         5       5   1.676      250
                         6      20   6.514      250
                         7      26   6.568      250
                         8      21   4.297      250
                         9       8   2.892      250
                        10       9   2.919      250
                        11      25   9.459      250
                        12      23   8.514      250
                        13       2   1.027      250
                        14       5   2.081      250
                        15       4   0.892      250
                        16       2   0.216      250
                        17       1   0.162      250
                        18       4   1.865      250
                        19       3   1.946      250
                        20       4   1.919      250
                        21       7   2.973      250
                        22      17   5.378      250
                        23       7   2.405      250
                        24       3   1.811      250
                        25       3   1.324      250
                        26       2   1.324      250
                        27       3   1.270      250
                        28       4   2.108      250
                        29      13   4.568      250
                        30      11   4.703      250
                        31      22   7.703      250
                        32      25   8.946      250
                        33      23   7.514      250
                        34      22   6.703      250
                        35      24   3.459      250
                        36       4   1.270      250
                        37       5   2.108      250
                        38       2   0.676      250
                        39       3   0.676      250
                        40       2   0.108      250
                        41       1   0.162      250
                        42       1   0.135      250
                        43       1   0.081      250
                        44       2   0.243      250
                        45       2   0.432      250
                        46       4   0.973      250
                        47       7   3.135      250
                        48       7   2.892      250

Total tracks in x-direction: 9000, in y-direction: 12250

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.88893e+07, per logic tile: 15615.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  99144
                                                      Y      4 100548
                                                      X     16   4820
                                                      Y     16   5206

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00654
                                            16      0.0288

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00692
                                            16      0.0346

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00673
                             L16          0.0318

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00673
                            L16    1      0.0318

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.3e-09:  4.5e-09)  6 (  4.3%) |*******
[  4.5e-09:  4.7e-09)  8 (  5.7%) |*********
[  4.7e-09:  4.9e-09)  2 (  1.4%) |**
[  4.9e-09:  5.1e-09)  3 (  2.1%) |***
[  5.1e-09:  5.3e-09) 12 (  8.5%) |*************
[  5.3e-09:  5.5e-09) 10 (  7.1%) |***********
[  5.5e-09:  5.7e-09) 33 ( 23.4%) |************************************
[  5.7e-09:    6e-09) 44 ( 31.2%) |************************************************
[    6e-09:  6.2e-09) 15 ( 10.6%) |****************
[  6.2e-09:  6.4e-09)  8 (  5.7%) |*********

Final critical path delay (least slack): 8.19691 ns, Fmax: 121.997 MHz
Final setup Worst Negative Slack (sWNS): -8.19691 ns
Final setup Total Negative Slack (sTNS): -990.736 ns

Final setup slack histogram:
[ -8.2e-09: -7.8e-09)  6 (  4.3%) |******
[ -7.8e-09: -7.5e-09) 39 ( 27.7%) |***************************************
[ -7.5e-09: -7.1e-09) 48 ( 34.0%) |************************************************
[ -7.1e-09: -6.8e-09) 10 (  7.1%) |**********
[ -6.8e-09: -6.4e-09) 12 (  8.5%) |************
[ -6.4e-09: -6.1e-09)  9 (  6.4%) |*********
[ -6.1e-09: -5.7e-09)  3 (  2.1%) |***
[ -5.7e-09: -5.4e-09)  0 (  0.0%) |
[ -5.4e-09:   -5e-09)  3 (  2.1%) |***
[   -5e-09: -4.7e-09) 11 (  7.8%) |***********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.032e-05 sec
Full Max Req/Worst Slack updates 1 in 3.757e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.0682e-05 sec
Flow timing analysis took 0.0544862 seconds (0.0511679 STA, 0.00331831 slack) (76 full updates: 63 setup, 0 hold, 13 combined).
VPR succeeded
The entire flow of VPR took 27.99 seconds (max_rss 1115.6 MiB)
Incr Slack updates 12 in 0.000126933 sec
Full Max Req/Worst Slack updates 1 in 3.306e-06 sec
Incr Max Req/Worst Slack updates 11 in 4.6613e-05 sec
Incr Criticality updates 10 in 0.000219147 sec
Full Criticality updates 2 in 6.056e-05 sec
