Entry 18/12/2020
Daily 001:
	Finish:
		-VHDL Template
		-Veriglog Template
	Optional:
		-Gates
		-Combinational basics
		-Sequential basic