library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity NOT_1BIT is
	 port(
		 EN : in STD_LOGIC;
		 SN : out STD_LOGIC
	     );
end NOT_1BIT;

architecture NOT_1BIT of NOT_1BIT is
begin
   
    SN <= not EN ;
   
end NOT_1BIT;
