// Seed: 1946596330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output logic id_3,
    input wand id_4,
    input supply0 id_5
);
  initial begin
    id_3 <= 1'd0;
  end
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7
  );
  wire id_9;
endmodule
