{"vcs1":{"timestamp_begin":1733713427.290681382, "rt":1.80, "ut":0.71, "st":0.09}}
{"vcselab":{"timestamp_begin":1733713429.148461649, "rt":0.72, "ut":0.26, "st":0.05}}
{"link":{"timestamp_begin":1733713429.922193604, "rt":0.98, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733713426.894375569}
{"VCS_COMP_START_TIME": 1733713426.894375569}
{"VCS_COMP_END_TIME": 1733713431.436013846}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 380184}}
{"vcselab": {"peak_mem": 254272}}
