<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri May  7 20:45:49 2021" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="fgg484" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="pcie_perstn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_perstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="sys_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio2_io_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="gpio2_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="xdma_0_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="O" NAME="axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio_io_o_1" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_gpio_1_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio2_io_i_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio2_io_i_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="gpio2_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio_io_o_0" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_gpio_0_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="pcie_mgt_rxn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="pcie_mgt_rxp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="pcie_mgt_txn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="pcie_mgt_txp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xdma_0" PORT="pci_exp_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BRAM_PORTA_addr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_addra">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="addra"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="BRAM_PORTA_clk" SIGIS="clk" SIGNAME="BRAM_blk_mem_gen_0_clka">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="clka"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BRAM_PORTA_din" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_dina">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="dina"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="BRAM_PORTA_dout" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_douta">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="douta"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BRAM_PORTA_we" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_wea">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="wea"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="AXI_STR_TXD_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="axi_str_txd_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AXI_STR_TXD_0_tlast" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="axi_str_txd_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="AXI_STR_TXD_0_tready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="axi_str_txd_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AXI_STR_TXD_0_tvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="axi_str_txd_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="pcie_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="pcie_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_pcie" NAME="pcie" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="pcie_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="pcie_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="xdma_0_pcie_mgt" NAME="pcie_mgt" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="rxn" PHYSICAL="pcie_mgt_rxn"/>
        <PORTMAP LOGICAL="rxp" PHYSICAL="pcie_mgt_rxp"/>
        <PORTMAP LOGICAL="txn" PHYSICAL="pcie_mgt_txn"/>
        <PORTMAP LOGICAL="txp" PHYSICAL="pcie_mgt_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_fifo_mm_s_0_AXI_STR_TXD" NAME="AXI_STR_TXD_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="AXI_STR_TXD_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="AXI_STR_TXD_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="AXI_STR_TXD_0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="AXI_STR_TXD_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_PORTA_addr"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_PORTA_clk"/>
        <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_PORTA_din"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_PORTA_dout"/>
        <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_PORTA_we"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="22" FULLNAME="/AXI_LITE_IO/axi_crossbar_0" HWVERSION="2.1" INSTANCE="AXI_LITE_IO_axi_crossbar_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="3"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x000000004001000000000000400000000000000040020000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x000000100000001000000010"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x000000010000000100000001"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x000000010000000100000001"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x00000001"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x00000001"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x00000001"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x000000010000000100000001"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x000000010000000100000001"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x000000000000000000000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="0"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SASD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="1"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00000001"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00000002"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00000003"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00000004"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00000005"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00000006"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00000007"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00000008"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00000009"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000000a"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000000b"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000000c"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000000d"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000000e"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000040020000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0x0000000040010000"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_crossbar_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axil_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xdma_0_M_AXI_LITE" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_crossbar_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_crossbar_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/AXI_LITE_IO/axi_fifo_mm_s_0" HWVERSION="4.2" INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_fifo_mm_s" VLNV="xilinx.com:ip:axi_fifo_mm_s:4.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_fifo_mm_s;v=v4_2;d=pg080-axi-fifo-mm-s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TX_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_RX_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_TX_CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="C_RX_CASCADE_HEIGHT" VALUE="0"/>
        <PARAMETER NAME="C_TX_FIFO_PF_THRESHOLD" VALUE="507"/>
        <PARAMETER NAME="C_TX_FIFO_PE_THRESHOLD" VALUE="5"/>
        <PARAMETER NAME="C_RX_FIFO_PF_THRESHOLD" VALUE="507"/>
        <PARAMETER NAME="C_RX_FIFO_PE_THRESHOLD" VALUE="5"/>
        <PARAMETER NAME="C_USE_TX_CUT_THROUGH" VALUE="0"/>
        <PARAMETER NAME="C_DATA_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4_BASEADDR" VALUE="0x80001000"/>
        <PARAMETER NAME="C_AXI4_HIGHADDR" VALUE="0x80002FFF"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_USE_RX_CUT_THROUGH" VALUE="0"/>
        <PARAMETER NAME="C_USE_TX_DATA" VALUE="1"/>
        <PARAMETER NAME="C_USE_TX_CTRL" VALUE="0"/>
        <PARAMETER NAME="C_USE_RX_DATA" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_AXI_STR_TXC_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_CTRL"/>
        <PARAMETER NAME="C_AXI_STR_TXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="C_AXI_STR_RXD_PROTOCOL" VALUE="XIL_AXI_STREAM_ETH_DATA"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_fifo_mm_s_0_0"/>
        <PARAMETER NAME="C_AXI_STR_TXC_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_TXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_STR_RXD_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_prmry_reset_out_n" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" NAME="axi_str_txd_tvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="AXI_STR_TXD_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_str_txd_tready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="AXI_STR_TXD_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_str_txd_tlast" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="AXI_STR_TXD_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axi_str_txd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_fifo_mm_s_0_axi_str_txd_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="AXI_STR_TXD_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_crossbar_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_fifo_mm_s_0_AXI_STR_TXD" NAME="AXI_STR_TXD" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="axi_str_txd_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="axi_str_txd_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="axi_str_txd_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="axi_str_txd_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/AXI_LITE_IO/axi_gpio_0" HWVERSION="2.0" INSTANCE="AXI_LITE_IO_axi_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_io_o_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio2_io_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_crossbar_0_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/AXI_LITE_IO/axi_gpio_1" HWVERSION="2.0" INSTANCE="AXI_LITE_IO_axi_gpio_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_gpio_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_gpio_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_io_o_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio2_io_i_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio2_io_i_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_LITE_IO_axi_crossbar_0_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/BRAM/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="BRAM_axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="32768" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 a correctable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="256"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_bram_ctrl_0_1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x0003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="255" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="BRAM_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="BRAM_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="BRAM_axi_dwidth_converter_0_M_AXI" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BRAM_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="262144"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="256"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/BRAM/axi_dwidth_converter_0" HWVERSION="2.1" INSTANCE="BRAM_axi_dwidth_converter_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="16"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_dwidth_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xdma_0_M_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BRAM_axi_dwidth_converter_0_M_AXI" DATAWIDTH="256" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/BRAM/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="BRAM_blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="256"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="64"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     44.107592 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_blk_mem_gen_0_2"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="256"/>
        <PARAMETER NAME="Read_Width_B" VALUE="256"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="BRAM_blk_mem_gen_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="BRAM_PORTA_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="BRAM_PORTA_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="BRAM_PORTA_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="BRAM_PORTA_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="BRAM_PORTA_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="BRAM_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="BRAM_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BRAM_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="262144"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="256"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/util_ds_buf_0" HWVERSION="2.1" INSTANCE="util_ds_buf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte2"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="pcie_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="pcie_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xdma_0" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_pcie" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xdma_0" HWVERSION="4.1" INSTANCE="xdma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xdma" VLNV="xilinx.com:ip:xdma:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xdma;v=v4_1;d=pg195-pcie-dma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="COMPONENT_NAME" VALUE="xdma_0"/>
        <PARAMETER NAME="PL_UPSTREAM_FACING" VALUE="true"/>
        <PARAMETER NAME="TL_LEGACY_MODE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PCIE_BLK_LOCN" VALUE="0"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PL_LINK_CAP_MAX_LINK_SPEED" VALUE="2"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="0"/>
        <PARAMETER NAME="DRP_CLK_SEL" VALUE="0"/>
        <PARAMETER NAME="FREE_RUN_FREQ" VALUE="0"/>
        <PARAMETER NAME="AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="CORE_CLK_FREQ" VALUE="2"/>
        <PARAMETER NAME="PLL_TYPE" VALUE="2"/>
        <PARAMETER NAME="USER_CLK_FREQ" VALUE="2"/>
        <PARAMETER NAME="SILICON_REV" VALUE="Pre-Production"/>
        <PARAMETER NAME="PIPE_SIM" VALUE="false"/>
        <PARAMETER NAME="EXT_CH_GT_DRP" VALUE="false"/>
        <PARAMETER NAME="PCIE3_DRP" VALUE="false"/>
        <PARAMETER NAME="DEDICATE_PERST" VALUE="true"/>
        <PARAMETER NAME="SYS_RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="MCAP_ENABLEMENT" VALUE="NONE"/>
        <PARAMETER NAME="EXT_STARTUP_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="PF0_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF0_DEVICE_ID" VALUE="0x7024"/>
        <PARAMETER NAME="PF0_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF0_CLASS_CODE" VALUE="0x070001"/>
        <PARAMETER NAME="PF1_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF1_DEVICE_ID" VALUE="0x9111"/>
        <PARAMETER NAME="PF1_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF1_CLASS_CODE" VALUE="0x070001"/>
        <PARAMETER NAME="PF2_DEVICE_ID" VALUE="0x9211"/>
        <PARAMETER NAME="PF2_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="PF3_DEVICE_ID" VALUE="0x9311"/>
        <PARAMETER NAME="PF3_REVISION_ID" VALUE="0x00"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_ID" VALUE="0x0007"/>
        <PARAMETER NAME="AXILITE_MASTER_APERTURE_SIZE" VALUE="0x0D"/>
        <PARAMETER NAME="AXILITE_MASTER_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="XDMA_APERTURE_SIZE" VALUE="0x09"/>
        <PARAMETER NAME="XDMA_CONTROL" VALUE="0x5"/>
        <PARAMETER NAME="AXIST_BYPASS_APERTURE_SIZE" VALUE="0x0D"/>
        <PARAMETER NAME="AXIST_BYPASS_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_INTERRUPT_PIN" VALUE="0x1"/>
        <PARAMETER NAME="PF0_MSI_CAP_MULTIMSGCAP" VALUE="0"/>
        <PARAMETER NAME="C_COMP_TIMEOUT" VALUE="1"/>
        <PARAMETER NAME="C_TIMEOUT0_SEL" VALUE="0xE"/>
        <PARAMETER NAME="C_TIMEOUT1_SEL" VALUE="0xF"/>
        <PARAMETER NAME="C_TIMEOUT_MULT" VALUE="0x3"/>
        <PARAMETER NAME="C_OLD_BRIDGE_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="SHARED_LOGIC" VALUE="0"/>
        <PARAMETER NAME="SHARED_LOGIC_CLK" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_BOTH" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_GTC" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_GTC_7XG2" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_CLK_7XG2" VALUE="false"/>
        <PARAMETER NAME="SHARED_LOGIC_BOTH_7XG2" VALUE="false"/>
        <PARAMETER NAME="EN_TRANSCEIVER_STATUS_PORTS" VALUE="false"/>
        <PARAMETER NAME="IS_BOARD_PROJECT" VALUE="0"/>
        <PARAMETER NAME="EN_GT_SELECTION" VALUE="FALSE"/>
        <PARAMETER NAME="SELECT_QUAD" VALUE="GTH_Quad_128"/>
        <PARAMETER NAME="ULTRASCALE" VALUE="FALSE"/>
        <PARAMETER NAME="ULTRASCALE_PLUS" VALUE="FALSE"/>
        <PARAMETER NAME="V7_GEN3" VALUE="FALSE"/>
        <PARAMETER NAME="MSI_ENABLED" VALUE="TRUE"/>
        <PARAMETER NAME="DEV_PORT_TYPE" VALUE="0"/>
        <PARAMETER NAME="XDMA_AXI_INTF_MM" VALUE="1"/>
        <PARAMETER NAME="XDMA_PCIE_64BIT_EN" VALUE="xdma_pcie_64bit_en"/>
        <PARAMETER NAME="XDMA_AXILITE_MASTER" VALUE="TRUE"/>
        <PARAMETER NAME="XDMA_AXIST_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_RNUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="XDMA_WNUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="XDMA_AXILITE_SLAVE" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_NUM_USR_IRQ" VALUE="1"/>
        <PARAMETER NAME="XDMA_RNUM_RIDS" VALUE="32"/>
        <PARAMETER NAME="XDMA_WNUM_RIDS" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIBAR_NUM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="XDMA_NUM_PCIE_TAG" VALUE="64"/>
        <PARAMETER NAME="EN_AXI_MASTER_IF" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_WCHNL_1" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_WCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_0" VALUE="TRUE"/>
        <PARAMETER NAME="EN_RCHNL_1" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_2" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_3" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_4" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_5" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_6" VALUE="FALSE"/>
        <PARAMETER NAME="EN_RCHNL_7" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_DSC_BYPASS" VALUE="FALSE"/>
        <PARAMETER NAME="C_METERING_ON" VALUE="0"/>
        <PARAMETER NAME="RX_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ATS_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="C_ATS_CAP_NEXTPTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PR_CAP_NEXTPTR" VALUE="0x000"/>
        <PARAMETER NAME="C_PRI_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="DSC_BYPASS_RD" VALUE="0"/>
        <PARAMETER NAME="DSC_BYPASS_WR" VALUE="0"/>
        <PARAMETER NAME="XDMA_STS_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="MSIX_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="WR_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH0_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH1_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH2_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="RD_CH3_ENABLED" VALUE="FALSE"/>
        <PARAMETER NAME="CFG_MGMT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="RQ_SEQ_NUM_IGNORE" VALUE="0"/>
        <PARAMETER NAME="CFG_EXT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="LEGACY_CFG_EXT_IF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PARITY_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_GEN" VALUE="0"/>
        <PARAMETER NAME="C_PARITY_PROP" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="EN_DEBUG_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="VU9P_BOARD" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_JTAG_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_LTSSM_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_IBERT" VALUE="false"/>
        <PARAMETER NAME="MM_SLAVE_EN" VALUE="0"/>
        <PARAMETER NAME="DMA_EN" VALUE="1"/>
        <PARAMETER NAME="C_AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="EN_AXI_SLAVE_IF" VALUE="TRUE"/>
        <PARAMETER NAME="C_INCLUDE_BAROFFSET_REG" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_NUM_READ" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_READ" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_READQ" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_NUM_WRITE" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_WRITE" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_NUM_WRITE_SCALE" VALUE="1"/>
        <PARAMETER NAME="MSIX_IMPL_EXT" VALUE="FALSE"/>
        <PARAMETER NAME="AXI_ACLK_LOOPBACK" VALUE="FALSE"/>
        <PARAMETER NAME="PF0_BAR0_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF0_BAR0_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="PF0_BAR1_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR1_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR2_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR2_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR3_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR3_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR4_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR4_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_BAR5_APERTURE_SIZE" VALUE="0x05"/>
        <PARAMETER NAME="PF0_BAR5_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF0_EXPANSION_ROM_APERTURE_SIZE" VALUE="0x000"/>
        <PARAMETER NAME="PF0_EXPANSION_ROM_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="PCIEBAR_NUM" VALUE="6"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_0" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="BARLITE1" VALUE="2"/>
        <PARAMETER NAME="BARLITE2" VALUE="7"/>
        <PARAMETER NAME="VCU118_BOARD" VALUE="FALSE"/>
        <PARAMETER NAME="SPLIT_DMA" VALUE="FALSE"/>
        <PARAMETER NAME="USE_STANDARD_INTERFACES" VALUE="FALSE"/>
        <PARAMETER NAME="DMA_2RP" VALUE="FALSE"/>
        <PARAMETER NAME="SRIOV_ACTIVE_VFS" VALUE="252"/>
        <PARAMETER NAME="PIPE_LINE_STAGE" VALUE="2"/>
        <PARAMETER NAME="AXIS_PIPE_LINE_STAGE" VALUE="0"/>
        <PARAMETER NAME="MULT_PF_DES" VALUE="FALSE"/>
        <PARAMETER NAME="PF_SWAP" VALUE="FALSE"/>
        <PARAMETER NAME="PF0_MSIX_TAR_ID" VALUE="0x08"/>
        <PARAMETER NAME="PF1_MSIX_TAR_ID" VALUE="0x09"/>
        <PARAMETER NAME="RUNBIT_FIX" VALUE="FALSE"/>
        <PARAMETER NAME="USRINT_EXPN" VALUE="FALSE"/>
        <PARAMETER NAME="xlnx_ref_board" VALUE="None"/>
        <PARAMETER NAME="GTWIZ_IN_CORE" VALUE="1"/>
        <PARAMETER NAME="GTCOM_IN_CORE" VALUE="2"/>
        <PARAMETER NAME="INS_LOSS_PROFILE" VALUE="Add-in_Card"/>
        <PARAMETER NAME="FUNC_MODE" VALUE="1"/>
        <PARAMETER NAME="PF1_ENABLED" VALUE="0"/>
        <PARAMETER NAME="DMA_RESET_SOURCE_SEL" VALUE="0"/>
        <PARAMETER NAME="PF1_BAR0_APERTURE_SIZE" VALUE="0x12"/>
        <PARAMETER NAME="PF1_BAR0_CONTROL" VALUE="0x4"/>
        <PARAMETER NAME="PF1_BAR1_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR1_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_BAR2_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR2_CONTROL" VALUE="0x6"/>
        <PARAMETER NAME="PF1_BAR3_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR3_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_BAR4_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR4_CONTROL" VALUE="0x6"/>
        <PARAMETER NAME="PF1_BAR5_APERTURE_SIZE" VALUE="0x0A"/>
        <PARAMETER NAME="PF1_BAR5_CONTROL" VALUE="0x0"/>
        <PARAMETER NAME="PF1_EXPANSION_ROM_APERTURE_SIZE" VALUE="0x000"/>
        <PARAMETER NAME="PF1_EXPANSION_ROM_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="PF1_PCIEBAR2AXIBAR_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_MSIX_INT_TABLE_EN" VALUE="0"/>
        <PARAMETER NAME="VU9P_TUL_EX" VALUE="FALSE"/>
        <PARAMETER NAME="PCIE_BLK_TYPE" VALUE="0"/>
        <PARAMETER NAME="CCIX_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="CCIX_DVSEC" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_SYS_CLK_BUFG" VALUE="FALSE"/>
        <PARAMETER NAME="C_NUM_OF_SC" VALUE="1"/>
        <PARAMETER NAME="USR_IRQ_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="AXI_VIP_IN_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="PIPE_DEBUG_EN" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_NON_INCREMENTAL_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="XDMA_ST_INFINITE_DESC_EXDES" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_XVC_VSEC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="ACS_EXT_CAP_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="EN_PCIE_DEBUG_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="MULTQ_EN" VALUE="0"/>
        <PARAMETER NAME="DMA_MM" VALUE="1"/>
        <PARAMETER NAME="DMA_ST" VALUE="0"/>
        <PARAMETER NAME="C_PCIE_PFS_SUPPORTED" VALUE="0"/>
        <PARAMETER NAME="C_SRIOV_EN" VALUE="0"/>
        <PARAMETER NAME="BARLITE_EXT_PF0" VALUE="0x01"/>
        <PARAMETER NAME="BARLITE_EXT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_EXT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_EXT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF0" VALUE="0x04"/>
        <PARAMETER NAME="BARLITE_INT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="BARLITE_INT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="NUM_VFS_PF0" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF1" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF2" VALUE="0"/>
        <PARAMETER NAME="NUM_VFS_PF3" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF0" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF1" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF2" VALUE="0"/>
        <PARAMETER NAME="FIRSTVF_OFFSET_PF3" VALUE="0"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF0" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF1" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF2" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_EXT_PF3" VALUE="0x00"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF0" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF1" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF2" VALUE="0x01"/>
        <PARAMETER NAME="VF_BARLITE_INT_PF3" VALUE="0x01"/>
        <PARAMETER NAME="C_C2H_NUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="C_H2C_NUM_CHNL" VALUE="1"/>
        <PARAMETER NAME="H2C_XDMA_CHNL" VALUE="0x0F"/>
        <PARAMETER NAME="C2H_XDMA_CHNL" VALUE="0x0F"/>
        <PARAMETER NAME="AXISTEN_IF_ENABLE_MSG_ROUTE" VALUE="0x00000"/>
        <PARAMETER NAME="ENABLE_MORE" VALUE="FALSE"/>
        <PARAMETER NAME="DISABLE_BRAM_PIPELINE" VALUE="FALSE"/>
        <PARAMETER NAME="DISABLE_EQ_SYNCHRONIZER" VALUE="FALSE"/>
        <PARAMETER NAME="C_ENABLE_RESOURCE_REDUCTION" VALUE="FALSE"/>
        <PARAMETER NAME="GEN4_EIEOS_0S7" VALUE="TRUE"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ATS_SWITCH" VALUE="FALSE"/>
        <PARAMETER NAME="C_ATS_SWITCH_UNIQUE_BDF" VALUE="1"/>
        <PARAMETER NAME="C_LAST_CORE_CAP_ADDR" VALUE="0x100"/>
        <PARAMETER NAME="C_VSEC_CAP_ADDR" VALUE="0x128"/>
        <PARAMETER NAME="SOFT_RESET_EN" VALUE="FALSE"/>
        <PARAMETER NAME="INTERRUPT_OUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_MSI_RX_PIN_EN" VALUE="0"/>
        <PARAMETER NAME="C_MSIX_RX_PIN_EN" VALUE="1"/>
        <PARAMETER NAME="C_INTX_RX_PIN_EN" VALUE="1"/>
        <PARAMETER NAME="MSIX_RX_DECODE_EN" VALUE="FALSE"/>
        <PARAMETER NAME="PCIE_ID_IF" VALUE="FALSE"/>
        <PARAMETER NAME="TL_PF_ENABLE_REG" VALUE="0"/>
        <PARAMETER NAME="AXSIZE_BYTE_ACCESS_EN" VALUE="FALSE"/>
        <PARAMETER NAME="SPLIT_DMA_SINGLE_PF" VALUE="FALSE"/>
        <PARAMETER NAME="RBAR_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="C_SMMU_EN" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_ARUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_SLAVE_READ_64OS_EN" VALUE="0"/>
        <PARAMETER NAME="FLR_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xdma_0_0"/>
        <PARAMETER NAME="functional_mode" VALUE="DMA"/>
        <PARAMETER NAME="mode_selection" VALUE="Advanced"/>
        <PARAMETER NAME="device_port_type" VALUE="PCI_Express_Endpoint_device"/>
        <PARAMETER NAME="pcie_blk_locn" VALUE="X0Y0"/>
        <PARAMETER NAME="pl_link_cap_max_link_width" VALUE="X4"/>
        <PARAMETER NAME="pl_link_cap_max_link_speed" VALUE="5.0_GT/s"/>
        <PARAMETER NAME="ref_clk_freq" VALUE="100_MHz"/>
        <PARAMETER NAME="drp_clk_sel" VALUE="Internal"/>
        <PARAMETER NAME="free_run_freq" VALUE="100_MHz"/>
        <PARAMETER NAME="axi_addr_width" VALUE="64"/>
        <PARAMETER NAME="axi_data_width" VALUE="128_bit"/>
        <PARAMETER NAME="axisten_freq" VALUE="125"/>
        <PARAMETER NAME="en_axi_slave_if" VALUE="true"/>
        <PARAMETER NAME="en_axi_master_if" VALUE="true"/>
        <PARAMETER NAME="pipe_sim" VALUE="false"/>
        <PARAMETER NAME="en_ext_ch_gt_drp" VALUE="false"/>
        <PARAMETER NAME="en_pcie_drp" VALUE="false"/>
        <PARAMETER NAME="dedicate_perst" VALUE="true"/>
        <PARAMETER NAME="sys_reset_polarity" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="mcap_enablement" VALUE="None"/>
        <PARAMETER NAME="mcap_fpga_bitstream_version" VALUE="00000000"/>
        <PARAMETER NAME="ext_startup_primitive" VALUE="false"/>
        <PARAMETER NAME="enable_code" VALUE="0000"/>
        <PARAMETER NAME="vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf0_device_id" VALUE="7024"/>
        <PARAMETER NAME="pf0_revision_id" VALUE="00"/>
        <PARAMETER NAME="pf0_subsystem_vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf0_subsystem_id" VALUE="0007"/>
        <PARAMETER NAME="pf0_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf0_base_class_menu" VALUE="Simple_communication_controllers"/>
        <PARAMETER NAME="pf0_class_code_base" VALUE="07"/>
        <PARAMETER NAME="pf0_sub_class_interface_menu" VALUE="16450_compatible_serial_controller"/>
        <PARAMETER NAME="pf0_class_code_sub" VALUE="00"/>
        <PARAMETER NAME="pf0_class_code_interface" VALUE="01"/>
        <PARAMETER NAME="pf0_class_code" VALUE="070001"/>
        <PARAMETER NAME="axilite_master_en" VALUE="true"/>
        <PARAMETER NAME="axilite_master_size" VALUE="1"/>
        <PARAMETER NAME="axilite_master_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="xdma_en" VALUE="true"/>
        <PARAMETER NAME="xdma_size" VALUE="64"/>
        <PARAMETER NAME="xdma_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="axist_bypass_en" VALUE="false"/>
        <PARAMETER NAME="axist_bypass_size" VALUE="1"/>
        <PARAMETER NAME="axist_bypass_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="pciebar2axibar_axil_master" VALUE="0x40000000"/>
        <PARAMETER NAME="pciebar2axibar_xdma" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_axist_bypass" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf0_interrupt_pin" VALUE="INTA"/>
        <PARAMETER NAME="pf0_msi_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_msi_cap_multimsgcap" VALUE="1_vector"/>
        <PARAMETER NAME="comp_timeout" VALUE="50ms"/>
        <PARAMETER NAME="timeout0_sel" VALUE="14"/>
        <PARAMETER NAME="timeout1_sel" VALUE="15"/>
        <PARAMETER NAME="timeout_mult" VALUE="3"/>
        <PARAMETER NAME="old_bridge_timeout" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic" VALUE="1"/>
        <PARAMETER NAME="Shared_Logic_Clk" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Both" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Gtc" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Gtc_7xG2" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Clk_7xG2" VALUE="false"/>
        <PARAMETER NAME="Shared_Logic_Both_7xG2" VALUE="false"/>
        <PARAMETER NAME="en_transceiver_status_ports" VALUE="false"/>
        <PARAMETER NAME="xdma_rnum_chnl" VALUE="1"/>
        <PARAMETER NAME="xdma_wnum_chnl" VALUE="1"/>
        <PARAMETER NAME="xdma_axilite_slave" VALUE="false"/>
        <PARAMETER NAME="xdma_num_usr_irq" VALUE="1"/>
        <PARAMETER NAME="xdma_rnum_rids" VALUE="32"/>
        <PARAMETER NAME="xdma_wnum_rids" VALUE="32"/>
        <PARAMETER NAME="SYS_RST_N_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="en_gt_selection" VALUE="false"/>
        <PARAMETER NAME="select_quad" VALUE="GTH_Quad_128"/>
        <PARAMETER NAME="RX_PPM_OFFSET" VALUE="0"/>
        <PARAMETER NAME="RX_SSC_PPM" VALUE="0"/>
        <PARAMETER NAME="INS_LOSS_NYQ" VALUE="15"/>
        <PARAMETER NAME="PHY_LP_TXPRESET" VALUE="4"/>
        <PARAMETER NAME="coreclk_freq" VALUE="500"/>
        <PARAMETER NAME="plltype" VALUE="QPLL1"/>
        <PARAMETER NAME="xdma_axi_intf_mm" VALUE="AXI_Memory_Mapped"/>
        <PARAMETER NAME="xdma_pcie_64bit_en" VALUE="true"/>
        <PARAMETER NAME="silicon_rev" VALUE="Pre-Production"/>
        <PARAMETER NAME="xdma_dsc_bypass" VALUE="false"/>
        <PARAMETER NAME="performance" VALUE="true"/>
        <PARAMETER NAME="pcie_extended_tag" VALUE="true"/>
        <PARAMETER NAME="rx_detect" VALUE="Default"/>
        <PARAMETER NAME="pf0_link_status_slot_clock_config" VALUE="true"/>
        <PARAMETER NAME="dsc_bypass_rd" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_wr" VALUE="0000"/>
        <PARAMETER NAME="xdma_sts_ports" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_cap_table_size" VALUE="000"/>
        <PARAMETER NAME="pf0_msix_cap_table_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf0_msix_cap_table_bir" VALUE="BAR_3:2"/>
        <PARAMETER NAME="pf0_msix_cap_pba_offset" VALUE="00000000"/>
        <PARAMETER NAME="pf0_msix_cap_pba_bir" VALUE="BAR_3:2"/>
        <PARAMETER NAME="pf1_msix_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_msix_cap_table_size" VALUE="01F"/>
        <PARAMETER NAME="pf1_msix_cap_table_offset" VALUE="00009000"/>
        <PARAMETER NAME="pf1_msix_cap_table_bir" VALUE="BAR_0"/>
        <PARAMETER NAME="pf1_msix_cap_pba_offset" VALUE="00009FE0"/>
        <PARAMETER NAME="pf1_msix_cap_pba_bir" VALUE="BAR_0"/>
        <PARAMETER NAME="cfg_mgmt_if" VALUE="false"/>
        <PARAMETER NAME="ins_loss_profile" VALUE="Add-in_Card"/>
        <PARAMETER NAME="axil_master_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axi_bypass_64bit_en" VALUE="false"/>
        <PARAMETER NAME="axil_master_prefetchable" VALUE="false"/>
        <PARAMETER NAME="xdma_pcie_prefetchable" VALUE="true"/>
        <PARAMETER NAME="axi_bypass_prefetchable" VALUE="false"/>
        <PARAMETER NAME="cfg_ext_if" VALUE="false"/>
        <PARAMETER NAME="legacy_cfg_ext_if" VALUE="false"/>
        <PARAMETER NAME="parity_settings" VALUE="None"/>
        <PARAMETER NAME="ecc_en" VALUE="false"/>
        <PARAMETER NAME="en_debug_ports" VALUE="false"/>
        <PARAMETER NAME="axi_id_width" VALUE="4"/>
        <PARAMETER NAME="vu9p_board" VALUE="false"/>
        <PARAMETER NAME="type1_membase_memlimit_enable" VALUE="Disabled"/>
        <PARAMETER NAME="type1_prefetchable_membase_memlimit" VALUE="Disabled"/>
        <PARAMETER NAME="enable_jtag_dbg" VALUE="false"/>
        <PARAMETER NAME="enable_ltssm_dbg" VALUE="false"/>
        <PARAMETER NAME="enable_ibert" VALUE="false"/>
        <PARAMETER NAME="axibar_num" VALUE="1"/>
        <PARAMETER NAME="axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar_highaddr_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="axibar2pciebar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="include_baroffset_reg" VALUE="true"/>
        <PARAMETER NAME="BASEADDR" VALUE="0x00001000"/>
        <PARAMETER NAME="HIGHADDR" VALUE="0x00001FFF"/>
        <PARAMETER NAME="s_axi_id_width" VALUE="4"/>
        <PARAMETER NAME="c_m_axi_num_write" VALUE="8"/>
        <PARAMETER NAME="c_m_axi_num_read" VALUE="8"/>
        <PARAMETER NAME="c_m_axi_num_readq" VALUE="2"/>
        <PARAMETER NAME="c_s_axi_num_write" VALUE="8"/>
        <PARAMETER NAME="c_s_axi_num_read" VALUE="8"/>
        <PARAMETER NAME="pf0_msix_impl_locn" VALUE="Internal"/>
        <PARAMETER NAME="axi_aclk_loopback" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf0_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar1_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar2_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar3_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar4_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf0_bar5_size" VALUE="4"/>
        <PARAMETER NAME="pf0_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pciebar2axibar_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="bar_indicator" VALUE="BAR_0"/>
        <PARAMETER NAME="bar0_indicator" VALUE="1"/>
        <PARAMETER NAME="bar1_indicator" VALUE="0"/>
        <PARAMETER NAME="bar2_indicator" VALUE="0"/>
        <PARAMETER NAME="bar3_indicator" VALUE="0"/>
        <PARAMETER NAME="bar4_indicator" VALUE="0"/>
        <PARAMETER NAME="bar5_indicator" VALUE="0"/>
        <PARAMETER NAME="barlite2" VALUE="7"/>
        <PARAMETER NAME="en_dbg_descramble" VALUE="false"/>
        <PARAMETER NAME="vcu118_board" VALUE="false"/>
        <PARAMETER NAME="tl_pf_enable_reg" VALUE="1"/>
        <PARAMETER NAME="pf1_vendor_id" VALUE="10EE"/>
        <PARAMETER NAME="pf1_device_id" VALUE="1041"/>
        <PARAMETER NAME="pf1_class_code" VALUE="070001"/>
        <PARAMETER NAME="PF1_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf1_base_class_menu" VALUE="Simple_communication_controllers"/>
        <PARAMETER NAME="pf1_class_code_base" VALUE="07"/>
        <PARAMETER NAME="pf1_class_code_sub" VALUE="00"/>
        <PARAMETER NAME="pf1_sub_class_interface_menu" VALUE="16450_compatible_serial_controller"/>
        <PARAMETER NAME="pf1_class_code_interface" VALUE="01"/>
        <PARAMETER NAME="PF1_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="pf1_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="PF1_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="pf1_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar0_size" VALUE="32"/>
        <PARAMETER NAME="pf1_bar0_scale" VALUE="Megabytes"/>
        <PARAMETER NAME="pf1_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar2_64bit" VALUE="true"/>
        <PARAMETER NAME="pf1_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar4_64bit" VALUE="true"/>
        <PARAMETER NAME="pf1_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf1_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf1_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_device_id" VALUE="1040"/>
        <PARAMETER NAME="pf2_class_code" VALUE="058000"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_VENDOR_ID" VALUE="10EE"/>
        <PARAMETER NAME="PF2_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf2_base_class_menu" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf2_class_code_base" VALUE="05"/>
        <PARAMETER NAME="pf2_class_code_sub" VALUE="80"/>
        <PARAMETER NAME="pf2_sub_class_interface_menu" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf2_class_code_interface" VALUE="00"/>
        <PARAMETER NAME="PF2_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="pf2_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="PF2_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="pf2_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf2_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf2_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_device_id" VALUE="1039"/>
        <PARAMETER NAME="pf3_class_code" VALUE="058000"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_VENDOR_ID" VALUE="10EE"/>
        <PARAMETER NAME="PF3_Use_Class_Code_Lookup_Assistant" VALUE="false"/>
        <PARAMETER NAME="pf3_base_class_menu" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf3_class_code_base" VALUE="05"/>
        <PARAMETER NAME="pf3_class_code_sub" VALUE="80"/>
        <PARAMETER NAME="pf3_sub_class_interface_menu" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf3_class_code_interface" VALUE="00"/>
        <PARAMETER NAME="PF3_INTERRUPT_PIN" VALUE="NONE"/>
        <PARAMETER NAME="pf3_msi_enabled" VALUE="false"/>
        <PARAMETER NAME="PF3_MSI_CAP_MULTIMSGCAP" VALUE="1_vector"/>
        <PARAMETER NAME="pf3_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar0_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar0_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar1_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar1_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar2_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar2_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar3_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar3_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar4_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar4_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_bar5_type" VALUE="Memory"/>
        <PARAMETER NAME="pf3_bar5_size" VALUE="128"/>
        <PARAMETER NAME="pf3_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="split_dma" VALUE="false"/>
        <PARAMETER NAME="split_dma_single_pf" VALUE="false"/>
        <PARAMETER NAME="mult_pf_des" VALUE="false"/>
        <PARAMETER NAME="pf_swap" VALUE="false"/>
        <PARAMETER NAME="prog_usr_irq_vec_map" VALUE="false"/>
        <PARAMETER NAME="rcfg_nph_fix_en" VALUE="false"/>
        <PARAMETER NAME="post_synth_sim_en" VALUE="false"/>
        <PARAMETER NAME="user_pf_two_axilite_bar_en" VALUE="false"/>
        <PARAMETER NAME="two_bypass_bar" VALUE="false"/>
        <PARAMETER NAME="en_l23_entry" VALUE="false"/>
        <PARAMETER NAME="pf1_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf1_pciebar2axibar_6" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf2_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_0" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_1" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_2" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_3" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_4" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="pf3_pciebar2axibar_5" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="gtwiz_in_core_us" VALUE="1"/>
        <PARAMETER NAME="gtwiz_in_core_usp" VALUE="1"/>
        <PARAMETER NAME="dma_reset_source_sel" VALUE="User_Reset"/>
        <PARAMETER NAME="en_dma_and_bridge" VALUE="false"/>
        <PARAMETER NAME="en_coreclk_es1" VALUE="false"/>
        <PARAMETER NAME="pipe_line_stage" VALUE="2"/>
        <PARAMETER NAME="axis_pipe_line_stage" VALUE="0"/>
        <PARAMETER NAME="vu9p_tul_ex" VALUE="false"/>
        <PARAMETER NAME="vcu1525_ddr_ex" VALUE="false"/>
        <PARAMETER NAME="en_bridge" VALUE="false"/>
        <PARAMETER NAME="enable_ccix" VALUE="FALSE"/>
        <PARAMETER NAME="enable_dvsec" VALUE="FALSE"/>
        <PARAMETER NAME="ext_sys_clk_bufg" VALUE="false"/>
        <PARAMETER NAME="usr_irq_exdes" VALUE="false"/>
        <PARAMETER NAME="axi_vip_in_exdes" VALUE="false"/>
        <PARAMETER NAME="xdma_non_incremental_exdes" VALUE="false"/>
        <PARAMETER NAME="xdma_st_infinite_desc_exdes" VALUE="false"/>
        <PARAMETER NAME="gtcom_in_core_usp" VALUE="2"/>
        <PARAMETER NAME="en_mqdma" VALUE="false"/>
        <PARAMETER NAME="SRIOV_CAP_ENABLE" VALUE="false"/>
        <PARAMETER NAME="ext_xvc_vsec_enable" VALUE="false"/>
        <PARAMETER NAME="acs_ext_cap_enable" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf0_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf0_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf0_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf0_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf1_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf1_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf1_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf1_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf2_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf2_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf2_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf2_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar0_enabled_mqdma" VALUE="true"/>
        <PARAMETER NAME="pf3_bar0_type_mqdma" VALUE="DMA"/>
        <PARAMETER NAME="pf3_bar0_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar0_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar0_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar1_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar1_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar1_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar1_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar2_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar2_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar2_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar2_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar3_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar3_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar3_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar3_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar4_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar4_64bit_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar4_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar4_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="pf3_bar5_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_type_mqdma" VALUE="N/A"/>
        <PARAMETER NAME="pf3_bar5_prefetchable_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_bar5_scale_mqdma" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_bar5_size_mqdma" VALUE="128"/>
        <PARAMETER NAME="copy_pf0" VALUE="true"/>
        <PARAMETER NAME="copy_sriov_pf0" VALUE="true"/>
        <PARAMETER NAME="pf0_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf1_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf2_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf3_expansion_rom_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_expansion_rom_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_expansion_rom_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_expansion_rom_size" VALUE="4"/>
        <PARAMETER NAME="pf0_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf0_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf0_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf0_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf0_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf0_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf0_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf1_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf1_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf1_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf1_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf1_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf1_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf2_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf2_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf2_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf2_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf2_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf2_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar0_enabled" VALUE="true"/>
        <PARAMETER NAME="pf3_sriov_bar0_type" VALUE="DMA"/>
        <PARAMETER NAME="pf3_sriov_bar0_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar0_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar0_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar0_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar1_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar1_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar1_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar1_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar2_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar2_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar2_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar2_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar3_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar3_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar3_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar3_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar4_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar4_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar4_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar4_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pf3_sriov_bar5_enabled" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_type" VALUE="N/A"/>
        <PARAMETER NAME="pf3_sriov_bar5_64bit" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_prefetchable" VALUE="false"/>
        <PARAMETER NAME="pf3_sriov_bar5_size" VALUE="2"/>
        <PARAMETER NAME="pf3_sriov_bar5_scale" VALUE="Kilobytes"/>
        <PARAMETER NAME="pcie_id_if" VALUE="FALSE"/>
        <PARAMETER NAME="pf0_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf1_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf2_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="pf3_vendor_id_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF0_DEVICE_ID_mqdma" VALUE="9024"/>
        <PARAMETER NAME="PF1_DEVICE_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF2_DEVICE_ID_mqdma" VALUE="9024"/>
        <PARAMETER NAME="PF3_DEVICE_ID_mqdma" VALUE="9024"/>
        <PARAMETER NAME="PF0_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF1_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF2_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF3_REVISION_ID_mqdma" VALUE="00"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_VENDOR_ID_mqdma" VALUE="10EE"/>
        <PARAMETER NAME="PF0_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF1_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF2_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="PF3_SUBSYSTEM_ID_mqdma" VALUE="0007"/>
        <PARAMETER NAME="pf0_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_Use_Class_Code_Lookup_Assistant_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf0_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf0_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf0_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf0_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf0_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf0_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf1_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf1_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf1_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf1_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf1_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf1_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf2_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf2_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf2_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf2_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf2_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf2_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="pf3_base_class_menu_mqdma" VALUE="Memory_controller"/>
        <PARAMETER NAME="pf3_class_code_base_mqdma" VALUE="05"/>
        <PARAMETER NAME="pf3_class_code_sub_mqdma" VALUE="80"/>
        <PARAMETER NAME="pf3_sub_class_interface_menu_mqdma" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="pf3_class_code_interface_mqdma" VALUE="00"/>
        <PARAMETER NAME="pf3_class_code_mqdma" VALUE="058000"/>
        <PARAMETER NAME="SRIOV_FIRST_VF_OFFSET" VALUE="1"/>
        <PARAMETER NAME="pf0_sriov_cap_ver" VALUE="1"/>
        <PARAMETER NAME="PF0_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF0_SRIOV_FUNC_DEP_LINK" VALUE="0000"/>
        <PARAMETER NAME="PF0_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF0_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="PF0_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF1_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF1_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF1_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF1_SRIOV_FUNC_DEP_LINK" VALUE="0001"/>
        <PARAMETER NAME="PF1_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF1_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="PF2_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF2_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF2_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF2_SRIOV_FUNC_DEP_LINK" VALUE="0002"/>
        <PARAMETER NAME="PF2_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF2_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="PF3_SRIOV_CAP_INITIAL_VF" VALUE="0"/>
        <PARAMETER NAME="PF3_SRIOV_CAP_VER" VALUE="1"/>
        <PARAMETER NAME="PF3_SRIOV_FIRST_VF_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PF3_SRIOV_FUNC_DEP_LINK" VALUE="0003"/>
        <PARAMETER NAME="PF3_SRIOV_SUPPORTED_PAGE_SIZE" VALUE="00000553"/>
        <PARAMETER NAME="PF3_SRIOV_VF_DEVICE_ID" VALUE="0000"/>
        <PARAMETER NAME="pf0_ari_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf1_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf2_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="pf3_msix_enabled_mqdma" VALUE="false"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_SIZE_mqdma" VALUE="000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF1_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF2_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF3_MSIX_CAP_TABLE_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF0_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF1_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF2_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF3_MSIX_CAP_PBA_OFFSET_mqdma" VALUE="00000000"/>
        <PARAMETER NAME="PF0_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF1_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF2_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="PF3_MSIX_CAP_PBA_BIR_mqdma" VALUE="BAR_0"/>
        <PARAMETER NAME="MSI_X_OPTIONS" VALUE="None"/>
        <PARAMETER NAME="dsc_bypass_rd_out" VALUE="0000"/>
        <PARAMETER NAME="dsc_bypass_wr_out" VALUE="0000"/>
        <PARAMETER NAME="num_queues" VALUE="1"/>
        <PARAMETER NAME="enable_auto_rxeq" VALUE="False"/>
        <PARAMETER NAME="enable_pcie_debug" VALUE="False"/>
        <PARAMETER NAME="axisten_if_enable_msg_route" VALUE="27FFF"/>
        <PARAMETER NAME="en_axi_mm_mqdma" VALUE="true"/>
        <PARAMETER NAME="en_axi_st_mqdma" VALUE="false"/>
        <PARAMETER NAME="enable_more_clk" VALUE="false"/>
        <PARAMETER NAME="tl_credits_cd" VALUE="15"/>
        <PARAMETER NAME="tl_credits_ch" VALUE="15"/>
        <PARAMETER NAME="set_finite_credit" VALUE="false"/>
        <PARAMETER NAME="disable_bram_pipeline" VALUE="false"/>
        <PARAMETER NAME="disable_eq_synchronizer" VALUE="false"/>
        <PARAMETER NAME="enable_resource_reduction" VALUE="false"/>
        <PARAMETER NAME="c_ats_enable" VALUE="false"/>
        <PARAMETER NAME="c_pri_enable" VALUE="false"/>
        <PARAMETER NAME="usplus_es1_seqnum_bypass" VALUE="false"/>
        <PARAMETER NAME="bridge_registers_offset_enable" VALUE="false"/>
        <PARAMETER NAME="enable_gen4" VALUE="true"/>
        <PARAMETER NAME="local_test" VALUE="false"/>
        <PARAMETER NAME="gen4_eieos_0s7" VALUE="true"/>
        <PARAMETER NAME="c_s_axi_supports_narrow_burst" VALUE="false"/>
        <PARAMETER NAME="enable_ats_switch" VALUE="FALSE"/>
        <PARAMETER NAME="c_ats_switch_unique_bdf" VALUE="1"/>
        <PARAMETER NAME="ctrl_skip_mask" VALUE="true"/>
        <PARAMETER NAME="pf0_ats_enabled" VALUE="false"/>
        <PARAMETER NAME="pf0_pri_enabled" VALUE="false"/>
        <PARAMETER NAME="aspm_support" VALUE="No_ASPM"/>
        <PARAMETER NAME="pf0_aer_cap_ecrc_gen_and_check_capable" VALUE="false"/>
        <PARAMETER NAME="gen_pipe_debug" VALUE="false"/>
        <PARAMETER NAME="soft_reset_en" VALUE="false"/>
        <PARAMETER NAME="msi_rx_pin_en" VALUE="FALSE"/>
        <PARAMETER NAME="msix_rx_pin_en" VALUE="TRUE"/>
        <PARAMETER NAME="msix_rx_decode_en" VALUE="FALSE"/>
        <PARAMETER NAME="intx_rx_pin_en" VALUE="true"/>
        <PARAMETER NAME="msix_type" VALUE="HARD"/>
        <PARAMETER NAME="runbit_fix" VALUE="false"/>
        <PARAMETER NAME="axsize_byte_access_en" VALUE="false"/>
        <PARAMETER NAME="enable_lane_reversal" VALUE="false"/>
        <PARAMETER NAME="enable_mark_debug" VALUE="false"/>
        <PARAMETER NAME="master_cal_only" VALUE="false"/>
        <PARAMETER NAME="enable_multi_pcie" VALUE="false"/>
        <PARAMETER NAME="rbar_enable" VALUE="false"/>
        <PARAMETER NAME="pf0_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf1_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf2_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf3_rbar_num" VALUE="1"/>
        <PARAMETER NAME="pf0_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf0_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf0_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf1_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf1_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf2_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf2_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar0_index" VALUE="0"/>
        <PARAMETER NAME="pf3_bar1_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar2_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar3_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar4_index" VALUE="7"/>
        <PARAMETER NAME="pf3_bar5_index" VALUE="7"/>
        <PARAMETER NAME="pf0_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf0_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf0_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf1_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf1_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf2_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf2_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar0" VALUE="0x00000000fff0"/>
        <PARAMETER NAME="pf3_rbar_cap_bar1" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar2" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar3" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar4" VALUE="0x000000000000"/>
        <PARAMETER NAME="pf3_rbar_cap_bar5" VALUE="0x000000000000"/>
        <PARAMETER NAME="mpsoc_pl_rp_enable" VALUE="false"/>
        <PARAMETER NAME="c_smmu_en" VALUE="0"/>
        <PARAMETER NAME="enable_slave_read_64os" VALUE="false"/>
        <PARAMETER NAME="m_axib_num_write_scale" VALUE="1"/>
        <PARAMETER NAME="disable_gt_loc" VALUE="false"/>
        <PARAMETER NAME="use_standard_interfaces" VALUE="false"/>
        <PARAMETER NAME="dma_2rp" VALUE="false"/>
        <PARAMETER NAME="disable_user_clock_root" VALUE="true"/>
        <PARAMETER NAME="flr_enable" VALUE="false"/>
        <PARAMETER NAME="enable_epyc_chipset_fix" VALUE="false"/>
        <PARAMETER NAME="usrint_expn" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_perstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_perstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="user_lnk_up" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="pci_exp_txp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="pcie_mgt_txp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pci_exp_txn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="pcie_mgt_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="pci_exp_rxp" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="pcie_mgt_rxp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="pci_exp_rxn" RIGHT="0" SIGIS="undef" SIGNAME="xdma_0_pci_exp_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="pcie_mgt_rxn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="axi_aclk" SIGIS="clk" SIGNAME="xdma_0_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="aclk"/>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xdma_0_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aresetn"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_gpio_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="BRAM_axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="usr_irq_req" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="usr_irq_ack" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="msi_enable" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="msi_vector_width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="BRAM_axi_dwidth_converter_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BRAM_axi_dwidth_converter_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_awvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_awready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axil_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_wvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_wready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_bvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_bready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axil_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axil_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_arvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_arready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axil_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axil_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axil_rvalid" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axil_rready" SIGIS="undef" SIGNAME="AXI_LITE_IO_axi_crossbar_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_LITE_IO_axi_crossbar_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xdma_0_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xdma_0_M_AXI_LITE" DATAWIDTH="32" NAME="M_AXI_LITE" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_xdma_0_0_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axil_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axil_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axil_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axil_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axil_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axil_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axil_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axil_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axil_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axil_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axil_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axil_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axil_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axil_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axil_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axil_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axil_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axil_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axil_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xdma_0_pcie_mgt" NAME="pcie_mgt" TYPE="INITIATOR" VLNV="xilinx.com:interface:pcie_7x_mgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxn" PHYSICAL="pci_exp_rxn"/>
            <PORTMAP LOGICAL="rxp" PHYSICAL="pci_exp_rxp"/>
            <PORTMAP LOGICAL="txn" PHYSICAL="pci_exp_txn"/>
            <PORTMAP LOGICAL="txp" PHYSICAL="pci_exp_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="BRAM_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4000FFFF" INSTANCE="AXI_LITE_IO_axi_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="AXI_LITE_IO_axi_gpio_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x40020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4002FFFF" INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LITE" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="BRAM_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="AXI_LITE_IO_axi_gpio_0"/>
        <PERIPHERAL INSTANCE="AXI_LITE_IO_axi_gpio_1"/>
        <PERIPHERAL INSTANCE="AXI_LITE_IO_axi_fifo_mm_s_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
