// Seed: 999116642
module module_0 (
    output tri1 id_0,
    output wire id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd97
) (
    input  tri  _id_0,
    input  tri1 id_1,
    output tri1 id_2
);
  logic [7:0][1 : id_0] id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic [-1 : id_0] id_5;
  assign id_4[id_0] = id_5[1];
  wire [-1 'b0 : 1] id_6;
  wire id_7;
  logic [1 : 1 'b0] id_8 = id_7;
  wire id_9;
endmodule
