# Parity Generator


## Utilization of IP
![]([https://hackmd.io/_uploads/BJkuM-QA2.png](https://github.com/neilyes52/SoCLab/blob/parity_generator/upload_15d00392b35f1757ff576ad89fb05845.png?raw=true))


## Utilization of Verilog Design
![](https://hackmd.io/_uploads/HJ8FnfR6n.png)

If the image don't show properly, please check the link in raw.



