ENOMEM	,	V_34
clk_register	,	F_17
div_shift	,	V_28
rockchip_ddrclk_sip_recalc_rate	,	F_6
__iomem	,	T_3
div_width	,	V_29
clk_init_data	,	V_31
CLK_SET_RATE_NO_REPARENT	,	V_35
hw	,	V_2
prate	,	V_4
rockchip_ddrclk_get_parent	,	F_8
ROCKCHIP_SIP_DRAM_FREQ	,	V_11
u32	,	T_2
rockchip_clk_register_ddrclk	,	F_12
lock	,	V_10
GENMASK	,	F_11
to_rockchip_ddrclk_hw	,	F_2
val	,	V_19
res	,	V_9
init	,	V_32
mux_offset	,	V_21
clk	,	V_25
ddrclk	,	V_6
rockchip_ddrclk_sip_ops	,	V_38
spin_unlock_irqrestore	,	F_5
ops	,	V_37
spin_lock_irqsave	,	F_3
__func__	,	V_39
name	,	V_26
"%s: unsupported ddrclk type %d\n"	,	L_1
pr_err	,	F_15
GFP_KERNEL	,	V_33
arm_smccc_res	,	V_8
clk_hw_get_num_parents	,	F_9
ROCKCHIP_SIP_CONFIG_DRAM_ROUND_RATE	,	V_17
mux_width	,	V_23
kfree	,	F_16
rockchip_ddrclk_sip_set_rate	,	F_1
flags	,	V_7
arm_smccc_smc	,	F_4
ROCKCHIP_SIP_CONFIG_DRAM_GET_RATE	,	V_15
mux_shift	,	V_22
rockchip_ddrclk	,	V_5
ddr_flag	,	V_30
parent_rate	,	V_14
rate	,	V_16
kzalloc	,	F_13
reg_base	,	V_20
ROCKCHIP_DDRCLK_SIP	,	V_36
clk_hw	,	V_1
ROCKCHIP_SIP_CONFIG_DRAM_SET_RATE	,	V_12
u8	,	T_1
rockchip_ddrclk_sip_round_rate	,	F_7
num_parents	,	V_18
a0	,	V_13
spinlock_t	,	T_4
EINVAL	,	V_24
drate	,	V_3
parent_names	,	V_27
clk_readl	,	F_10
ERR_PTR	,	F_14
IS_ERR	,	F_18
