INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/debar/bcd/bcd.srcs/sources_1/new/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/debar/bcd/bcd.srcs/sources_1/new/tb_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_segment
