#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 21 23:39:43 2025
# Process ID         : 3306916
# Current directory  : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1
# Command line       : vivado -log simple_hdmi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source simple_hdmi_wrapper.tcl -notrace
# Log file           : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper.vdi
# Journal file       : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/vivado.jou
# Running On         : gtr
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.10
# Processor Detail   : AMD Ryzen 7 7840HS w/ Radeon 780M Graphics
# CPU Frequency      : 1797.187 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 28585 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37175 MB
# Available Virtual  : 21300 MB
#-----------------------------------------------------------
source simple_hdmi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/njordan/Applications/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top simple_hdmi_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.dcp' for cell 'simple_hdmi_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/simple_hdmi_axi_smc_0.dcp' for cell 'simple_hdmi_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.dcp' for cell 'simple_hdmi_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_hdmi_top_0_0/simple_hdmi_hdmi_top_0_0.dcp' for cell 'simple_hdmi_i/hdmi_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.dcp' for cell 'simple_hdmi_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.dcp' for cell 'simple_hdmi_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2069.691 ; gain = 0.000 ; free physical = 1050 ; free virtual = 19604
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'simple_hdmi_i/hdmi_top_0/CLK_100MHZ' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.xdc] for cell 'simple_hdmi_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.xdc] for cell 'simple_hdmi_i/processing_system7_0/inst'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0_board.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0_board.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/smartconnect.xdc] for cell 'simple_hdmi_i/axi_smc/inst'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/smartconnect.xdc] for cell 'simple_hdmi_i/axi_smc/inst'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0_board.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0_board.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125MHZ'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125MHZ'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:120]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK_125MHZ]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:123]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:123]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_hpd[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_cec'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out__ddc_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:200]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:202]
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
INFO: [Project 1-1714] 87 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.547 ; gain = 0.000 ; free physical = 640 ; free virtual = 19194
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 209 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 134 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.547 ; gain = 991.488 ; free physical = 640 ; free virtual = 19194
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2694.711 ; gain = 27.164 ; free physical = 574 ; free virtual = 19129

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e4611028

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2694.711 ; gain = 0.000 ; free physical = 565 ; free virtual = 19119

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e4611028

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 254 ; free virtual = 18808

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e4611028

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 254 ; free virtual = 18808
Phase 1 Initialization | Checksum: 1e4611028

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 254 ; free virtual = 18808

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e4611028

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 254 ; free virtual = 18808

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e4611028

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 246 ; free virtual = 18800
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e4611028

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 246 ; free virtual = 18800

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 23 inverter(s) to 153 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: c39d5e06

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 246 ; free virtual = 18800
Retarget | Checksum: c39d5e06
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 337 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: a3d70ff3

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 246 ; free virtual = 18800
Constant propagation | Checksum: a3d70ff3
INFO: [Opt 31-389] Phase Constant propagation created 165 cells and removed 450 cells
INFO: [Opt 31-1021] In phase Constant propagation, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 237 ; free virtual = 18792
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 239 ; free virtual = 18792
Phase 5 Sweep | Checksum: 6abac0a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2981.695 ; gain = 0.000 ; free physical = 239 ; free virtual = 18792
Sweep | Checksum: 6abac0a7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 896 cells
INFO: [Opt 31-1021] In phase Sweep, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 6abac0a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.711 ; gain = 32.016 ; free physical = 239 ; free virtual = 18792
BUFG optimization | Checksum: 6abac0a7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 6abac0a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.711 ; gain = 32.016 ; free physical = 239 ; free virtual = 18792
Shift Register Optimization | Checksum: 6abac0a7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 134cdf01b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.711 ; gain = 32.016 ; free physical = 239 ; free virtual = 18792
Post Processing Netlist | Checksum: 134cdf01b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1377a0dcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.711 ; gain = 32.016 ; free physical = 239 ; free virtual = 18792

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3013.711 ; gain = 0.000 ; free physical = 239 ; free virtual = 18792
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1377a0dcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.711 ; gain = 32.016 ; free physical = 239 ; free virtual = 18792
Phase 9 Finalization | Checksum: 1377a0dcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.711 ; gain = 32.016 ; free physical = 239 ; free virtual = 18792
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |             337  |                                             88  |
|  Constant propagation         |             165  |             450  |                                             88  |
|  Sweep                        |               0  |             896  |                                            144  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             88  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1377a0dcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3013.711 ; gain = 32.016 ; free physical = 239 ; free virtual = 18792

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1bc2c617f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 222 ; free virtual = 18673
Ending Power Optimization Task | Checksum: 1bc2c617f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3340.648 ; gain = 326.938 ; free physical = 222 ; free virtual = 18673

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bc2c617f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 222 ; free virtual = 18673

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 222 ; free virtual = 18673
Ending Netlist Obfuscation Task | Checksum: 127dec477

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 222 ; free virtual = 18673
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 134 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file simple_hdmi_wrapper_drc_opted.rpt -pb simple_hdmi_wrapper_drc_opted.pb -rpx simple_hdmi_wrapper_drc_opted.rpx
Command: report_drc -file simple_hdmi_wrapper_drc_opted.rpt -pb simple_hdmi_wrapper_drc_opted.pb -rpx simple_hdmi_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 231 ; free virtual = 18683
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 231 ; free virtual = 18683
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 231 ; free virtual = 18684
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 229 ; free virtual = 18683
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 229 ; free virtual = 18683
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 224 ; free virtual = 18678
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 223 ; free virtual = 18678
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 271 ; free virtual = 18624
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e1f21e29

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 271 ; free virtual = 18624
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 271 ; free virtual = 18624

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_audio_counter[5]_i_3' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_reg {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_reg {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[0] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[2] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[1] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13052c34a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 275 ; free virtual = 18628

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe456fb0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 268 ; free virtual = 18622

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe456fb0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 268 ; free virtual = 18622
Phase 1 Placer Initialization | Checksum: 1fe456fb0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 268 ; free virtual = 18622

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21b058caa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 285 ; free virtual = 18638

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19fdae5ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 284 ; free virtual = 18638

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19fdae5ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 284 ; free virtual = 18638

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 29758af3e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 298 ; free virtual = 18652

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1cfdd1c5b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 298 ; free virtual = 18651

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 580 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 230 nets or LUTs. Breaked 1 LUT, combined 229 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 299 ; free virtual = 18653

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            229  |                   230  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            229  |                   230  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d9e79979

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 296 ; free virtual = 18649
Phase 2.5 Global Place Phase2 | Checksum: 238a3c484

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649
Phase 2 Global Placement | Checksum: 238a3c484

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18648

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e2d0bf7c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 291 ; free virtual = 18645

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1434bd396

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 290 ; free virtual = 18644

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15c45c43b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 290 ; free virtual = 18644

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fd77f05f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 290 ; free virtual = 18644

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15aa6ecd7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 300 ; free virtual = 18653

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1075cc43f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 300 ; free virtual = 18653

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 104529f31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 299 ; free virtual = 18652

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a6565f43

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 299 ; free virtual = 18652

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a3e2f8af

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 298 ; free virtual = 18651
Phase 3 Detail Placement | Checksum: 1a3e2f8af

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 298 ; free virtual = 18651

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11c4066a9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.099 | TNS=-96.111 |
Phase 1 Physical Synthesis Initialization | Checksum: 1417b052c

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 296 ; free virtual = 18649
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: ed21a883

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 293 ; free virtual = 18647
Phase 4.1.1.1 BUFG Insertion | Checksum: 11c4066a9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 293 ; free virtual = 18646

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.877. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ff27f597

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18648

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18648
Phase 4.1 Post Commit Optimization | Checksum: 1ff27f597

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18648

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff27f597

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18648

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ff27f597

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649
Phase 4.3 Placer Reporting | Checksum: 1ff27f597

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25a2044aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649
Ending Placer Task | Checksum: 18927e333

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649
93 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 295 ; free virtual = 18649
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file simple_hdmi_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 266 ; free virtual = 18620
INFO: [Vivado 12-24828] Executing command : report_io -file simple_hdmi_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 286 ; free virtual = 18639
INFO: [Vivado 12-24828] Executing command : report_utilization -file simple_hdmi_wrapper_utilization_placed.rpt -pb simple_hdmi_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 282 ; free virtual = 18640
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 272 ; free virtual = 18646
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 272 ; free virtual = 18646
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 270 ; free virtual = 18645
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 270 ; free virtual = 18646
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 268 ; free virtual = 18645
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 268 ; free virtual = 18645
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 284 ; free virtual = 18645
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.72s |  WALL: 0.88s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 284 ; free virtual = 18645

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.877 | TNS=-91.574 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e42524e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 285 ; free virtual = 18645
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.877 | TNS=-91.574 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e42524e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 285 ; free virtual = 18645

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.877 | TNS=-91.574 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_reg
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.877 | TNS=-91.445 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack_reg
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/ip2bus_wrack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.814 | TNS=-91.316 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.814 | TNS=-91.309 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg_n_0_[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.748 | TNS=-88.630 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/ipr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/rst_i_1
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.673 | TNS=-86.536 |
INFO: [Physopt 32-81] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Replicated 1 times.
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.894 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.837 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_4_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_4_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.780 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_2_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_2_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.723 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.666 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_15_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_15_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.609 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_13_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_13_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.552 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_12_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_12_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.621 | TNS=-86.495 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.619 | TNS=-87.613 |
INFO: [Physopt 32-81] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.618 | TNS=-85.862 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.618 | TNS=-85.862 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 280 ; free virtual = 18640
Phase 3 Critical Path Optimization | Checksum: 1e42524e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 280 ; free virtual = 18640

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.618 | TNS=-85.862 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.618 | TNS=-85.862 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 279 ; free virtual = 18639
Phase 4 Critical Path Optimization | Checksum: 1e42524e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 279 ; free virtual = 18639
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 279 ; free virtual = 18639
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.618 | TNS=-85.862 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.259  |          5.712  |            3  |              0  |                    15  |           0  |           2  |  00:00:02  |
|  Total          |          0.259  |          5.712  |            3  |              0  |                    15  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 279 ; free virtual = 18639
Ending Physical Synthesis Task | Checksum: 79b59875

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 278 ; free virtual = 18639
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 274 ; free virtual = 18639
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 261 ; free virtual = 18641
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 261 ; free virtual = 18641
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 261 ; free virtual = 18642
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 257 ; free virtual = 18639
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 257 ; free virtual = 18639
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 257 ; free virtual = 18639
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3427a8b8 ConstDB: 0 ShapeSum: 1fcfe6ea RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 2551fffe | NumContArr: a3c38b5e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24e678096

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 286 ; free virtual = 18570

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24e678096

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 286 ; free virtual = 18570

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24e678096

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 286 ; free virtual = 18570
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2e7703272

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 263 ; free virtual = 18550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.515 | TNS=-82.936| WHS=-0.664 | THS=-584.106|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000776639 %
  Global Horizontal Routing Utilization  = 0.00025355 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13270
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13270
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2db7649fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 258 ; free virtual = 18546

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2db7649fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3340.648 ; gain = 0.000 ; free physical = 258 ; free virtual = 18546

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c3943289

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 130 ; free virtual = 18184
Phase 4 Initial Routing | Checksum: 1c3943289

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 130 ; free virtual = 18184
INFO: [Route 35-580] Design has 36 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                    |
+====================+===================+========================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R   |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 960
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.281 | TNS=-139.816| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a3da10ae

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 140 ; free virtual = 18195

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.303 | TNS=-141.026| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2245f82e2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218
Phase 5 Rip-up And Reroute | Checksum: 2245f82e2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2401fde1e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.281 | TNS=-139.816| WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2401fde1e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2401fde1e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218
Phase 6 Delay and Skew Optimization | Checksum: 2401fde1e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.281 | TNS=-139.816| WHS=0.017  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1ff497e34

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218
Phase 7 Post Hold Fix | Checksum: 1ff497e34

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.12773 %
  Global Horizontal Routing Utilization  = 2.6419 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1ff497e34

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ff497e34

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 262b8989f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 262b8989f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.281 | TNS=-139.816| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 262b8989f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218
Total Elapsed time in route_design: 28.24 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1b1ede348

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b1ede348

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 136 Warnings, 102 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3670.949 ; gain = 330.301 ; free physical = 164 ; free virtual = 18218
INFO: [Vivado 12-24828] Executing command : report_drc -file simple_hdmi_wrapper_drc_routed.rpt -pb simple_hdmi_wrapper_drc_routed.pb -rpx simple_hdmi_wrapper_drc_routed.rpx
Command: report_drc -file simple_hdmi_wrapper_drc_routed.rpt -pb simple_hdmi_wrapper_drc_routed.pb -rpx simple_hdmi_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file simple_hdmi_wrapper_methodology_drc_routed.rpt -pb simple_hdmi_wrapper_methodology_drc_routed.pb -rpx simple_hdmi_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file simple_hdmi_wrapper_methodology_drc_routed.rpt -pb simple_hdmi_wrapper_methodology_drc_routed.pb -rpx simple_hdmi_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file simple_hdmi_wrapper_timing_summary_routed.rpt -pb simple_hdmi_wrapper_timing_summary_routed.pb -rpx simple_hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file simple_hdmi_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file simple_hdmi_wrapper_bus_skew_routed.rpt -pb simple_hdmi_wrapper_bus_skew_routed.pb -rpx simple_hdmi_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file simple_hdmi_wrapper_route_status.rpt -pb simple_hdmi_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file simple_hdmi_wrapper_power_routed.rpt -pb simple_hdmi_wrapper_power_summary_routed.pb -rpx simple_hdmi_wrapper_power_routed.rpx
Command: report_power -file simple_hdmi_wrapper_power_routed.rpt -pb simple_hdmi_wrapper_power_summary_routed.pb -rpx simple_hdmi_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
211 Infos, 137 Warnings, 103 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file simple_hdmi_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3726.977 ; gain = 56.027 ; free physical = 245 ; free virtual = 18212
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3726.977 ; gain = 0.000 ; free physical = 241 ; free virtual = 18212
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3726.977 ; gain = 0.000 ; free physical = 222 ; free virtual = 18208
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3726.977 ; gain = 0.000 ; free physical = 222 ; free virtual = 18208
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3726.977 ; gain = 0.000 ; free physical = 222 ; free virtual = 18211
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3726.977 ; gain = 0.000 ; free physical = 221 ; free virtual = 18210
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3726.977 ; gain = 0.000 ; free physical = 219 ; free virtual = 18209
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3726.977 ; gain = 0.000 ; free physical = 219 ; free virtual = 18209
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 23:41:01 2025...
#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 21 23:41:13 2025
# Process ID         : 3359259
# Current directory  : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1
# Command line       : vivado -log simple_hdmi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source simple_hdmi_wrapper.tcl -notrace
# Log file           : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper.vdi
# Journal file       : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/vivado.jou
# Running On         : gtr
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.10
# Processor Detail   : AMD Ryzen 7 7840HS w/ Radeon 780M Graphics
# CPU Frequency      : 2003.490 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 28585 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37175 MB
# Available Virtual  : 21339 MB
#-----------------------------------------------------------
source simple_hdmi_wrapper.tcl -notrace
Command: open_checkpoint simple_hdmi_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1741.613 ; gain = 0.000 ; free physical = 1968 ; free virtual = 19937
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2027.328 ; gain = 0.000 ; free physical = 1630 ; free virtual = 19599
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'simple_hdmi_i/hdmi_top_0/CLK_100MHZ' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2027.328 ; gain = 0.000 ; free physical = 1633 ; free virtual = 19603
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.250 ; gain = 0.000 ; free physical = 1214 ; free virtual = 19184
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.250 ; gain = 0.000 ; free physical = 1214 ; free virtual = 19184
Read PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2558.250 ; gain = 0.000 ; free physical = 1206 ; free virtual = 19176
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.250 ; gain = 0.000 ; free physical = 1206 ; free virtual = 19176
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2563.250 ; gain = 5.000 ; free physical = 1206 ; free virtual = 19176
Read Physdb Files: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2563.250 ; gain = 5.000 ; free physical = 1206 ; free virtual = 19176
Restored from archive | CPU: 0.470000 secs | Memory: 19.382088 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2563.250 ; gain = 10.938 ; free physical = 1206 ; free virtual = 19176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.250 ; gain = 0.000 ; free physical = 1206 ; free virtual = 19176
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 203 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 199 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2571.250 ; gain = 829.637 ; free physical = 1206 ; free virtual = 19176
INFO: [Memdata 28-208] The XPM instance: <simple_hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <simple_hdmi_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <simple_hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <simple_hdmi_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the simple_hdmi_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force simple_hdmi_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/njordan/Applications/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./simple_hdmi_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.637 ; gain = 568.512 ; free physical = 675 ; free virtual = 18649
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 23:41:29 2025...
