{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668652005422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668652005423 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula14 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"aula14\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668652005451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668652005496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668652005496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668652005853 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668652005947 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668652006412 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "223 228 " "No exact pin location assignment(s) for 223 pins of 228 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668652006720 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "228 224 " "Design requires 228 user-specified I/O pins -- too many to fit in the 224 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "228 228 0 " "Current design requires 228 user-specified I/O pins -- 228 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1668652011953 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "224 196 28 " "Targeted device has 224 I/O pin locations available for user I/O -- 196 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1668652011953 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1668652011953 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1668652011956 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668652011958 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1668652013213 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "69 " "Following 69 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[0\] GND " "Pin DATA_OUT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[1\] GND " "Pin DATA_OUT\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[2\] GND " "Pin DATA_OUT\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[3\] GND " "Pin DATA_OUT\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[4\] GND " "Pin DATA_OUT\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[5\] GND " "Pin DATA_OUT\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[5] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[6\] GND " "Pin DATA_OUT\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[7\] GND " "Pin DATA_OUT\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[8\] GND " "Pin DATA_OUT\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[8] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[9\] GND " "Pin DATA_OUT\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[9] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[10\] GND " "Pin DATA_OUT\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[10] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[11\] GND " "Pin DATA_OUT\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[11] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[12\] GND " "Pin DATA_OUT\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[12] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[13\] GND " "Pin DATA_OUT\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[13] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[14\] GND " "Pin DATA_OUT\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[14] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[15\] GND " "Pin DATA_OUT\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[15] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[16\] GND " "Pin DATA_OUT\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[16] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[17\] GND " "Pin DATA_OUT\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[17] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[18\] GND " "Pin DATA_OUT\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[18] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[19\] GND " "Pin DATA_OUT\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[19] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[20\] GND " "Pin DATA_OUT\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[20] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[21\] GND " "Pin DATA_OUT\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[21] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[22\] GND " "Pin DATA_OUT\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[22] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[23\] GND " "Pin DATA_OUT\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[23] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[24\] GND " "Pin DATA_OUT\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[24] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[25\] GND " "Pin DATA_OUT\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[25] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[26\] GND " "Pin DATA_OUT\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[26] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[27\] GND " "Pin DATA_OUT\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[27] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[28\] GND " "Pin DATA_OUT\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[28] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[29\] GND " "Pin DATA_OUT\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[29] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[30\] GND " "Pin DATA_OUT\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[30] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[31\] GND " "Pin DATA_OUT\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[31] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[1\] GND " "Pin inspectEndRS\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[2\] GND " "Pin inspectEndRS\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[4\] GND " "Pin inspectEndRS\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRT\[0\] GND " "Pin inspectEndRT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRT[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[0\] GND " "Pin inspectEndRD\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[1\] GND " "Pin inspectEndRD\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[2\] GND " "Pin inspectEndRD\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[4\] GND " "Pin inspectEndRD\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[0\] GND " "Pin inspectInstru\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[1\] GND " "Pin inspectInstru\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[2\] GND " "Pin inspectInstru\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[3\] GND " "Pin inspectInstru\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[4\] GND " "Pin inspectInstru\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[6\] GND " "Pin inspectInstru\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[7\] GND " "Pin inspectInstru\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[8\] GND " "Pin inspectInstru\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[8] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[9\] GND " "Pin inspectInstru\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[9] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[10\] GND " "Pin inspectInstru\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[10] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[11\] GND " "Pin inspectInstru\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[11] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[12\] GND " "Pin inspectInstru\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[12] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[13\] GND " "Pin inspectInstru\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[13] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[15\] GND " "Pin inspectInstru\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[15] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[16\] GND " "Pin inspectInstru\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[16] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[22\] GND " "Pin inspectInstru\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[22] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[23\] GND " "Pin inspectInstru\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[23] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[25\] GND " "Pin inspectInstru\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[25] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[28\] GND " "Pin inspectInstru\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[28] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[30\] GND " "Pin inspectInstru\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[30] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectPC\[0\] GND " "Pin inspectPC\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectPC[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectPC\[1\] GND " "Pin inspectPC\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectPC[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[1\] GND " "Pin inspectSeletorULA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[2\] GND " "Pin inspectSeletorULA\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[3\] GND " "Pin inspectSeletorULA\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[2\] GND " "Pin inspectControles\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[5\] GND " "Pin inspectControles\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[5] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[6\] GND " "Pin inspectControles\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[7\] GND " "Pin inspectControles\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1668652013234 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1668652013246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5268 " "Peak virtual memory: 5268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 16 23:26:53 2022 " "Processing ended: Wed Nov 16 23:26:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668652013657 ""}
