# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../segment.srcs/sources_1/new/hex_7seg.vhd" \
"../../../../segment.srcs/sim_1/new/tb_hex_7seg.vhd" \

# Do not sort compile order
nosort
