Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Mar 21 12:40:01 2017 (mem=46.7M) ---
--- Running on 5013-w19 (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> setDrawView fplan
*** Memory pool thread-safe mode activated.
<CMD> loadConfig Default.conf 0
Reading config file - Default.conf
<CMD> commitConfig

Loading Lef file /CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/lef/GSCLib_3.0.lef...
Set DBUPerIGU to M2 pitch 1320.
Initializing default via types and wire widths ...

Loading Lef file /CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/lef/GSCLib_IO.lef...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Mar 21 12:40:22 2017
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via1 Via2 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via1 Via2 0.300 ;
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via2 Via3 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via2 Via3 0.300 ;
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via3 Via4 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via3 Via4 0.300 ;
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via4 Via5 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via4 Via5 0.300 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal6 GENERATE
viaInitial ends at Tue Mar 21 12:40:22 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'Synthesized/sorter_top.v'
Reading verilog netlist '/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/verilog/GSCLib_3.0_stub.v'

*** Memory Usage v0.159.2.6.2.1 (Current mem = 278.543M, initial mem = 46.672M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=278.5M) ***
Set top cell to sorter_top.
Reading common timing library '/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/timing/GSCLib_IO.lib' ...
**WARN: (TECHLIB-9018):	Nominal Condition 'nom_process' is not defined in timing library. Assuming default value '1'. Setting this attribute is recommended as it can impact timing and SI results.
**WARN: (TECHLIB-9018):	Nominal Condition 'nom_voltage' is not defined in timing library. Assuming default value '3.3'. Setting this attribute is recommended as it can impact timing and SI results.
**WARN: (TECHLIB-9018):	Nominal Condition 'nom_temperature' is not defined in timing library. Assuming default value '25'. Setting this attribute is recommended as it can impact timing and SI results.
**WARN: (TECHLIB-9108):	input_threshold_pct_rise not specifed in the library, using .lib default of 50%.
**WARN: (TECHLIB-9108):	slew_lower_threshold_pct_rise not specifed in the library, using .lib default of 20%.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
 read 130 cells in library 'GSCLib_IO' 
Reading common timing library '/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/timing/GSCLib_3.0.lib' ...
 read 38 cells in library 'GSCLib_2.0' 
*** End library_loading (cpu=0.00min, mem=1.8M, fe_cpu=0.09min, fe_mem=280.3M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sorter_top ...
*** Netlist is unique.
** info: there are 179 modules.
** info: there are 221 stdCell insts.
** info: there are 33 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 280.824M, initial mem = 46.672M) ***
CTE reading timing constraint file 'Synthesized/sorter_top.sdc' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=281.8M) ***
Total number of combinational cells: 28
Total number of sequential cells: 5
Total number of tristate cells: 5
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1 BUFX3 CLKBUFX1 CLKBUFX3 CLKBUFX2
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX1 INVX2 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Initializing I/O assignment ...
Adjusting Core to Left to: 0.3000. Core to Bottom to: 0.3000.
Horizontal Layer M1 offset = 660 (guessed)
Vertical Layer M2 offset = 660 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Set XCapacitance Thresholds: total_c_threshold to 5.00 [fF], and relative_c_threshold to 0.01
**WARN: (ENCCK-2057):	Failed to set CTS cell: buf**WARN: (ENCCK-2057):	Failed to set CTS cell: inv<CMD> fit
<CMD> setDrawView fplan
<CMD> loadIoFile Scripts/sorter_top.io
Reading IO assignment file "Scripts/sorter_top.io" ...
Horizontal Layer M1 offset = 660 (guessed)
Vertical Layer M2 offset = 660 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 0.66 1
<CMD> setBottomIoPadOrient R180
*info: set bottom ioPad orient R180
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CORE -r 0.05882352941 0.7 20 20 20 20
Adjusting Core to Left to: 20.1000. Core to Bottom to: 20.1000.
Horizontal Layer M1 offset = 660 (guessed)
Vertical Layer M2 offset = 660 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 1 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 1 -layer_bottom Metal1 -stacked_via_top_layer Metal6 -width_right 5 -around core -jog_distance 0.33 -offset_bottom 2 -layer_top Metal1 -threshold 0.33 -offset_left 2 -spacing_right 1 -spacing_left 1 -offset_right 2 -offset_top 2 -layer_right Metal2 -nets {GRND POWR } -stacked_via_bottom_layer Metal1 -layer_left Metal2


The power planner created 8 wires.

<CMD> addStripe -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.6 -padcore_ring_bottom_layer_limit Metal1 -set_to_set_distance 100 -stacked_via_top_layer Metal6 -padcore_ring_top_layer_limit Metal3 -spacing 1 -xleft_offset 100 -xright_offset 100 -merge_stripes_value 0.33 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 2 -nets {GRND POWR } -stacked_via_bottom_layer Metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 26 wires.

<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 299.0M)
Number of Loop : 0
Start delay calculation (mem=298.961M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=302.969M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 303.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=303.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=303.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=303.0M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=221 #block=0 (0 floating + 0 preplaced) #ioInst=40 #net=283 #term=918 #term/net=3.24, #fixedIo=40, #floatIo=0, #fixedPin=33, #floatPin=0
stdCell: 221 single + 0 double + 0 multi
Total standard cell length = 2.3001 (mm), area = 0.0182 (mm^2)
Average module density = 0.325.
Density for the design = 0.325.
       = stdcell_area 3485 (18217 um^2) / alloc_area 10730 (56088 um^2).
Pin Density = 0.263.
            = total # of pins 918 / total Instance area 3485.
Iteration  1: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  2: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  3: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  4: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  5: Total net bbox = 1.946e+04 (1.78e+04 1.64e+03)
              Est.  stn bbox = 1.946e+04 (1.78e+04 1.64e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  6: Total net bbox = 1.975e+04 (1.81e+04 1.63e+03)
              Est.  stn bbox = 1.975e+04 (1.81e+04 1.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  7: Total net bbox = 1.985e+04 (1.82e+04 1.63e+03)
              Est.  stn bbox = 1.985e+04 (1.82e+04 1.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  8: Total net bbox = 1.975e+04 (1.79e+04 1.83e+03)
              Est.  stn bbox = 1.975e+04 (1.79e+04 1.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration  9: Total net bbox = 2.045e+04 (1.81e+04 2.40e+03)
              Est.  stn bbox = 2.045e+04 (1.81e+04 2.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration 10: Total net bbox = 2.108e+04 (1.82e+04 2.90e+03)
              Est.  stn bbox = 2.108e+04 (1.82e+04 2.90e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration 11: Total net bbox = 2.120e+04 (1.83e+04 2.91e+03)
              Est.  stn bbox = 2.120e+04 (1.83e+04 2.91e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration 12: Total net bbox = 2.123e+04 (1.83e+04 2.91e+03)
              Est.  stn bbox = 2.342e+04 (2.03e+04 3.13e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 303.3M
Iteration 13: Total net bbox = 2.123e+04 (1.83e+04 2.91e+03)
              Est.  stn bbox = 2.342e+04 (2.03e+04 3.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
Iteration 14: Total net bbox = 2.203e+04 (1.89e+04 3.11e+03)
              Est.  stn bbox = 2.425e+04 (2.09e+04 3.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 303.3M
*** cost = 2.203e+04 (1.89e+04 3.11e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 139 insts, mean move: 5.23 um, max move: 22.44 um
	max move on inst (coreG/S2reg_reg_0_): (1006.50, 337.26) --> (984.06, 337.26)
Placement tweakage begins.
wire length = 2.236e+04 = 1.908e+04 H + 3.283e+03 V
wire length = 2.055e+04 = 1.743e+04 H + 3.119e+03 V
Placement tweakage ends.
move report: wireLenOpt moves 110 insts, mean move: 12.31 um, max move: 73.26 um
	max move on inst (coreG/U126): (825.66, 337.26) --> (881.76, 354.42)
move report: rPlace moves 182 insts, mean move: 9.64 um, max move: 69.30 um
	max move on inst (coreG/U126): (829.62, 337.26) --> (881.76, 354.42)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        69.30 um
  inst (coreG/U126) with max move: (829.62, 337.26) -> (881.76, 354.42)
  mean    (X+Y) =         9.64 um
Total instances flipped for WireLenOpt: 4
Total instances flipped, including legalization: 23
Total instances moved : 182
*** cpu=0:00:00.0   mem=303.4M  mem(used)=0.1M***
Total net length = 2.063e+04 (1.745e+04 3.181e+03) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=303.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 19 )
*** Free Virtual Timing Model ...(mem=296.9M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 296.9M **
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect POWR -type pgpin -pin POWR -inst *
<CMD> globalNetConnect GRND -type pgpin -pin GRND -inst *
<CMD> globalNetConnect POWR -type tiehi -inst *
<CMD> globalNetConnect GRND -type tielo -inst *
Warning: pg term GRND_ESD of inst inpA_3 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_3 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpA_2 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_2 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpA_1 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_1 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpA_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_3 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_3 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_2 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_2 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_1 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_1 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpA_3_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_3_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpA_2_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_2_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpA_1_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_1_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpA_0_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpA_0_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_3_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_3_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_2_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_2_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_1_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_1_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst inpB_0_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst inpB_0_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_3 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_3 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_2 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_2 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_1 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_1 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_3_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_3_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_2_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_2_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_1_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_1_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_0_0 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_0_0 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_3_1 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_3_1 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_2_1 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_2_1 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_1_1 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_1_1 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_0_1 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_0_1 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_3_2 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_3_2 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_2_2 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_2_2 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_1_2 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_1_2 is not connect to global special net.
Warning: pg term GRND_ESD of inst opRes_0_2 is not connect to global special net.
Warning: pg term POWR_ESD of inst opRes_0_2 is not connect to global special net.
Warning: pg term GRND_ESD of inst padClkG is not connect to global special net.
Warning: pg term POWR_ESD of inst padClkG is not connect to global special net.
Warning: pg term GRND_ESD of inst c2 is not connect to global special net.
Warning: pg term POWR_ESD of inst c2 is not connect to global special net.
Warning: pg term GRND_ESD of inst vdd1 is not connect to global special net.
Warning: pg term POWR_ESD of inst vdd1 is not connect to global special net.
Warning: pg term GRND_ESD of inst c1 is not connect to global special net.
Warning: pg term POWR_ESD of inst c1 is not connect to global special net.
Warning: pg term GRND_ESD of inst c4 is not connect to global special net.
Warning: pg term POWR_ESD of inst c4 is not connect to global special net.
Warning: pg term GRND_ESD of inst vss1 is not connect to global special net.
Warning: pg term POWR_ESD of inst vss1 is not connect to global special net.
Warning: pg term GRND_ESD of inst c3 is not connect to global special net.
Warning: pg term POWR_ESD of inst c3 is not connect to global special net.
Warning: pg term GRND_ESD of inst vdd2 is not connect to global special net.
Warning: pg term POWR_ESD of inst vdd2 is not connect to global special net.
<CMD> clearGlobalNets
<CMD> globalNetConnect POWR -type pgpin -pin POWR -inst *
<CMD> globalNetConnect GRND -type pgpin -pin GRND -inst *
<CMD> globalNetConnect POWR -type tiehi -inst *
<CMD> globalNetConnect GRND -type tielo -inst *
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer Metal1 -allowLayerChange 1 -targetViaTopLayer Metal6 -crossoverViaTopLayer Metal6 -targetViaBottomLayer Metal1 -nets { GRND POWR }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 21 12:45:27 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter
SPECIAL ROUTE ran on machine: 5013-w19 (Linux 2.6.32-573.3.1.el6.x86_64 x86_64 800Mhz)

Begin option processing ...
(from .sroute_5859.conf) srouteConnectPowerBump set to false
(from .sroute_5859.conf) routeSelectNet set to "GRND POWR"
(from .sroute_5859.conf) routeSpecial set to true
(from .sroute_5859.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_5859.conf) srouteFollowCorePinEnd set to 3
(from .sroute_5859.conf) srouteFollowPadPin set to true
(from .sroute_5859.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_5859.conf) sroutePadPinAllPorts set to true
(from .sroute_5859.conf) sroutePreserveExistingRoutes set to true
(from .sroute_5859.conf) srouteTopLayerLimit set to 6
(from .sroute_5859.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 545.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 177 macros, 13 used
Read in 261 components
  221 core components: 0 unplaced, 221 placed, 0 fixed
  36 pad components: 0 unplaced, 36 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 33 logical pins
Read in 33 nets
Read in 2 special nets, 2 routed
Read in 522 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Net POWR does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net GRND does not have block pins to be routed. Please check net list.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 3
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 12
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 64
  Number of Followpin connections: 6
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 555.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 14 via definition ...

sroute post-processing starts at Tue Mar 21 12:45:28 2017
The viaGen is rebuilding shadow vias for net GRND.
sroute post-processing ends at Tue Mar 21 12:45:28 2017

sroute post-processing starts at Tue Mar 21 12:45:28 2017
The viaGen is rebuilding shadow vias for net POWR.
sroute post-processing ends at Tue Mar 21 12:45:28 2017

**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 2.91 megs
sroute: Total Peak Memory used = 300.10 megs
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=300.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	1 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -maxRouteLayer 6 -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=75, multi-gpins=150, moved blk term=32/32

Phase 1a route (0:00:00.0 302.0M):
Est net length = 2.114e+04um = 1.756e+04H + 3.579e+03V
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5604 1194)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 303.0M):
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5602 1194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 303.0M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 303.0M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 303.5M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1091	 9.32%
 11:	8115	23.44%	121	 1.03%
 12:	59	 0.17%	174	 1.49%
 13:	235	 0.68%	176	 1.50%
 14:	20	 0.06%	308	 2.63%
 15:	29	 0.08%	4472	38.19%
 16:	42	 0.12%	0	 0.00%
 17:	81	 0.23%	0	 0.00%
 18:	116	 0.34%	26	 0.22%
 19:	313	 0.90%	0	 0.00%
 20:	4858	14.03%	80	 0.68%

Global route (cpu=0.0s real=0.0s 302.5M)
Phase 1l route (0:00:00.0 301.2M):


*** After '-updateRemainTrks' operation: 

Usage: (1.3%H 1.0%V) = (1.852e+04um 9.994e+03um) = (5605 1193)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1090	 9.31%
 11:	8115	23.44%	122	 1.04%
 12:	59	 0.17%	172	 1.47%
 13:	235	 0.68%	178	 1.52%
 14:	22	 0.06%	309	 2.64%
 15:	28	 0.08%	4471	38.18%
 16:	41	 0.12%	0	 0.00%
 17:	83	 0.24%	0	 0.00%
 18:	114	 0.33%	26	 0.22%
 19:	315	 0.91%	0	 0.00%
 20:	4856	14.02%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 300.1M) ***


Total length: 2.180e+04um, number of vias: 1677
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.552e+03um, number of vias: 778
M3(H) length: 1.698e+04um, number of vias: 74
M4(V) length: 7.465e+02um, number of vias: 6
M5(H) length: 5.247e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 300.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=300.1M) ***
Peak Memory Usage was 306.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=300.1M) ***

<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top_preCTS -outDir report
*** Starting trialRoute (mem=300.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=75, multi-gpins=150, moved blk term=32/32

Phase 1a route (0:00:00.0 302.6M):
Est net length = 2.114e+04um = 1.756e+04H + 3.579e+03V
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5604 1194)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 303.6M):
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5602 1194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 303.6M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 303.6M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 304.3M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1091	 9.32%
 11:	8115	23.44%	121	 1.03%
 12:	59	 0.17%	174	 1.49%
 13:	235	 0.68%	176	 1.50%
 14:	20	 0.06%	308	 2.63%
 15:	29	 0.08%	4472	38.19%
 16:	42	 0.12%	0	 0.00%
 17:	81	 0.23%	0	 0.00%
 18:	116	 0.34%	26	 0.22%
 19:	313	 0.90%	0	 0.00%
 20:	4858	14.03%	80	 0.68%

Global route (cpu=0.0s real=0.0s 303.3M)
Phase 1l route (0:00:00.0 302.0M):


*** After '-updateRemainTrks' operation: 

Usage: (1.3%H 1.0%V) = (1.852e+04um 9.994e+03um) = (5605 1193)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1090	 9.31%
 11:	8115	23.44%	122	 1.04%
 12:	59	 0.17%	172	 1.47%
 13:	235	 0.68%	178	 1.52%
 14:	22	 0.06%	309	 2.64%
 15:	28	 0.08%	4471	38.18%
 16:	41	 0.12%	0	 0.00%
 17:	83	 0.24%	0	 0.00%
 18:	114	 0.33%	26	 0.22%
 19:	315	 0.91%	0	 0.00%
 20:	4856	14.02%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 300.7M) ***


Total length: 2.180e+04um, number of vias: 1677
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.552e+03um, number of vias: 778
M3(H) length: 1.698e+04um, number of vias: 74
M4(V) length: 7.465e+02um, number of vias: 6
M5(H) length: 5.247e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 300.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=300.1M) ***
Peak Memory Usage was 307.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=300.1M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 300.102M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.974  |  2.974  |  9.716  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.15 sec
Total Real time: 0.0 sec
Total Memory Usage: 307.0 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 307.0M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=307.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=307.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.974  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 307.7M **
Info: 33 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=307.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.974  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 307.7M **
*info: Start fixing DRV (Mem = 307.73M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (307.7M)
*info: 33 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=307.7M) ***
*info: There are 5 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.323734
Start fixing design rules ... (0:00:00.0 307.7M)
Done fixing design rule (0:00:00.0 307.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.323734
*** Completed dpFixDRCViolation (0:00:00.0 307.7M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    16
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    16
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 307.73M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=307.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.974  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 307.7M **
*** Starting optFanout (307.7M)
*info: 33 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=307.7M) ***
Start fixing timing ... (0:00:00.0 307.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 307.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.323734
*** Completed optFanout (0:00:00.0 307.7M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=307.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.974  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 307.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 33 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 32.373% **

*** starting 1-st reclaim pass: 189 instances 
*** starting 2-nd reclaim pass: 189 instances 
*** starting 3-rd reclaim pass: 178 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 54 **
** Density Change = 3.010% **
** Density after area reclaim = 29.364% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 29.364%
density after resizing = 29.364%
default core: bins with density >  0.75 =    0 % ( 0 / 19 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=308.2M  mem(used)=0.0M***
*** Starting trialRoute (mem=308.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 311.3M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 312.6M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 312.6M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 312.6M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 313.1M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 311.8M)
Phase 1l route (0:00:00.0 310.5M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 308.8M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 308.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=308.6M) ***
Peak Memory Usage was 315.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=308.6M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 302.059M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 308.6M)
Number of Loop : 0
Start delay calculation (mem=308.574M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=308.574M 1)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 308.6M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=308.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.994  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.6M **
*info: Start fixing DRV (Mem = 308.57M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (308.6M)
*info: 33 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=308.6M) ***
Start fixing design rules ... (0:00:00.0 308.6M)
Done fixing design rule (0:00:00.0 308.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.293637
*** Completed dpFixDRCViolation (0:00:00.0 308.6M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    16
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    16
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (308.6M)
*info: 33 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=308.6M) ***
Start fixing design rules ... (0:00:00.0 308.6M)
Done fixing design rule (0:00:00.0 308.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.293637
*** Completed dpFixDRCViolation (0:00:00.0 308.6M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    16
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    16
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 308.57M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=308.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.994  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 308.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.994  |  2.994  |  9.750  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 308.6M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top.ipo -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=308.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 311.4M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 312.7M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 312.7M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 312.7M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 313.2M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 311.9M)
Phase 1l route (0:00:00.0 310.7M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 309.2M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 308.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=308.7M) ***
Peak Memory Usage was 315.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=308.7M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 302.152M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.994  |  2.994  |  9.750  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.16 sec
Total Real time: 0.0 sec
Total Memory Usage: 308.667969 Mbytes
<CMD> addCTSCellList {CLKBUFX1 CLKBUFX2 CLKBUFX3 INVX1 INVX2 INVX4 INVX8}
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUFX1 CLKBUFX2 CLKBUFX3 INVX1 INVX2 INVX4 INVX8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUFX1 CLKBUFX2 CLKBUFX3 INVX1 INVX2 INVX4 INVX8 
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=308.7M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir output -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.157949(V=0.157949 H=0.157949) (ff/um) [7.89747e-05]
Est. Res                : 0.336667(V=0.336667 H=0.336667)(ohm/um) [0.000168333]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.15(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M6(V) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.171(ff/um) res=0.15(ohm/um) viaRes=6.4(ohm) viaCap=0.137699(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.157949(V=0.157949 H=0.157949) (ff/um) [7.89747e-05]
Est. Res                : 0.336667(V=0.336667 H=0.336667)(ohm/um) [0.000168333]
Est. Via Res            : 6.4(ohm) [12.8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.337(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.158(ff/um) res=0.15(ohm/um) viaRes=6.4(ohm) viaCap=0.129878(ff)
M6(V) w=0.3(um) s=0.3(um) p=0.66(um) es=1.02(um) cap=0.171(ff/um) res=0.15(ohm/um) viaRes=6.4(ohm) viaCap=0.137699(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: padClk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=313.7M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (32) instances, and (0) nets in Clock padClk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=313.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock padClk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 313.672M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=313.7M) ***
<clockDesign CMD> ckSynthesis -report output/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report output/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 313.828M)

Start to trace clock trees ...
*** Begin Tracer (mem=313.8M) ***
Tracing Clock padClk ...
*** End Tracer (mem=314.0M) ***
***** Allocate Obstruction Memory  Finished (MEM: 313.957M)

****** Clock Tree (padClk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (CLKBUFX1) (CLKBUFX2) (INVX2) (CLKBUFX3) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 32
Nr.          Rising  Sync Pins  : 32
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (padClkG/PAD)
Output_Pin: (padClkG/Y)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (32-leaf) (mem=314.0M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=16[269,284] N32 B1 G1 A2(1.5) L[2,2] score=1176 cpu=0:00:00.0 mem=314M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.1, real=0:00:00.0, mem=314.0M)



**** CK_START: Update Database (mem=314.0M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=314.0M)
**** CK_START: Macro Models Generation (mem=314.0M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=314.0M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (padClk)
Output_Net: (padClk)   
**** CK_START: TopDown Tree Construction for padClk (1-leaf) (1 macro model) (mem=314.0M)

Total 0 topdown clustering. 
Trig. Edge Skew=16[324,340] N1 B0 G2 A0(0.0) L[1,1] score=218 cpu=0:00:00.0 mem=314M 

**** CK_END: TopDown Tree Construction for padClk (cpu=0:00:00.0, real=0:00:00.0, mem=314.0M)



**** CK_START: Update Database (mem=314.0M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=314.0M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 2 insts, mean move: 1.32 um, max move: 1.98 um
	max move on inst (coreG/U165): (1054.02, 337.26) --> (1052.04, 337.26)
move report: rPlace moves 2 insts, mean move: 1.32 um, max move: 1.98 um
	max move on inst (coreG/U165): (1054.02, 337.26) --> (1052.04, 337.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.98 um
  inst (coreG/U165) with max move: (1054.02, 337.26) -> (1052.04, 337.26)
  mean    (X+Y) =         1.32 um
Total instances moved : 2
*** cpu=0:00:00.0   mem=307.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 307.445M)
checking logic of clock tree 'padClk'...

#
# Mode                : Setup
# Library Name        : GSCLib_2.0
# Operating Condition : typical
# Process             : 1
# Voltage             : 3
# Temperature         : 25
#
# Library Name        : GSCLib_IO
# Operating Condition : GSCLib_IO/%NOM_PVT
# Process             : 1
# Voltage             : 3.3
# Temperature         : 25
#
********** Clock padClk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 32
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): coreG/S1reg_reg_3_/CK 340.5(ps)
Min trig. edge delay at sink(R): coreG/S2reg_reg_0_/CK 324.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 324.8~340.5(ps)        0~10000(ps)         
Fall Phase Delay               : 349.2~364.9(ps)        0~10000(ps)         
Trig. Edge Skew                : 15.7(ps)               300(ps)             
Rise Skew                      : 15.7(ps)               
Fall Skew                      : 15.7(ps)               
Max. Rise Buffer Tran.         : 51.9(ps)               400(ps)             
Max. Fall Buffer Tran.         : 47.7(ps)               400(ps)             
Max. Rise Sink Tran.           : 210.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 181.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 51.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 47.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 210.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 181.3(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Mar 21 12:48:55 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpA_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpA_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpA_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpA_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpA_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpA_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpA_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpA_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpB_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpB_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpB_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpB_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpB_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpB_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpB_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpB_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpA_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin POWR_ESD of instance inpA_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin GRND_ESD of instance inpA_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34 Repeated 20 times. Will be suppressed.) Power/Ground pin POWR_ESD of instance inpA_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN padA_0_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padA_1_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padA_2_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padA_3_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padB_0_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padB_1_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padB_2_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padB_3_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padC_0_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padC_1_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padC_2_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padC_3_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padClk in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padD_0_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padD_1_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padD_2_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padD_3_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padS1reg_0_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733) PIN padS1reg_1_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN padS1reg_2_ in CELL_VIEW sorter_top,init does not have physical port
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer Metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer Metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer Metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar 21 12:48:55 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 21 12:48:55 2017
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       15478      85.19%
#  Metal 2        V       15478      85.98%
#  Metal 3        H       15478      41.45%
#  Metal 4        V       15478      89.58%
#  Metal 5        H       15478      89.92%
#  Metal 6        V       15478      90.81%
#  ------------------------------------------
#  Total                  92868      80.49%
#
#  3 nets (1.05%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 320.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 1804 um.
#Total half perimeter of net bounding box = 1640 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 1570 um.
#Total wire length on LAYER Metal4 = 234 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 97
#Up-Via Summary (total 97):
#           
#-----------------------
#  Metal 1           32
#  Metal 2           32
#  Metal 3           33
#-----------------------
#                    97 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 351.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.7% of the total area was rechecked for DRC, and 5.1% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
#Complete Detail Routing.
#Total wire length = 1905 um.
#Total half perimeter of net bounding box = 1640 um.
#Total wire length on LAYER Metal1 = 10 um.
#Total wire length on LAYER Metal2 = 97 um.
#Total wire length on LAYER Metal3 = 1579 um.
#Total wire length on LAYER Metal4 = 220 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 97
#Up-Via Summary (total 97):
#           
#-----------------------
#  Metal 1           34
#  Metal 2           31
#  Metal 3           32
#-----------------------
#                    97 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 0
#Total number of violations on LAYER Metal3 = 0
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 320.00 (Mb)
#Peak memory = 351.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.00 (Mb)
#Total memory = 319.00 (Mb)
#Peak memory = 351.00 (Mb)
#Number of warnings = 46
#Total number of warnings = 46
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 21 12:48:55 2017
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : GSCLib_2.0
# Operating Condition : typical
# Process             : 1
# Voltage             : 3
# Temperature         : 25
#
# Library Name        : GSCLib_IO
# Operating Condition : GSCLib_IO/%NOM_PVT
# Process             : 1
# Voltage             : 3.3
# Temperature         : 25
#
********** Clock padClk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 32
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): coreG/S1reg_reg_3_/CK 346.3(ps)
Min trig. edge delay at sink(R): coreG/S2reg_reg_0_/CK 331.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 331.6~346.3(ps)        0~10000(ps)         
Fall Phase Delay               : 356~370.7(ps)          0~10000(ps)         
Trig. Edge Skew                : 14.7(ps)               300(ps)             
Rise Skew                      : 14.7(ps)               
Fall Skew                      : 14.7(ps)               
Max. Rise Buffer Tran.         : 51.6(ps)               400(ps)             
Max. Fall Buffer Tran.         : 47.3(ps)               400(ps)             
Max. Rise Sink Tran.           : 216.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 186(ps)                400(ps)             
Min. Rise Buffer Tran.         : 51.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 47.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 216.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 186(ps)                0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'padClk' ...

Calculating clk-route-only downstream delay for clock tree 'padClk' ...
*** Look For Reconvergent Clock Component ***
The clock tree padClk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=319.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=319.1M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : GSCLib_2.0
# Operating Condition : typical
# Process             : 1
# Voltage             : 3
# Temperature         : 25
#
# Library Name        : GSCLib_IO
# Operating Condition : GSCLib_IO/%NOM_PVT
# Process             : 1
# Voltage             : 3.3
# Temperature         : 25
#
********** Clock padClk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 32
Nr. of Buffer                  : 1
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): coreG/S1reg_reg_3_/CK 346.3(ps)
Min trig. edge delay at sink(R): coreG/S2reg_reg_0_/CK 331.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 331.6~346.3(ps)        0~10000(ps)         
Fall Phase Delay               : 356~370.7(ps)          0~10000(ps)         
Trig. Edge Skew                : 14.7(ps)               300(ps)             
Rise Skew                      : 14.7(ps)               
Fall Skew                      : 14.7(ps)               
Max. Rise Buffer Tran.         : 51.6(ps)               400(ps)             
Max. Fall Buffer Tran.         : 47.3(ps)               400(ps)             
Max. Rise Sink Tran.           : 216.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 186(ps)                400(ps)             
Min. Rise Buffer Tran.         : 51.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 47.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 216.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 186(ps)                0(ps)               


Clock padClk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report output/clock.report ....
Generating Clock Routing Guide sorter_top.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:00.9, real=0:00:00.0, mem=319.1M) ***
<clockDesign CMD> timeDesign -postCTS -outDir output
*** Starting trialRoute (mem=319.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
There are 3 nets with 1 extra space.
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 321.0M):
Est net length = 1.978e+04um = 1.651e+04H + 3.270e+03V
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6776 1381)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6774 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 322.5M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	23	 0.20%
 10:	17583	50.78%	1105	 9.44%
 11:	8115	23.44%	140	 1.20%
 12:	59	 0.17%	169	 1.44%
 13:	236	 0.68%	168	 1.43%
 14:	25	 0.07%	291	 2.49%
 15:	42	 0.12%	4458	38.07%
 16:	74	 0.21%	0	 0.00%
 17:	88	 0.25%	3	 0.03%
 18:	134	 0.39%	27	 0.23%
 19:	249	 0.72%	0	 0.00%
 20:	4846	14.00%	76	 0.65%

Global route (cpu=0.0s real=0.0s 321.5M)
Phase 1l route (0:00:00.0 320.2M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (1.6%H 1.2%V) = (2.246e+04um 1.159e+04um) = (6780 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	22	 0.19%
 10:	17583	50.78%	1108	 9.46%
 11:	8115	23.44%	137	 1.17%
 12:	59	 0.17%	169	 1.44%
 13:	238	 0.69%	168	 1.43%
 14:	23	 0.07%	293	 2.50%
 15:	44	 0.13%	4457	38.06%
 16:	72	 0.21%	0	 0.00%
 17:	89	 0.26%	3	 0.03%
 18:	133	 0.38%	27	 0.23%
 19:	250	 0.72%	0	 0.00%
 20:	4845	13.99%	76	 0.65%



*** Completed Phase 1 route (0:00:00.0 319.1M) ***


Total length: 2.244e+04um, number of vias: 1720
M1(H) length: 9.900e+00um, number of vias: 821
M2(V) length: 3.398e+03um, number of vias: 787
M3(H) length: 1.779e+04um, number of vias: 106
M4(V) length: 9.873e+02um, number of vias: 6
M5(H) length: 2.554e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 319.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=319.1M) ***
Peak Memory Usage was 325.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=319.1M) ***

Extraction called for design 'sorter_top' of instances=262 and nets=286 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.102M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.924  |  2.924  |  9.962  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.419%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir output
Total CPU time: 0.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 325.617188 Mbytes
<CMD> trialRoute -maxRouteLayer 6 -highEffort
*** Starting trialRoute (mem=325.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -maxRouteLayer 6 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
There are 3 nets with 1 extra space.
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 327.5M):
Est net length = 1.978e+04um = 1.651e+04H + 3.270e+03V
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6776 1381)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 328.5M):
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6774 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 328.5M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 328.5M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 329.0M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	23	 0.20%
 10:	17583	50.78%	1105	 9.44%
 11:	8115	23.44%	140	 1.20%
 12:	59	 0.17%	169	 1.44%
 13:	236	 0.68%	168	 1.43%
 14:	25	 0.07%	291	 2.49%
 15:	42	 0.12%	4458	38.07%
 16:	74	 0.21%	0	 0.00%
 17:	88	 0.25%	3	 0.03%
 18:	134	 0.39%	27	 0.23%
 19:	249	 0.72%	0	 0.00%
 20:	4846	14.00%	76	 0.65%

Global route (cpu=0.0s real=0.0s 328.0M)
Phase 1l route (0:00:00.0 326.8M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (1.6%H 1.2%V) = (2.246e+04um 1.159e+04um) = (6780 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	22	 0.19%
 10:	17583	50.78%	1108	 9.46%
 11:	8115	23.44%	137	 1.17%
 12:	59	 0.17%	169	 1.44%
 13:	238	 0.69%	168	 1.43%
 14:	23	 0.07%	293	 2.50%
 15:	44	 0.13%	4457	38.06%
 16:	72	 0.21%	0	 0.00%
 17:	89	 0.26%	3	 0.03%
 18:	133	 0.38%	27	 0.23%
 19:	250	 0.72%	0	 0.00%
 20:	4845	13.99%	76	 0.65%



*** Completed Phase 1 route (0:00:00.0 325.6M) ***


Total length: 2.244e+04um, number of vias: 1720
M1(H) length: 9.900e+00um, number of vias: 821
M2(V) length: 3.398e+03um, number of vias: 787
M3(H) length: 1.779e+04um, number of vias: 106
M4(V) length: 9.873e+02um, number of vias: 6
M5(H) length: 2.554e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 325.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=325.6M) ***
Peak Memory Usage was 332.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=325.6M) ***

<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top.cts -outDir report
*** Starting trialRoute (mem=319.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
There are 3 nets with 1 extra space.
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 321.0M):
Est net length = 1.978e+04um = 1.651e+04H + 3.270e+03V
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6776 1381)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6774 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 322.5M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	23	 0.20%
 10:	17583	50.78%	1105	 9.44%
 11:	8115	23.44%	140	 1.20%
 12:	59	 0.17%	169	 1.44%
 13:	236	 0.68%	168	 1.43%
 14:	25	 0.07%	291	 2.49%
 15:	42	 0.12%	4458	38.07%
 16:	74	 0.21%	0	 0.00%
 17:	88	 0.25%	3	 0.03%
 18:	134	 0.39%	27	 0.23%
 19:	249	 0.72%	0	 0.00%
 20:	4846	14.00%	76	 0.65%

Global route (cpu=0.0s real=0.0s 321.5M)
Phase 1l route (0:00:00.0 320.2M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (1.6%H 1.2%V) = (2.246e+04um 1.159e+04um) = (6780 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	22	 0.19%
 10:	17583	50.78%	1108	 9.46%
 11:	8115	23.44%	137	 1.17%
 12:	59	 0.17%	169	 1.44%
 13:	238	 0.69%	168	 1.43%
 14:	23	 0.07%	293	 2.50%
 15:	44	 0.13%	4457	38.06%
 16:	72	 0.21%	0	 0.00%
 17:	89	 0.26%	3	 0.03%
 18:	133	 0.38%	27	 0.23%
 19:	250	 0.72%	0	 0.00%
 20:	4845	13.99%	76	 0.65%



*** Completed Phase 1 route (0:00:00.0 319.1M) ***


Total length: 2.244e+04um, number of vias: 1720
M1(H) length: 9.900e+00um, number of vias: 821
M2(V) length: 3.398e+03um, number of vias: 787
M3(H) length: 1.779e+04um, number of vias: 106
M4(V) length: 9.873e+02um, number of vias: 6
M5(H) length: 2.554e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 319.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=319.1M) ***
Peak Memory Usage was 325.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=319.1M) ***

Extraction called for design 'sorter_top' of instances=262 and nets=286 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.102M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.924  |  2.924  |  9.962  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.419%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.15 sec
Total Real time: 0.0 sec
Total Memory Usage: 325.617188 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top_postCTS -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=319.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
There are 3 nets with 1 extra space.
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 321.0M):
Est net length = 1.978e+04um = 1.651e+04H + 3.270e+03V
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6776 1381)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.244e+04um 1.159e+04um) = (6774 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 322.0M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 322.5M):
Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.6%H 1.2%V) = (2.243e+04um 1.160e+04um) = (6773 1382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	23	 0.20%
 10:	17583	50.78%	1105	 9.44%
 11:	8115	23.44%	140	 1.20%
 12:	59	 0.17%	169	 1.44%
 13:	236	 0.68%	168	 1.43%
 14:	25	 0.07%	291	 2.49%
 15:	42	 0.12%	4458	38.07%
 16:	74	 0.21%	0	 0.00%
 17:	88	 0.25%	3	 0.03%
 18:	134	 0.39%	27	 0.23%
 19:	249	 0.72%	0	 0.00%
 20:	4846	14.00%	76	 0.65%

Global route (cpu=0.0s real=0.0s 321.5M)
Phase 1l route (0:00:00.0 320.2M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (1.6%H 1.2%V) = (2.246e+04um 1.159e+04um) = (6780 1381)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	2	 0.02%
  8:	778	 2.25%	4	 0.03%
  9:	1316	 3.80%	22	 0.19%
 10:	17583	50.78%	1108	 9.46%
 11:	8115	23.44%	137	 1.17%
 12:	59	 0.17%	169	 1.44%
 13:	238	 0.69%	168	 1.43%
 14:	23	 0.07%	293	 2.50%
 15:	44	 0.13%	4457	38.06%
 16:	72	 0.21%	0	 0.00%
 17:	89	 0.26%	3	 0.03%
 18:	133	 0.38%	27	 0.23%
 19:	250	 0.72%	0	 0.00%
 20:	4845	13.99%	76	 0.65%



*** Completed Phase 1 route (0:00:00.0 319.1M) ***


Total length: 2.244e+04um, number of vias: 1720
M1(H) length: 9.900e+00um, number of vias: 821
M2(V) length: 3.398e+03um, number of vias: 787
M3(H) length: 1.779e+04um, number of vias: 106
M4(V) length: 9.873e+02um, number of vias: 6
M5(H) length: 2.554e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 319.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=319.1M) ***
Peak Memory Usage was 325.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=319.1M) ***

Extraction called for design 'sorter_top' of instances=262 and nets=286 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.102M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.203  |  0.700  | -0.203  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -3.049  |  0.000  | -3.049  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |    0    |   16    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 29.419%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.16 sec
Total Real time: 0.0 sec
Total Memory Usage: 319.101562 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 319.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=319.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=319.1M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:          CLKBUFX1         -   GSCLib_2.0
*info:          CLKBUFX2         -   GSCLib_2.0
*info:             BUFX1         -   GSCLib_2.0
*info:          CLKBUFX3         -   GSCLib_2.0
*info:             BUFX3         -   GSCLib_2.0
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:17, mem=319.1M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 325.6M)
Number of Loop : 0
Start delay calculation (mem=325.617M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=325.617M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 325.6M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.203 ns 
 TNS         : -3.049 ns 
 Viol paths  : 16 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:17, mem=325.6M)
Setting analysis mode to setup ...
Info: 33 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    2.924 ns      2.924 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 2.924 ns 
 reg2reg WS  : 2.924 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 2.924 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:01:17, mem=325.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.924  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   32    |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.203  |
|           TNS (ns):| -3.049  |
|    Violating Paths:|   16    |
|          All Paths:|   32    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.071   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.419%
------------------------------------------------------------
Info: 33 io nets excluded
Info: 2 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:01:17, mem=325.6M)
Density before buffering = 0.294 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUFX1    5.0   0.160/0.093 (0.672/0.672, 0.020)   0.160/0.093 (0.672/0.672, 0.020)
*Info:   CLKBUFX2    6.0   0.162/0.080 (0.672/0.672, 0.020)   0.162/0.080 (0.672/0.672, 0.020)
*Info:   BUFX1    6.0   0.179/0.097 (0.672/0.672, 0.020)   0.179/0.097 (0.672/0.672, 0.020)
*Info:   CLKBUFX3    6.0   0.164/0.087 (0.672/0.672, 0.020)   0.164/0.087 (0.672/0.672, 0.020)
*Info:   BUFX3    6.0   0.197/0.114 (0.672/0.672, 0.020)   0.197/0.114 (0.672/0.672, 0.020)
Worst hold path end point: coreG/Areg_reg_0_/D net A_0_
Iter 0: Hold WNS: -0.203 Hold TNS: -3.049 #Viol Endpoints: 16 CPU: 0:00:36.4
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 64 Moves Generated: 16 Moves Failed: 0 Moves Committed: 16
Worst hold path end point: coreG/FE_PHC0_A_0_/A net A_0_
Iter 1: Hold WNS: -0.157 Hold TNS: -2.324 #Viol Endpoints: 16 CPU: 0:00:36.4
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 96 Moves Generated: 16 Moves Failed: 0 Moves Committed: 16
Worst hold path end point: coreG/FE_PHC0_A_0_/A net A_0_
Iter 2: Hold WNS: -0.105 Hold TNS: -1.459 #Viol Endpoints: 16 CPU: 0:00:36.5
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 128 Moves Generated: 16 Moves Failed: 0 Moves Committed: 16
Worst hold path end point: coreG/FE_PHC0_A_0_/A net A_0_
Iter 3: Hold WNS: -0.049 Hold TNS: -0.594 #Viol Endpoints: 16 CPU: 0:00:36.5
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 160 Moves Generated: 16 Moves Failed: 0 Moves Committed: 16
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: coreG/Creg_reg_2_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.924 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:coreG/S4reg_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: coreG/Creg_reg_2_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.924 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:coreG/S4reg_reg_0_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: coreG/Creg_reg_2_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 2.924 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:coreG/S4reg_reg_0_/D 
--------------------------------------------------- 
Density after buffering = 0.329 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 64 nets for commit
*info: Added a total of 64 cells to fix/reduce hold violation
*info:
*info:            3 cells of type 'BUFX1' used
*info:           50 cells of type 'BUFX3' used
*info:           11 cells of type 'CLKBUFX1' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:01:18, mem=325.6M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=325.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 2.248e+04 (1.865e+04 3.828e+03) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 19 )
*** Starting trialRoute (mem=325.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
There are 3 nets with 1 extra space.
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 327.5M):
Est net length = 2.059e+04um = 1.700e+04H + 3.588e+03V
Usage: (1.7%H 1.3%V) = (2.313e+04um 1.295e+04um) = (6983 1543)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 328.8M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.295e+04um) = (6981 1543)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 328.8M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 328.8M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 329.3M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	3	 0.03%
  8:	778	 2.25%	3	 0.03%
  9:	1316	 3.80%	24	 0.20%
 10:	17583	50.78%	1107	 9.45%
 11:	8117	23.44%	141	 1.20%
 12:	64	 0.18%	179	 1.53%
 13:	234	 0.68%	210	 1.79%
 14:	25	 0.07%	316	 2.70%
 15:	40	 0.12%	4377	37.38%
 16:	62	 0.18%	1	 0.01%
 17:	97	 0.28%	3	 0.03%
 18:	149	 0.43%	26	 0.22%
 19:	252	 0.73%	0	 0.00%
 20:	4828	13.94%	76	 0.65%

Global route (cpu=0.0s real=0.0s 328.0M)
Phase 1l route (0:00:00.0 326.8M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (1.7%H 1.3%V) = (2.315e+04um 1.297e+04um) = (6990 1545)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	3	 0.03%
  8:	778	 2.25%	3	 0.03%
  9:	1316	 3.80%	23	 0.20%
 10:	17583	50.78%	1110	 9.48%
 11:	8117	23.44%	140	 1.20%
 12:	65	 0.19%	177	 1.51%
 13:	234	 0.68%	210	 1.79%
 14:	24	 0.07%	318	 2.72%
 15:	43	 0.12%	4376	37.37%
 16:	61	 0.18%	1	 0.01%
 17:	95	 0.27%	3	 0.03%
 18:	150	 0.43%	26	 0.22%
 19:	252	 0.73%	0	 0.00%
 20:	4827	13.94%	76	 0.65%



*** Completed Phase 1 route (0:00:00.0 325.6M) ***


Total length: 2.328e+04um, number of vias: 1972
M1(H) length: 9.900e+00um, number of vias: 949
M2(V) length: 3.736e+03um, number of vias: 904
M3(H) length: 1.791e+04um, number of vias: 109
M4(V) length: 1.008e+03um, number of vias: 10
M5(H) length: 6.217e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 325.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=325.6M) ***
Peak Memory Usage was 332.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=325.6M) ***

Extraction called for design 'sorter_top' of instances=326 and nets=350 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.102M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 325.6M)
Number of Loop : 0
Start delay calculation (mem=325.617M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=325.617M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 325.6M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 325.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 325.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.931  |  2.931  |  9.735  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.700  |  0.001  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.074   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.884%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 319.1M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top_postCTS -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=319.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
There are 3 nets with 1 extra space.
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 321.0M):
Est net length = 2.059e+04um = 1.700e+04H + 3.588e+03V
Usage: (1.7%H 1.3%V) = (2.313e+04um 1.295e+04um) = (6983 1543)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 322.2M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.295e+04um) = (6981 1543)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 322.2M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 322.2M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 322.7M):
Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.7%H 1.3%V) = (2.312e+04um 1.296e+04um) = (6980 1544)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	3	 0.03%
  8:	778	 2.25%	3	 0.03%
  9:	1316	 3.80%	24	 0.20%
 10:	17583	50.78%	1107	 9.45%
 11:	8117	23.44%	141	 1.20%
 12:	64	 0.18%	179	 1.53%
 13:	234	 0.68%	210	 1.79%
 14:	25	 0.07%	316	 2.70%
 15:	40	 0.12%	4377	37.38%
 16:	62	 0.18%	1	 0.01%
 17:	97	 0.28%	3	 0.03%
 18:	149	 0.43%	26	 0.22%
 19:	252	 0.73%	0	 0.00%
 20:	4828	13.94%	76	 0.65%

Global route (cpu=0.0s real=0.0s 321.5M)
Phase 1l route (0:00:00.0 320.2M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (1.7%H 1.3%V) = (2.315e+04um 1.297e+04um) = (6990 1545)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	86	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	3	 0.03%
  8:	778	 2.25%	3	 0.03%
  9:	1316	 3.80%	23	 0.20%
 10:	17583	50.78%	1110	 9.48%
 11:	8117	23.44%	140	 1.20%
 12:	65	 0.19%	177	 1.51%
 13:	234	 0.68%	210	 1.79%
 14:	24	 0.07%	318	 2.72%
 15:	43	 0.12%	4376	37.37%
 16:	61	 0.18%	1	 0.01%
 17:	95	 0.27%	3	 0.03%
 18:	150	 0.43%	26	 0.22%
 19:	252	 0.73%	0	 0.00%
 20:	4827	13.94%	76	 0.65%



*** Completed Phase 1 route (0:00:00.0 319.1M) ***


Total length: 2.328e+04um, number of vias: 1972
M1(H) length: 9.900e+00um, number of vias: 949
M2(V) length: 3.736e+03um, number of vias: 904
M3(H) length: 1.791e+04um, number of vias: 109
M4(V) length: 1.008e+03um, number of vias: 10
M5(H) length: 6.217e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 319.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=319.1M) ***
Peak Memory Usage was 325.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=319.1M) ***

Extraction called for design 'sorter_top' of instances=326 and nets=350 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 319.102M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.700  |  0.001  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 32.884%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.15 sec
Total Real time: 0.0 sec
Total Memory Usage: 319.101562 Mbytes
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL8 FILL4 FILL2 FILL1 -prefix FILL -markFixed
**WARN: (ENCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO: Adding fillers to top-module.
*INFO:   Added 895 filler insts (cell FILL8 / prefix FILL).
*INFO:   Added 74 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 97 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 95 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 1161 filler insts added - prefix FILL (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> selectInst FILL_457
<CMD> fit
<CMD> wroute -multiCpu 2
Writing DEF file '.wroute_5859.def', current time is Tue Mar 21 12:57:49 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '.wroute_5859.def' is written, current time is Tue Mar 21 12:57:49 2017 ...
*** Begin WROUTE on Tue Mar 21 12:57:49 2017 ***
WROUTE /EDA/tools/cadence/EDI/tools.lnx86/fe/bin/32bit/wroute version 3.1.61 db version 1.01 (32 bit)
WROUTE compiled on 06/29/2009 23:59 (icmlin01)
WROUTE ran on directory: /afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter
WROUTE ran on machine: 5013-w19 (Linux 2.6.32-573.3.1.el6.x86_64 x86_64 800Mhz)

Begin option processing ...
(from .wroute_5859.conf) grouteGgridMode set to "uniform"
(from .wroute_5859.conf) inputDefName set to ".wroute_5859.def"
(from .wroute_5859.conf) inputLefName set to "/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/lef/GSCLib_3.0.lef /CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/lef/GSCLib_IO.lef"
(from .wroute_5859.conf) outputDbName set to "sorter_top.wdb"
(from .wroute_5859.conf, hidden option) outputRefName set to ".wroute_5859.ref"
(from .wroute_5859.conf) processor set to 2
(from .wroute_5859.conf) routeFinal set to true
(from .wroute_5859.conf) routeGlobal set to true
(from .wroute_5859.conf) frouteAutoStop set to false
(from .wroute_5859.conf, hidden option) outputRefFullChangeInfo set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 6.00 megs.

Begin checkout products ...
Encounter_C 9.0
Encounter_Digital_Impl_Sys_XL 9.0       [1 copy]
End checkout products.

Begin LEF/DEF in ...
Reading "/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/lef/GSCLib_3.0.lef" ...
Reading "/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/lef/GSCLib_IO.lef" ...
Reading ".wroute_5859.def" ...
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 177 macros, 21 used
Read in 1487 components
  1447 core components: 0 unplaced, 253 placed, 1194 fixed
  36 pad components: 0 unplaced, 36 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 33 logical pins
Read in 2 special nets, 2 routed
Read in 350 nets, 2 routed
Read in 4117 terminals

Distribution of nets (excluding special nets):
       33 ( 1        term),    191 ( 2        term),     46 ( 3        term),
       37 ( 4        term),     22 ( 5        term),      9 ( 9        term),
        9 (10-19     term),      1 (30-39     term),      2 (60-69     term),
        0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:00, real: 0:00:01, peak: 13.00 megs.

Begin global routing ...
Begin building data ...
Using automatically generated gcell grid instead of specified gcell grid

Gcell summary:
Layer             Gcell        Blocked Gcell        0-Track Gcell
-----------------------------------------------------------------
 1st routing      25491      21938 ( 86.06%)          0 (  0.00%)
 2nd routing      25491      21419 ( 84.03%)          0 (  0.00%)
 3rd routing      25491      10706 ( 42.00%)          0 (  0.00%)
 4th routing      25491      22569 ( 88.54%)          0 (  0.00%)
 5th routing      25491      22752 ( 89.26%)          0 (  0.00%)
 6th routing      25491      22752 ( 89.26%)          0 (  0.00%)
-----------------------------------------------------------------
                 152946     122136 ( 79.86%)          0 (  0.00%)
End building data: cpu: 0:00:00, real: 0:00:00, peak: 19.00 megs.

Begin routing ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         21          0           0       0 (  0.00%)
 2nd routing        414        867           0       0 (  0.00%)
 3rd routing       2309        715           0       0 (  0.00%)
 4th routing         13         22           6       6 (  0.02%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   2757       1604           6       6 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        6 ( 0.02%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    6 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 1 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         18          0           0       0 (  0.00%)
 2nd routing        418        867           0       0 (  0.00%)
 3rd routing       2539        725           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   2975       1592           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 2 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         19          0           0       0 (  0.00%)
 2nd routing        419        865           0       0 (  0.00%)
 3rd routing       2539        724           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   2977       1589           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 2 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 3 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         19          0           0       0 (  0.00%)
 2nd routing        419        865           0       0 (  0.00%)
 3rd routing       2539        724           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   2977       1589           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 3 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 4 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         19          0           0       0 (  0.00%)
 2nd routing        419        865           0       0 (  0.00%)
 3rd routing       2539        724           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   2977       1589           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 4 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.
End global routing: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin final routing ...
Begin building data ...
Running in mix chip assembly (85.4%) and standard cell (14.6%) mode.
End building data: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin routing ...
Layer          H-Length   V-Length   Down-Via  Violation
--------------------------------------------------------
 1st routing        899          8          0          0
 2nd routing        324       4364       1171          2
 3rd routing      16378         42        663          0
 4th routing          1        532        162          0
 5th routing          0          0          0          0
 6th routing          0          0          0          0
--------------------------------------------------------
                  17604       4948       1996          2
End routing: cpu: 0:00:01, real: 0:00:00, peak: 58.00 megs.

Begin pass 1 search repair ...
Layer          H-Length   V-Length   Down-Via  Violation
--------------------------------------------------------
 1st routing        898          8          0          0
 2nd routing        323       4364       1171          0
 3rd routing      16381         42        663          0
 4th routing          1        532        162          0
 5th routing          0          0          0          0
 6th routing          0          0          0          0
--------------------------------------------------------
                  17605       4948       1996          0
End pass 1 search repair: cpu: 0:00:00, real: 0:00:00, peak: 58.00 megs.
End final routing: cpu: 0:00:01, real: 0:00:00, peak: 58.00 megs.

Begin DB out ...
Writing "sorter_top.wdb" ...
Written out 13 layers, 6 routing layers, 1 overlap layer
Written out 177 macros, 21 used
Written out 1487 components
  1447 core components: 0 unplaced, 253 placed, 1194 fixed
  36 pad components: 0 unplaced, 36 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Written out 33 logical pins
Written out 2 special nets, 2 routed
Written out 350 nets, 317 routed
Written out 4117 terminals
Written out 152946 gcells for 6 layers
Written out 1418 real and virtual terminals
End DB out: cpu: 0:00:00, real: 0:00:00, peak: 58.00 megs.

Begin LEF/DEF/REF out ...
Writing ".wroute_5859.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 58.00 megs.

Begin checkin products ...
Encounter_C
Encounter_Digital_Impl_Sys_XL
Multithread_Route_Option
End checkin products.

Begin final report ...
Total wire length                    =      22554 (     17605x       4948y)
Total number of vias                 =       1996
Total number of violations           =          0
Total number of over capacity gcells =          0 (  0.00%)
Total CPU time used                  =    0:00:02
Total real time used                 =    0:00:14
Maximum memory used                  =   58.00 megs
End final report.

*** End WROUTE on Tue Mar 21 12:58:03 2017 ***
Reading REF file '.wroute_5859.ref' ...
version 1.000000
design sorter_top
status frouted
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
--- BUSBITCHARS '[]'
--- UnitsPerDBU = 1.0000
there are 293 columns
there are 87 rows
there are 14 vias
There are 0 violations
REF file '.wroute_5859.ref' is parsed.
default_rc_corner
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top.finalsetup -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'sorter_top' of instances=1487 and nets=350 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sorter_top_xWZgBJ_5859.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
**WARN: (ENCEXT-3082):	2 nets will be ignored in Native Extraction. The name of nets are saved in sorter_top.opennet. Run extraction with '-specialNet' option if the design contains special routes. If '-specialNet' option has been used, these nets are either open, or have polygons or other shapes which are not supported by Native Extraction engine. You can use QRC extraction to extract parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 320.9M)
Creating parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq' for storing RC.
Extracted 10.0537% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 20.0586% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 30.0634% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 40.0683% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 50.0732% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 60.0781% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 70.083% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 80.0878% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 90.0927% (CPU Time= 0:00:00.0  MEM= 322.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 322.9M)
Nr. Extracted Resistors     : 3897
Nr. Extracted Ground Cap.   : 4167
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 320.910M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.539  |  2.539  |  9.596  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.087   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.12 sec
Total Real time: 0.0 sec
Total Memory Usage: 327.425781 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top.finalhold -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'sorter_top' of instances=1487 and nets=350 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sorter_top_xWZgBJ_5859.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
**WARN: (ENCEXT-3082):	2 nets will be ignored in Native Extraction. The name of nets are saved in sorter_top.opennet. Run extraction with '-specialNet' option if the design contains special routes. If '-specialNet' option has been used, these nets are either open, or have polygons or other shapes which are not supported by Native Extraction engine. You can use QRC extraction to extract parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 327.4M)
Creating parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq' for storing RC.
Extracted 10.0537% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 20.0586% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 30.0634% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 40.0683% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 50.0732% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 60.0781% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 70.083% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 80.0878% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 90.0927% (CPU Time= 0:00:00.0  MEM= 329.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 329.5M)
Nr. Extracted Resistors     : 3897
Nr. Extracted Ground Cap.   : 4167
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 327.426M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.734  |  0.099  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   32    |   16    |   16    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.12 sec
Total Real time: 0.0 sec
Total Memory Usage: 320.910156 Mbytes
<CMD> saveDesign sorter_top.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "sorter_top.enc.dat/sorter_top.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'sorter_top.enc.dat/sorter_top.ctstch' ...
Saving configuration ...
Saving preference file sorter_top.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=320.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=320.9M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> saveNetlist output/sorter_top.v
Writing Netlist "output/sorter_top.v" ...
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.4
<CMD> defOut -floorplan -netlist -routing output/sorter_top.def
Writing DEF file 'output/sorter_top.def', current time is Tue Mar 21 13:05:20 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'output/sorter_top.def' is written, current time is Tue Mar 21 13:05:20 2017 ...
<CMD> set dbgLefDefOutVersion 5.4
<CMD> saveDesign sorter_top.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory sorter_top.enc.dat exists, rename it to sorter_top.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "sorter_top.enc.dat/sorter_top.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'sorter_top.enc.dat/sorter_top.ctstch' ...
Saving configuration ...
Saving preference file sorter_top.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=320.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=320.9M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> saveDesign sorter_top_final.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "sorter_top_final.enc.dat/sorter_top.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'sorter_top_final.enc.dat/sorter_top.ctstch' ...
Saving configuration ...
Saving preference file sorter_top_final.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=320.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=320.9M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> fit
<CMD> extractRC
Extraction called for design 'sorter_top' of instances=1487 and nets=350 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sorter_top_xWZgBJ_5859.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
**WARN: (ENCEXT-3082):	2 nets will be ignored in Native Extraction. The name of nets are saved in sorter_top.opennet. Run extraction with '-specialNet' option if the design contains special routes. If '-specialNet' option has been used, these nets are either open, or have polygons or other shapes which are not supported by Native Extraction engine. You can use QRC extraction to extract parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 321.0M)
Creating parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq' for storing RC.
Extracted 10.0537% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 20.0586% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 30.0634% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 40.0683% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 50.0732% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 60.0781% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 70.083% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 80.0878% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 90.0927% (CPU Time= 0:00:00.0  MEM= 323.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 323.0M)
Nr. Extracted Resistors     : 3897
Nr. Extracted Ground Cap.   : 4167
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 320.953M)
<CMD> write_sdf -version 2.1 -precision 4 design.sdf
Topological Sorting (CPU = 0:00:00.0, MEM = 329.5M)
Number of Loop : 0
Start delay calculation (mem=329.473M)...
delayCal using detail RC...
Opening parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 331.5M)
Closing parasitic data file './sorter_top_xWZgBJ_5859.rcdb.d/header.seq'. 346 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=329.473M 2)
Topological Sorting (CPU = 0:00:00.0, MEM = 329.5M)
Number of Loop : 0
Start delay calculation (mem=329.473M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=329.473M 2)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 329.5M) ***

*** Memory Usage v0.159.2.6.2.1 (Current mem = 320.953M, initial mem = 46.672M) ***
--- Ending "Encounter" (totcpu=0:02:33, real=0:29:49, mem=321.0M) ---
