Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c680d6b0ac5f4df78b00614f716e50d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DEC_2to4_tb_behav xil_defaultlib.DEC_2to4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DEC_2to4 [dec_2to4_default]
Compiling architecture bench of entity xil_defaultlib.dec_2to4_tb
Built simulation snapshot DEC_2to4_tb_behav
