{"code": 0, "data": {"allow_search": true, "attention": false, "author_title": null, "blocked": false, "blocked_count": null, "can_del": false, "comments": [{"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 271509, "create_time": 1656817507, "is_blocked": false, "is_tmp": false, "name_id": 1, "text": "wire和reg一样啊，只是输入和输出都在同一时钟周期罢了", "timestamp": 1656817507}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 271515, "create_time": 1656817803, "is_blocked": false, "is_tmp": false, "name_id": 2, "text": "没啥区别吧，不行的话在tb里面把输入设成reg", "timestamp": 1656817803}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 272097, "create_time": 1656837361, "is_blocked": false, "is_tmp": false, "name_id": 0, "text": "Re Bob: 那假如输出是reg那它在一个cycle里如果输入改变输出是在这个cycle改变还是下一个？", "timestamp": 1656837361}], "create_time": 1656816317, "cw": null, "hot_score": null, "is_blocked": false, "is_reported": null, "is_tmp": false, "last_comment_time": 1656837361, "likenum": 5, "n_attentions": 5, "n_comments": 3, "pid": 76924, "poll": null, "reply": 3, "text": "想知道verilog里对于wire怎么进行仿真？比如输入和输出都是wire类型", "timestamp": 1656816317}}