// Seed: 342254118
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output wor id_2,
    output tri id_3,
    input wor id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input tri id_8,
    input tri id_9,
    input tri1 id_10,
    input uwire id_11,
    output wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri1 id_15,
    output uwire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wire id_19,
    output wor id_20,
    output wor id_21
    , id_36,
    input supply0 id_22,
    output wand id_23,
    input wor id_24,
    output tri1 id_25,
    input tri1 id_26,
    input wand id_27,
    output tri0 id_28,
    input tri0 id_29,
    input wand id_30,
    input wand id_31,
    input supply0 id_32,
    output wor id_33,
    input wor id_34
);
  assign id_25 = id_17;
  wire id_37;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output wire id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9,
    output supply1 id_10,
    input uwire id_11,
    input tri id_12,
    output uwire id_13,
    input wand id_14,
    input wand id_15,
    input tri id_16,
    output wor id_17
    , id_25,
    input tri void id_18,
    input wor id_19,
    input uwire id_20,
    input supply0 id_21,
    output wire id_22,
    input tri id_23
);
  module_0(
      id_3,
      id_20,
      id_3,
      id_9,
      id_0,
      id_18,
      id_0,
      id_0,
      id_4,
      id_23,
      id_12,
      id_5,
      id_17,
      id_7,
      id_21,
      id_21,
      id_17,
      id_5,
      id_19,
      id_5,
      id_10,
      id_10,
      id_14,
      id_6,
      id_16,
      id_17,
      id_21,
      id_7,
      id_10,
      id_14,
      id_7,
      id_16,
      id_20,
      id_17,
      id_20
  );
endmodule
