{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 8,
    "design__inferred_latch__count": 0,
    "design__instance__count": 16769,
    "design__instance__area": 110492,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 18,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 47,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3,
    "power__internal__total": 0.0011823255335912108,
    "power__switching__total": 0.0009233552264049649,
    "power__leakage__total": 1.2385559955419012e-07,
    "power__total": 0.0021058046258985996,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.45416152679651023,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4503466338425519,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3299848265814933,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.742624871505559,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.329985,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 220,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 47,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 4,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6089717791291166,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6074574348806994,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9193982502218503,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -1.5578898612099055,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -15.378781350339878,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -1.5578898612099055,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.919398,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 20,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 5,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 47,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3898950439531757,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.38511758760964426,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10997880695208355,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 15.569348917460356,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.109979,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 309,
    "design__max_fanout_violation__count": 47,
    "design__max_cap_violation__count": 12,
    "clock__skew__worst_hold": -0.38636958614992295,
    "clock__skew__worst_setup": 0.3821395807953172,
    "timing__hold__ws": 0.1074562691464905,
    "timing__setup__ws": -1.928704361922058,
    "timing__hold__tns": 0,
    "timing__setup__tns": -22.904789824228377,
    "timing__hold__wns": 0,
    "timing__setup__wns": -1.928704361922058,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.107456,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 58,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 478.88 489.6",
    "design__core__bbox": "5.52 10.88 473.34 478.72",
    "design__io": 576,
    "design__die__area": 234460,
    "design__core__area": 218865,
    "design__instance__count__stdcell": 16769,
    "design__instance__area__stdcell": 110492,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.504842,
    "design__instance__utilization__stdcell": 0.504842,
    "design__instance__count__class:inverter": 87,
    "design__instance__count__class:sequential_cell": 350,
    "design__instance__count__class:multi_input_combinational_cell": 10185,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 14771,
    "design__instance__count__class:tap_cell": 3132,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 574,
    "design__io__hpwl": 111685501,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 413262,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 2630,
    "design__instance__count__class:clock_buffer": 58,
    "design__instance__count__class:clock_inverter": 38,
    "design__instance__count__setup_buffer": 1,
    "design__instance__count__hold_buffer": 312,
    "antenna__violating__nets": 46,
    "antenna__violating__pins": 52,
    "route__antenna_violation__count": 46,
    "antenna_diodes_count": 289,
    "design__instance__count__class:antenna_cell": 289,
    "route__net": 13834,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 12427,
    "route__wirelength__iter:1": 509772,
    "route__drc_errors__iter:2": 9423,
    "route__wirelength__iter:2": 506291,
    "route__drc_errors__iter:3": 8998,
    "route__wirelength__iter:3": 504261,
    "route__drc_errors__iter:4": 3694,
    "route__wirelength__iter:4": 504022,
    "route__drc_errors__iter:5": 1815,
    "route__wirelength__iter:5": 504036,
    "route__drc_errors__iter:6": 974,
    "route__wirelength__iter:6": 503954,
    "route__drc_errors__iter:7": 619,
    "route__wirelength__iter:7": 503939,
    "route__drc_errors__iter:8": 312,
    "route__wirelength__iter:8": 503671,
    "route__drc_errors__iter:9": 245,
    "route__wirelength__iter:9": 503553,
    "route__drc_errors__iter:10": 123,
    "route__wirelength__iter:10": 503480,
    "route__drc_errors__iter:11": 55,
    "route__wirelength__iter:11": 503431,
    "route__drc_errors__iter:12": 43,
    "route__wirelength__iter:12": 503425,
    "route__drc_errors__iter:13": 43,
    "route__wirelength__iter:13": 503425,
    "route__drc_errors__iter:14": 8,
    "route__wirelength__iter:14": 503346,
    "route__drc_errors__iter:15": 8,
    "route__wirelength__iter:15": 503346,
    "route__drc_errors__iter:16": 3,
    "route__wirelength__iter:16": 503343,
    "route__drc_errors__iter:17": 3,
    "route__wirelength__iter:17": 503343,
    "route__drc_errors__iter:18": 3,
    "route__wirelength__iter:18": 503343,
    "route__drc_errors__iter:19": 3,
    "route__wirelength__iter:19": 503343,
    "route__drc_errors__iter:20": 3,
    "route__wirelength__iter:20": 503343,
    "route__drc_errors__iter:21": 3,
    "route__wirelength__iter:21": 503343,
    "route__drc_errors__iter:22": 2,
    "route__wirelength__iter:22": 503380,
    "route__drc_errors__iter:23": 0,
    "route__wirelength__iter:23": 503379,
    "route__drc_errors": 0,
    "route__wirelength": 503379,
    "route__vias": 112384,
    "route__vias__singlecut": 112384,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1206.21,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 45,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 45,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 45,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 18,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 47,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.44987373433183836,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.44633922821067906,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.32600179034570015,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.938427362379803,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.326002,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 45,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 109,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 47,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.6018369306595758,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5997615907009494,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.9114350643302096,
    "timing__setup__ws__corner:min_ss_100C_1v60": -1.2189112286738641,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -9.70121077595821,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -1.2189112286738641,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.911435,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 15,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 45,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 47,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.38636958614992295,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3821395807953172,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1074562691464905,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 15.700390765209029,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107456,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 45,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 41,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 47,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 9,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.46272395558264007,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.45581781306264024,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.33480330566694483,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.532202963429585,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.334803,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 45,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 309,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 47,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 12,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6203474576280595,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6166205498512912,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.9278165165441554,
    "timing__setup__ws__corner:max_ss_100C_1v60": -1.928704361922058,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -22.904789824228377,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -1.928704361922058,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.927817,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 23,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 45,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 5,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 47,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 9,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.396531846359784,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.38837265058760223,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11305856570949525,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 15.426123037805649,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113059,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 45,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 45,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79962,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79997,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00038084,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000333431,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 2.62925e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000333431,
    "design_powergrid__voltage__worst": 0.000333431,
    "design_powergrid__voltage__worst__net:VPWR": 1.79962,
    "design_powergrid__drop__worst": 0.00038084,
    "design_powergrid__drop__worst__net:VPWR": 0.00038084,
    "design_powergrid__voltage__worst__net:VGND": 0.000333431,
    "design_powergrid__drop__worst__net:VGND": 0.000333431,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 2.63e-05,
    "ir__drop__worst": 0.000381,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}