// Seed: 4273110520
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wand id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input wire id_11,
    output logic id_12
);
  always id_12 <= ("") - id_2 && id_2 && id_7;
  module_0();
  assign id_1 = id_10;
  wire id_14;
  wire id_15;
endmodule
