{
  "module_name": "cs35l45-tables.c",
  "hash_id": "43d227c4618b9d2a1a20f03f268c8a21a936b915648a5ccb19a4725a11d0e9d7",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs35l45-tables.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/module.h>\n#include <linux/regmap.h>\n\n#include \"cs35l45.h\"\n\nstatic const struct reg_sequence cs35l45_patch[] = {\n\t{ 0x00000040,\t\t\t0x00000055 },\n\t{ 0x00000040,\t\t\t0x000000AA },\n\t{ 0x00000044,\t\t\t0x00000055 },\n\t{ 0x00000044,\t\t\t0x000000AA },\n\t{ 0x00006480,\t\t\t0x0830500A },\n\t{ 0x00007C60,\t\t\t0x1000850B },\n\t{ CS35L45_BOOST_OV_CFG,\t\t0x007000D0 },\n\t{ CS35L45_LDPM_CONFIG,\t\t0x0001B636 },\n\t{ 0x00002C08,\t\t\t0x00000009 },\n\t{ 0x00006850,\t\t\t0x0A30FFC4 },\n\t{ 0x00003820,\t\t\t0x00040100 },\n\t{ 0x00003824,\t\t\t0x00000000 },\n\t{ 0x00007CFC,\t\t\t0x62870004 },\n\t{ 0x00007C60,\t\t\t0x1001850B },\n\t{ 0x00000040,\t\t\t0x00000000 },\n\t{ 0x00000044,\t\t\t0x00000000 },\n\t{ CS35L45_BOOST_CCM_CFG,\t0xF0000003 },\n\t{ CS35L45_BOOST_DCM_CFG,\t0x08710220 },\n\t{ CS35L45_ERROR_RELEASE,\t0x00200000 },\n};\n\nint cs35l45_apply_patch(struct cs35l45_private *cs35l45)\n{\n\treturn regmap_register_patch(cs35l45->regmap, cs35l45_patch,\n\t\t\t\t     ARRAY_SIZE(cs35l45_patch));\n}\nEXPORT_SYMBOL_NS_GPL(cs35l45_apply_patch, SND_SOC_CS35L45);\n\nstatic const struct reg_default cs35l45_defaults[] = {\n\t{ CS35L45_BLOCK_ENABLES,\t\t0x00003323 },\n\t{ CS35L45_BLOCK_ENABLES2,\t\t0x00000010 },\n\t{ CS35L45_SYNC_GPIO1,\t\t\t0x00000007 },\n\t{ CS35L45_INTB_GPIO2_MCLK_REF,\t\t0x00000005 },\n\t{ CS35L45_GPIO3,\t\t\t0x00000005 },\n\t{ CS35L45_PWRMGT_CTL,\t\t\t0x00000000 },\n\t{ CS35L45_WAKESRC_CTL,\t\t\t0x00000008 },\n\t{ CS35L45_WKI2C_CTL,\t\t\t0x00000030 },\n\t{ CS35L45_REFCLK_INPUT,\t\t\t0x00000510 },\n\t{ CS35L45_GLOBAL_SAMPLE_RATE,\t\t0x00000003 },\n\t{ CS35L45_ASP_ENABLES1,\t\t\t0x00000000 },\n\t{ CS35L45_ASP_CONTROL1,\t\t\t0x00000028 },\n\t{ CS35L45_ASP_CONTROL2,\t\t\t0x18180200 },\n\t{ CS35L45_ASP_CONTROL3,\t\t\t0x00000002 },\n\t{ CS35L45_ASP_FRAME_CONTROL1,\t\t0x03020100 },\n\t{ CS35L45_ASP_FRAME_CONTROL2,\t\t0x00000004 },\n\t{ CS35L45_ASP_FRAME_CONTROL5,\t\t0x00000100 },\n\t{ CS35L45_ASP_DATA_CONTROL1,\t\t0x00000018 },\n\t{ CS35L45_ASP_DATA_CONTROL5,\t\t0x00000018 },\n\t{ CS35L45_DACPCM1_INPUT,\t\t0x00000008 },\n\t{ CS35L45_ASPTX1_INPUT,\t\t\t0x00000018 },\n\t{ CS35L45_ASPTX2_INPUT,\t\t\t0x00000019 },\n\t{ CS35L45_ASPTX3_INPUT,\t\t\t0x00000020 },\n\t{ CS35L45_ASPTX4_INPUT,\t\t\t0x00000028 },\n\t{ CS35L45_ASPTX5_INPUT,\t\t\t0x00000048 },\n\t{ CS35L45_DSP1_RX1_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_RX2_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_RX3_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_RX4_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_RX5_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_RX6_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_RX7_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_RX8_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX1_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX2_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX3_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX4_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX5_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX6_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX7_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1_TX8_RATE,\t\t0x00000001 },\n\t{ CS35L45_DSP1RX1_INPUT,\t\t0x00000008 },\n\t{ CS35L45_DSP1RX2_INPUT,\t\t0x00000009 },\n\t{ CS35L45_DSP1RX3_INPUT,\t\t0x00000018 },\n\t{ CS35L45_DSP1RX4_INPUT,\t\t0x00000019 },\n\t{ CS35L45_DSP1RX5_INPUT,\t\t0x00000020 },\n\t{ CS35L45_DSP1RX6_INPUT,\t\t0x00000028 },\n\t{ CS35L45_DSP1RX7_INPUT,\t\t0x0000003A },\n\t{ CS35L45_DSP1RX8_INPUT,\t\t0x00000028 },\n\t{ CS35L45_AMP_PCM_CONTROL,\t\t0x00100000 },\n\t{ CS35L45_IRQ1_CFG,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_1,\t\t\t0xBFEFFFBF },\n\t{ CS35L45_IRQ1_MASK_2,\t\t\t0xFFFFFFFF },\n\t{ CS35L45_IRQ1_MASK_3,\t\t\t0xFFFF87FF },\n\t{ CS35L45_IRQ1_MASK_4,\t\t\t0xF8FFFFFF },\n\t{ CS35L45_IRQ1_MASK_5,\t\t\t0x0EF80000 },\n\t{ CS35L45_IRQ1_MASK_6,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_7,\t\t\t0xFFFFFF78 },\n\t{ CS35L45_IRQ1_MASK_8,\t\t\t0x00003FFF },\n\t{ CS35L45_IRQ1_MASK_9,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_10,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_11,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_12,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_13,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_14,\t\t\t0x00000001 },\n\t{ CS35L45_IRQ1_MASK_15,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_16,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_17,\t\t\t0x00000000 },\n\t{ CS35L45_IRQ1_MASK_18,\t\t\t0x3FE5D0FF },\n\t{ CS35L45_GPIO1_CTRL1,\t\t\t0x81000001 },\n\t{ CS35L45_GPIO2_CTRL1,\t\t\t0x81000001 },\n\t{ CS35L45_GPIO3_CTRL1,\t\t\t0x81000001 },\n};\n\nstatic bool cs35l45_readable_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase CS35L45_DEVID ... CS35L45_OTPID:\n\tcase CS35L45_SFT_RESET:\n\tcase CS35L45_GLOBAL_ENABLES:\n\tcase CS35L45_BLOCK_ENABLES:\n\tcase CS35L45_BLOCK_ENABLES2:\n\tcase CS35L45_ERROR_RELEASE:\n\tcase CS35L45_SYNC_GPIO1:\n\tcase CS35L45_INTB_GPIO2_MCLK_REF:\n\tcase CS35L45_GPIO3:\n\tcase CS35L45_PWRMGT_CTL:\n\tcase CS35L45_WAKESRC_CTL:\n\tcase CS35L45_WKI2C_CTL:\n\tcase CS35L45_PWRMGT_STS:\n\tcase CS35L45_REFCLK_INPUT:\n\tcase CS35L45_GLOBAL_SAMPLE_RATE:\n\tcase CS35L45_ASP_ENABLES1:\n\tcase CS35L45_ASP_CONTROL1:\n\tcase CS35L45_ASP_CONTROL2:\n\tcase CS35L45_ASP_CONTROL3:\n\tcase CS35L45_ASP_FRAME_CONTROL1:\n\tcase CS35L45_ASP_FRAME_CONTROL2:\n\tcase CS35L45_ASP_FRAME_CONTROL5:\n\tcase CS35L45_ASP_DATA_CONTROL1:\n\tcase CS35L45_ASP_DATA_CONTROL5:\n\tcase CS35L45_DACPCM1_INPUT:\n\tcase CS35L45_ASPTX1_INPUT:\n\tcase CS35L45_ASPTX2_INPUT:\n\tcase CS35L45_ASPTX3_INPUT:\n\tcase CS35L45_ASPTX4_INPUT:\n\tcase CS35L45_ASPTX5_INPUT:\n\tcase CS35L45_DSP1RX1_INPUT:\n\tcase CS35L45_DSP1RX2_INPUT:\n\tcase CS35L45_DSP1RX3_INPUT:\n\tcase CS35L45_DSP1RX4_INPUT:\n\tcase CS35L45_DSP1RX5_INPUT:\n\tcase CS35L45_DSP1RX6_INPUT:\n\tcase CS35L45_DSP1RX7_INPUT:\n\tcase CS35L45_DSP1RX8_INPUT:\n\tcase CS35L45_AMP_PCM_CONTROL:\n\tcase CS35L45_AMP_PCM_HPF_TST:\n\tcase CS35L45_IRQ1_CFG:\n\tcase CS35L45_IRQ1_STATUS:\n\tcase CS35L45_IRQ1_EINT_1 ... CS35L45_IRQ1_EINT_18:\n\tcase CS35L45_IRQ1_STS_1 ... CS35L45_IRQ1_STS_18:\n\tcase CS35L45_IRQ1_MASK_1 ... CS35L45_IRQ1_MASK_18:\n\tcase CS35L45_GPIO_STATUS1:\n\tcase CS35L45_GPIO1_CTRL1:\n\tcase CS35L45_GPIO2_CTRL1:\n\tcase CS35L45_GPIO3_CTRL1:\n\tcase CS35L45_DSP_MBOX_1:\n\tcase CS35L45_DSP_MBOX_2:\n\tcase CS35L45_DSP_VIRT1_MBOX_1 ... CS35L45_DSP_VIRT1_MBOX_4:\n\tcase CS35L45_DSP_VIRT2_MBOX_1 ... CS35L45_DSP_VIRT2_MBOX_4:\n\tcase CS35L45_DSP1_SYS_ID:\n\tcase CS35L45_DSP1_CLOCK_FREQ:\n\tcase CS35L45_DSP1_RX1_RATE:\n\tcase CS35L45_DSP1_RX2_RATE:\n\tcase CS35L45_DSP1_RX3_RATE:\n\tcase CS35L45_DSP1_RX4_RATE:\n\tcase CS35L45_DSP1_RX5_RATE:\n\tcase CS35L45_DSP1_RX6_RATE:\n\tcase CS35L45_DSP1_RX7_RATE:\n\tcase CS35L45_DSP1_RX8_RATE:\n\tcase CS35L45_DSP1_TX1_RATE:\n\tcase CS35L45_DSP1_TX2_RATE:\n\tcase CS35L45_DSP1_TX3_RATE:\n\tcase CS35L45_DSP1_TX4_RATE:\n\tcase CS35L45_DSP1_TX5_RATE:\n\tcase CS35L45_DSP1_TX6_RATE:\n\tcase CS35L45_DSP1_TX7_RATE:\n\tcase CS35L45_DSP1_TX8_RATE:\n\tcase CS35L45_DSP1_SCRATCH1:\n\tcase CS35L45_DSP1_SCRATCH2:\n\tcase CS35L45_DSP1_SCRATCH3:\n\tcase CS35L45_DSP1_SCRATCH4:\n\tcase CS35L45_DSP1_CCM_CORE_CONTROL:\n\tcase CS35L45_DSP1_XMEM_PACK_0 ... CS35L45_DSP1_XMEM_PACK_4607:\n\tcase CS35L45_DSP1_XMEM_UNPACK32_0 ... CS35L45_DSP1_XMEM_UNPACK32_3071:\n\tcase CS35L45_DSP1_XMEM_UNPACK24_0 ... CS35L45_DSP1_XMEM_UNPACK24_6143:\n\tcase CS35L45_DSP1_YMEM_PACK_0 ... CS35L45_DSP1_YMEM_PACK_1532:\n\tcase CS35L45_DSP1_YMEM_UNPACK32_0 ... CS35L45_DSP1_YMEM_UNPACK32_1022:\n\tcase CS35L45_DSP1_YMEM_UNPACK24_0 ... CS35L45_DSP1_YMEM_UNPACK24_2043:\n\tcase CS35L45_DSP1_PMEM_0 ... CS35L45_DSP1_PMEM_3834:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool cs35l45_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase CS35L45_DEVID ... CS35L45_OTPID:\n\tcase CS35L45_SFT_RESET:\n\tcase CS35L45_GLOBAL_ENABLES:\n\tcase CS35L45_ERROR_RELEASE:\n\tcase CS35L45_AMP_PCM_HPF_TST:\t \n\tcase CS35L45_PWRMGT_STS:\n\tcase CS35L45_IRQ1_STATUS:\n\tcase CS35L45_IRQ1_EINT_1 ... CS35L45_IRQ1_EINT_18:\n\tcase CS35L45_IRQ1_STS_1 ... CS35L45_IRQ1_STS_18:\n\tcase CS35L45_GPIO_STATUS1:\n\tcase CS35L45_DSP_MBOX_1:\n\tcase CS35L45_DSP_MBOX_2:\n\tcase CS35L45_DSP_VIRT1_MBOX_1 ... CS35L45_DSP_VIRT1_MBOX_4:\n\tcase CS35L45_DSP_VIRT2_MBOX_1 ... CS35L45_DSP_VIRT2_MBOX_4:\n\tcase CS35L45_DSP1_SYS_ID:\n\tcase CS35L45_DSP1_CLOCK_FREQ:\n\tcase CS35L45_DSP1_SCRATCH1:\n\tcase CS35L45_DSP1_SCRATCH2:\n\tcase CS35L45_DSP1_SCRATCH3:\n\tcase CS35L45_DSP1_SCRATCH4:\n\tcase CS35L45_DSP1_CCM_CORE_CONTROL:\n\tcase CS35L45_DSP1_XMEM_PACK_0 ... CS35L45_DSP1_XMEM_PACK_4607:\n\tcase CS35L45_DSP1_XMEM_UNPACK32_0 ... CS35L45_DSP1_XMEM_UNPACK32_3071:\n\tcase CS35L45_DSP1_XMEM_UNPACK24_0 ... CS35L45_DSP1_XMEM_UNPACK24_6143:\n\tcase CS35L45_DSP1_YMEM_PACK_0 ... CS35L45_DSP1_YMEM_PACK_1532:\n\tcase CS35L45_DSP1_YMEM_UNPACK32_0 ... CS35L45_DSP1_YMEM_UNPACK32_1022:\n\tcase CS35L45_DSP1_YMEM_UNPACK24_0 ... CS35L45_DSP1_YMEM_UNPACK24_2043:\n\tcase CS35L45_DSP1_PMEM_0 ... CS35L45_DSP1_PMEM_3834:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nconst struct regmap_config cs35l45_i2c_regmap = {\n\t.reg_bits = 32,\n\t.val_bits = 32,\n\t.reg_stride = 4,\n\t.reg_format_endian = REGMAP_ENDIAN_BIG,\n\t.val_format_endian = REGMAP_ENDIAN_BIG,\n\t.max_register = CS35L45_LASTREG,\n\t.reg_defaults = cs35l45_defaults,\n\t.num_reg_defaults = ARRAY_SIZE(cs35l45_defaults),\n\t.volatile_reg = cs35l45_volatile_reg,\n\t.readable_reg = cs35l45_readable_reg,\n\t.cache_type = REGCACHE_MAPLE,\n};\nEXPORT_SYMBOL_NS_GPL(cs35l45_i2c_regmap, SND_SOC_CS35L45);\n\nconst struct regmap_config cs35l45_spi_regmap = {\n\t.reg_bits = 32,\n\t.val_bits = 32,\n\t.pad_bits = 16,\n\t.reg_stride = 4,\n\t.reg_format_endian = REGMAP_ENDIAN_BIG,\n\t.val_format_endian = REGMAP_ENDIAN_BIG,\n\t.max_register = CS35L45_LASTREG,\n\t.reg_defaults = cs35l45_defaults,\n\t.num_reg_defaults = ARRAY_SIZE(cs35l45_defaults),\n\t.volatile_reg = cs35l45_volatile_reg,\n\t.readable_reg = cs35l45_readable_reg,\n\t.cache_type = REGCACHE_MAPLE,\n};\nEXPORT_SYMBOL_NS_GPL(cs35l45_spi_regmap, SND_SOC_CS35L45);\n\nstatic const struct {\n\tu8 cfg_id;\n\tu32 freq;\n} cs35l45_pll_refclk_freq[] = {\n\t{ 0x0C,   128000 },\n\t{ 0x0F,   256000 },\n\t{ 0x11,   384000 },\n\t{ 0x12,   512000 },\n\t{ 0x15,   768000 },\n\t{ 0x17,  1024000 },\n\t{ 0x19,  1411200 },\n\t{ 0x1B,  1536000 },\n\t{ 0x1C,  2116800 },\n\t{ 0x1D,  2048000 },\n\t{ 0x1E,  2304000 },\n\t{ 0x1F,  2822400 },\n\t{ 0x21,  3072000 },\n\t{ 0x23,  4233600 },\n\t{ 0x24,  4096000 },\n\t{ 0x25,  4608000 },\n\t{ 0x26,  5644800 },\n\t{ 0x27,  6000000 },\n\t{ 0x28,  6144000 },\n\t{ 0x29,  6350400 },\n\t{ 0x2A,  6912000 },\n\t{ 0x2D,  7526400 },\n\t{ 0x2E,  8467200 },\n\t{ 0x2F,  8192000 },\n\t{ 0x30,  9216000 },\n\t{ 0x31, 11289600 },\n\t{ 0x33, 12288000 },\n\t{ 0x37, 16934400 },\n\t{ 0x38, 18432000 },\n\t{ 0x39, 22579200 },\n\t{ 0x3B, 24576000 },\n};\n\nunsigned int cs35l45_get_clk_freq_id(unsigned int freq)\n{\n\tint i;\n\n\tif (freq == 0)\n\t\treturn -EINVAL;\n\n\tfor (i = 0; i < ARRAY_SIZE(cs35l45_pll_refclk_freq); ++i) {\n\t\tif (cs35l45_pll_refclk_freq[i].freq == freq)\n\t\t\treturn cs35l45_pll_refclk_freq[i].cfg_id;\n\t}\n\n\treturn -EINVAL;\n}\nEXPORT_SYMBOL_NS_GPL(cs35l45_get_clk_freq_id, SND_SOC_CS35L45);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}