

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_Zi9eqm
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_vob9uo"
Running: cat _ptx_vob9uo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7WdxVq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7WdxVq --output-file  /dev/null 2> _ptx_vob9uoinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_vob9uo _ptx2_7WdxVq _ptx_vob9uoinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Wed Mar  2 01:15:38 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=236468 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:15:39 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=246736 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:15:40 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=305912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f23bc0f53d0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5903), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.09394
n_activity=993 dram_eff=0.7372
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7766i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.09548
n_activity=926 dram_eff=0.8035
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.09189
n_activity=951 dram_eff=0.7529
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7768i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7769i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7620i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.08932
n_activity=830 dram_eff=0.8386
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7768i bk4: 0a 7792i bk5: 2a 7769i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.09754
n_activity=1021 dram_eff=0.7444
bk0: 0a 7789i bk1: 2a 7766i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7770i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7615i bk11: 46a 7578i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.08932
n_activity=786 dram_eff=0.8855
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 305912 (inst/sec)
gpgpu_simulation_rate = 1968 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=319890 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:15:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=329451 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:15:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9404  inst.: 1835943 (ipc=262.3) sim_rate=305990 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:15:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5416,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38309	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	61 	61 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	686 	608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2578         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4438      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       126       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       125    none         178       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       261
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       252       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       256         0       274       263       281       285       317       319       269       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.05766
n_activity=1571 dram_eff=0.5703
bk0: 8a 15435i bk1: 2a 15510i bk2: 4a 15497i bk3: 2a 15513i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15522i bk8: 4a 15492i bk9: 4a 15500i bk10: 42a 15387i bk11: 46a 15332i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.023166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.05508
n_activity=1350 dram_eff=0.6341
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15516i bk5: 2a 15514i bk6: 0a 15542i bk7: 6a 15462i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15394i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.05611
n_activity=1583 dram_eff=0.5509
bk0: 0a 15539i bk1: 2a 15516i bk2: 2a 15514i bk3: 4a 15498i bk4: 0a 15539i bk5: 4a 15487i bk6: 0a 15541i bk7: 2a 15519i bk8: 0a 15542i bk9: 12a 15402i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15312i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.05869
n_activity=1561 dram_eff=0.5842
bk0: 2a 15520i bk1: 2a 15514i bk2: 4a 15499i bk3: 4a 15497i bk4: 0a 15539i bk5: 2a 15518i bk6: 2a 15517i bk7: 4a 15502i bk8: 2a 15518i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0176319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f23bc2e7f50 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11773), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.06152
n_activity=1503 dram_eff=0.6361
bk0: 2a 15509i bk1: 2a 15512i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15502i bk6: 4a 15485i bk7: 0a 15545i bk8: 4a 15491i bk9: 2a 15504i bk10: 50a 15332i bk11: 48a 15307i bk12: 44a 15403i bk13: 46a 15339i bk14: 16a 15479i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0313385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.05843
n_activity=1470 dram_eff=0.6177
bk0: 2a 15519i bk1: 6a 15479i bk2: 2a 15513i bk3: 2a 15522i bk4: 4a 15496i bk5: 2a 15518i bk6: 2a 15517i bk7: 2a 15525i bk8: 2a 15517i bk9: 2a 15519i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1962 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(79,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2196976 (ipc=720.4) sim_rate=313853 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:15:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(134,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (568,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (568,11774), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(569,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (595,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(596,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (608,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(609,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(162,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (735,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(736,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(793,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (796,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(797,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (805,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(806,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(171,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (832,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(833,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (849,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (872,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (883,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(884,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (890,11774), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(892,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(919,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (926,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(927,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (929,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (929,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(930,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (935,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (935,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(936,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(937,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (939,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(940,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(166,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (948,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(949,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (953,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (953,11774), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(954,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (954,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(955,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(955,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (963,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(964,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (965,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(966,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (970,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(971,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (984,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (984,11774), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(985,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(986,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (998,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(999,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2549520 (ipc=712.8) sim_rate=318690 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:15:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1046,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1047,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1048,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1049,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1049,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1050,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1051,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1051,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1052,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1052,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1053,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1058,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1059,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1083,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1084,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1097,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1098,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1107,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1108,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1128,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1129,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1134,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1135,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1147,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1148,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1151,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1152,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1170,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1171,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1172,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1172,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1173,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1190,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1194,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1195,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1206,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1207,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1212,11774), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(203,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1219,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1234,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1235,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1243,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1252,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1259,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1266,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1266,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1269,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1270,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1283,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1288,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1288,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1289,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1290,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1302,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1304,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1307,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1318,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1331,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1334,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1339,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1351,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1364,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1367,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1376,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1378,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1395,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1411,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1419,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1426,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1432,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1432,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1446,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1468,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2691,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2701,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2835,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3054,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3185,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3265,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3340,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3632,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3671,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3698,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3728,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3760,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3823,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3891,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3989,11774), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15774  inst.: 2760348 (ipc=230.9) sim_rate=306705 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:15:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4146,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4234,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4265,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4301,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4348,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4424,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4559,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4670,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4723,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4732,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4766,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4784,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4904,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4944,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5076,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5235,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5287,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5441,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5638,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5701,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5712,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5763,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5888,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5916,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6029,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6119,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6612,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6772,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6773
gpu_sim_insn = 926846
gpu_ipc =     136.8442
gpu_tot_sim_cycle = 18547
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.0051
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 892
gpu_total_sim_rate=307066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 600, Miss = 196, Miss_rate = 0.327, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[1]: Access = 646, Miss = 222, Miss_rate = 0.344, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 776, Miss = 300, Miss_rate = 0.387, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 674, Miss = 237, Miss_rate = 0.352, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 618, Miss = 199, Miss_rate = 0.322, Pending_hits = 301, Reservation_fails = 0
	L1D_cache_core[5]: Access = 866, Miss = 338, Miss_rate = 0.390, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[6]: Access = 718, Miss = 268, Miss_rate = 0.373, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 578, Miss = 186, Miss_rate = 0.322, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[8]: Access = 438, Miss = 110, Miss_rate = 0.251, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 202, Miss_rate = 0.336, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 586, Miss = 187, Miss_rate = 0.319, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[11]: Access = 548, Miss = 162, Miss_rate = 0.296, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[12]: Access = 598, Miss = 193, Miss_rate = 0.323, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 540, Miss = 169, Miss_rate = 0.313, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 508, Miss = 148, Miss_rate = 0.291, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3117
	L1D_total_cache_miss_rate = 0.3353
	L1D_total_cache_pending_hits = 4426
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60301
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
135, 135, 249, 135, 135, 135, 135, 135, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 249, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2041
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8957	W0_Idle:73911	W0_Scoreboard:131460	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16328 {8:2041,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277576 {136:2041,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18546 
mrq_lat_table:1225 	49 	87 	116 	49 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2240 	983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3249 	31 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1484 	532 	38 	2 	0 	0 	0 	2 	9 	38 	943 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2216      2757      1512      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2363      2840      1372      3526      4194      3022      2157      2706      1043      3247      1692      2637      1774      1749      2338      3946 
dram[2]:      1118      4838      4001      3069      2990      2578      2690      5116      2319      4281      2772       907      1738      2028      2147      3860 
dram[3]:      2184      3229      2296      5079      1837      4679      2554      3174      4438      4213      2145       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3044      1390      1047      5478      2804      1513      4500      2775      1250      4406      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1551      3449      3504      1137       916      1754      1818      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 12.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1534/263 = 5.832700
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         6        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 328
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        410       151       168       187       123       140       156       184       156       172       527       547       650       636       352       328
dram[1]:        112       128       159       126       159       139       124       187       190       125       510       595       587       597       328       508
dram[2]:        146       154       147       172       176       179       127       173       136       196       511       682       626       629       321       345
dram[3]:        188       143       174       175       186       186       141       185       172       132       557       639       614       517       356       330
dram[4]:        143       188       125       155       155       169       153       136       192       153      2432       511       546       607       475       355
dram[5]:        153       196       168       183       177       143       166       143       134       176       578       646       517       599       392       314
maximum mf latency per bank:
dram[0]:        282       282       277       277       252       258       268       283       273       277       294       283       321       301       268       283
dram[1]:        278       276       269       252       269       255       261       278       298       263       290       284       288       292       272       277
dram[2]:        268       255       282       281       268       277       270       278       253       281       277       282       313       288       268       277
dram[3]:        278       261       281       284       276       277       251       277       282       268       289       287       282       286       271       268
dram[4]:        254       288       254       277       277       291       256       269       277       263       281       285       317       319       278       295
dram[5]:        270       278       277       278       279       272       255       277       255       277       291       280       318       299       277       286

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24480 n_nop=23952 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.07549
n_activity=3843 dram_eff=0.4809
bk0: 18a 24262i bk1: 14a 24264i bk2: 16a 24267i bk3: 10a 24303i bk4: 12a 24357i bk5: 10a 24356i bk6: 10a 24376i bk7: 10a 24349i bk8: 14a 24313i bk9: 12a 24323i bk10: 46a 24287i bk11: 56a 24142i bk12: 54a 24301i bk13: 48a 24276i bk14: 34a 24390i bk15: 40a 24300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0296569
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24480 n_nop=23957 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.07467
n_activity=3885 dram_eff=0.4705
bk0: 10a 24365i bk1: 6a 24388i bk2: 10a 24334i bk3: 2a 24440i bk4: 14a 24323i bk5: 10a 24371i bk6: 10a 24396i bk7: 32a 24067i bk8: 20a 24281i bk9: 14a 24323i bk10: 50a 24217i bk11: 50a 24200i bk12: 64a 24249i bk13: 56a 24194i bk14: 26a 24390i bk15: 28a 24361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0292484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f23c7d299d0 :  mf: uid= 93898, sid10:w33, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18546), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24480 n_nop=23972 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.0719
n_activity=3770 dram_eff=0.4668
bk0: 8a 24396i bk1: 8a 24362i bk2: 14a 24325i bk3: 16a 24306i bk4: 4a 24430i bk5: 14a 24307i bk6: 6a 24397i bk7: 16a 24249i bk8: 12a 24351i bk9: 32a 24096i bk10: 44a 24285i bk11: 46a 24269i bk12: 56a 24252i bk13: 50a 24239i bk14: 28a 24407i bk15: 32a 24377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0219771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24480 n_nop=23974 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.07026
n_activity=3814 dram_eff=0.451
bk0: 16a 24267i bk1: 8a 24374i bk2: 10a 24357i bk3: 10a 24357i bk4: 6a 24386i bk5: 6a 24393i bk6: 8a 24407i bk7: 12a 24321i bk8: 20a 24256i bk9: 20a 24273i bk10: 50a 24261i bk11: 50a 24214i bk12: 54a 24308i bk13: 60a 24157i bk14: 30a 24362i bk15: 24a 24417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0241422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24480 n_nop=23915 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.07859
n_activity=4013 dram_eff=0.4794
bk0: 14a 24335i bk1: 12a 24293i bk2: 4a 24436i bk3: 16a 24310i bk4: 18a 24272i bk5: 20a 24200i bk6: 10a 24368i bk7: 14a 24319i bk8: 12a 24321i bk9: 10a 24360i bk10: 52a 24243i bk11: 52a 24187i bk12: 58a 24190i bk13: 54a 24212i bk14: 40a 24312i bk15: 38a 24310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0377042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24480 n_nop=23940 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0768
n_activity=3983 dram_eff=0.472
bk0: 12a 24342i bk1: 20a 24247i bk2: 20a 24241i bk3: 14a 24312i bk4: 16a 24287i bk5: 10a 24315i bk6: 10a 24368i bk7: 18a 24285i bk8: 14a 24338i bk9: 10a 24338i bk10: 50a 24271i bk11: 44a 24284i bk12: 52a 24291i bk13: 50a 24264i bk14: 34a 24336i bk15: 38a 24325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0277369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 102, Miss_rate = 0.359, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 245, Miss = 100, Miss_rate = 0.408, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 270, Miss = 102, Miss_rate = 0.378, Pending_hits = 7, Reservation_fails = 109
L2_cache_bank[3]: Access = 248, Miss = 99, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 207, Miss = 86, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 262, Miss = 107, Miss_rate = 0.408, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 231, Miss = 97, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 222, Miss = 95, Miss_rate = 0.428, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 605, Miss = 104, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 234, Miss = 104, Miss_rate = 0.444, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 231, Miss = 102, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3283
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3673
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11717
icnt_total_pkts_simt_to_mem=4450
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.99255
	minimum = 6
	maximum = 26
Network latency average = 7.77247
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.75249
	minimum = 6
	maximum = 17
Slowest flit = 7923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0212937
	minimum = 0.00738225 (at node 8)
	maximum = 0.0654068 (at node 23)
Accepted packet rate average = 0.0212937
	minimum = 0.00738225 (at node 8)
	maximum = 0.0654068 (at node 23)
Injected flit rate average = 0.0477878
	minimum = 0.00900635 (at node 8)
	maximum = 0.11974 (at node 23)
Accepted flit rate average= 0.0477878
	minimum = 0.0248044 (at node 22)
	maximum = 0.11723 (at node 23)
Injected packet length average = 2.24422
Accepted packet length average = 2.24422
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.2179 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.7369 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.64698 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0127032 (3 samples)
	minimum = 0.00614039 (3 samples)
	maximum = 0.0321689 (3 samples)
Accepted packet rate average = 0.0127032 (3 samples)
	minimum = 0.00614039 (3 samples)
	maximum = 0.0321689 (3 samples)
Injected flit rate average = 0.0315097 (3 samples)
	minimum = 0.00668176 (3 samples)
	maximum = 0.0766553 (3 samples)
Accepted flit rate average = 0.0315097 (3 samples)
	minimum = 0.0134219 (3 samples)
	maximum = 0.0720398 (3 samples)
Injected packet size average = 2.48046 (3 samples)
Accepted packet size average = 2.48046 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 307066 (inst/sec)
gpgpu_simulation_rate = 2060 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18547)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18547)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18547)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18547)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18547)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18547)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18547)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(62,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (392,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(393,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (396,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(397,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (397,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(398,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (404,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(405,18547)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (416,18547), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(417,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (419,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(420,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (427,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(428,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (433,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(434,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (438,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(439,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (441,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(442,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (442,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(443,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (444,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(445,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (452,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(453,18547)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(93,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (459,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(460,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (460,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(461,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (464,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (464,18547), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(465,18547)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(466,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (486,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(487,18547)
GPGPU-Sim uArch: cycles simulated: 19047  inst.: 3102947 (ipc=678.7) sim_rate=310294 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:15:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (507,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(508,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (519,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(520,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (520,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(521,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (525,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (525,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(526,18547)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(526,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (526,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(527,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (528,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (528,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(529,18547)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(529,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (535,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(536,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (542,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(543,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (549,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(550,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (554,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(555,18547)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (661,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(662,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (673,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(674,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (687,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(688,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (693,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(694,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (696,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(697,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (792,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(793,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (796,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(797,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (799,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(800,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (810,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(811,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (817,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(818,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (818,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(819,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (898,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(899,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (908,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(909,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (985,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(986,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1043,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1044,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1065,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1066,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1153,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1154,18547)
GPGPU-Sim uArch: cycles simulated: 20547  inst.: 3265600 (ipc=251.0) sim_rate=296872 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:15:48 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(73,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2250,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2251,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2254,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2255,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2528,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2529,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2572,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2573,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2608,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2609,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2919,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2920,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2934,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2935,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2960,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2961,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3041,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(3042,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3257,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3258,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3260,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3261,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3286,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3287,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3291,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3292,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3294,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3295,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3300,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(3301,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3307,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(3308,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3343,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3344,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3380,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3381,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3425,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3426,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3453,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3454,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3510,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3511,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3675,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3676,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3709,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3710,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3711,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3712,18547)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3809,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3810,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3857,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3858,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3914,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3915,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3936,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3937,18547)
GPGPU-Sim uArch: cycles simulated: 22547  inst.: 3374543 (ipc=152.7) sim_rate=281211 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:15:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4008,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4009,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4030,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4031,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4073,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4074,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4123,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4124,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4226,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4227,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4374,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4375,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4414,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4415,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4438,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4439,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4466,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4467,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4551,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4552,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4592,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4593,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4594,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4595,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4598,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4599,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4613,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4614,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4725,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4726,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4768,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4769,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4872,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4873,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4894,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4895,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4983,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4984,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5055,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5056,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5061,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5062,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5075,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5076,18547)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5092,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5093,18547)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5093,18547), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5094,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5135,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5136,18547)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5191,18547), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5192,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5208,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5209,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5210,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5211,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5305,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5305,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5306,18547)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5306,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5497,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5498,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5557,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5558,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5607,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5608,18547)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5786,18547), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5787,18547)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5818,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5819,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5948,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5949,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5964,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5965,18547)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5988,18547), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5989,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5990,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5991,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5998,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5999,18547)
GPGPU-Sim uArch: cycles simulated: 24547  inst.: 3517887 (ipc=125.7) sim_rate=270606 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:15:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6037,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6038,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6072,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6073,18547)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6169,18547), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6170,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6210,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6211,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6276,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6277,18547)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6319,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6320,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6351,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6352,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6391,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6392,18547)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6421,18547), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6422,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6435,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6436,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6473,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6474,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6500,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6501,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6594,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6595,18547)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6815,18547), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6816,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6879,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6880,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6888,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6889,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6959,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6960,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7056,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7057,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7062,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7063,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7213,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7214,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7263,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7264,18547)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7773,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7774,18547)
GPGPU-Sim uArch: cycles simulated: 26547  inst.: 3626043 (ipc=107.8) sim_rate=259003 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:15:51 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8129,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8130,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8303,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8304,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8501,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8502,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8561,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8562,18547)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8736,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(8737,18547)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8861,18547), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8862,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8915,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8916,18547)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9343,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9344,18547)
GPGPU-Sim uArch: cycles simulated: 28047  inst.: 3664474 (ipc=94.8) sim_rate=244298 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:15:52 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9517,18547), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9518,18547)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9809,18547), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9810,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9865,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9866,18547)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9985,18547), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9986,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10020,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10021,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10056,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10057,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10413,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10414,18547)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10736,18547), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10737,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11272,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11273,18547)
GPGPU-Sim uArch: cycles simulated: 30047  inst.: 3707375 (ipc=82.1) sim_rate=231710 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:15:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11501,18547), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11502,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11694,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11695,18547)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12190,18547), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12191,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12256,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12257,18547)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12315,18547), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12316,18547)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12329,18547), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12330,18547)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(183,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 32047  inst.: 3745945 (ipc=72.8) sim_rate=220349 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:15:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13769,18547), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13770,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13781,18547), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13782,18547)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14301,18547), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14302,18547)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14343,18547), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14344,18547)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14354,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14370,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14730,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15044,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15304,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15320,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15435,18547), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34047  inst.: 3771558 (ipc=65.0) sim_rate=209531 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:15:55 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15562,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15781,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15832,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16035,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16666,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16747,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16749,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16889,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16963,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17072,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17122,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17169,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17407,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17575,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17727,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17965,18547), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 36547  inst.: 3793701 (ipc=57.2) sim_rate=199668 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:15:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18010,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18016,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18396,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18424,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18544,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18545,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18842,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18877,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18911,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18941,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18944,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19201,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19281,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19313,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19359,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19394,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19652,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19939,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19973,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20093,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20139,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20173,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20302,18547), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20326,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20483,18547), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 39047  inst.: 3814169 (ipc=51.2) sim_rate=190708 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:15:57 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20511,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20516,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20611,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20629,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (20675,18547), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20844,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21066,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21366,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21446,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21712,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21743,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21891,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21920,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22198,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22248,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22273,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22287,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22361,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22403,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22413,18547), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22421,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22484,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22489,18547), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(251,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22549,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22598,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22692,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22779,18547), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23522,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23532,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23660,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23675,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23695,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23988,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24114,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24166,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24347,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24455,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 43047  inst.: 3837381 (ipc=43.8) sim_rate=182732 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:15:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24543,18547), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24567,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24639,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24657,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25657,18547), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25658
gpu_sim_insn = 1074124
gpu_ipc =      41.8631
gpu_tot_sim_cycle = 44205
gpu_tot_sim_insn = 3837722
gpu_tot_ipc =      86.8165
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6764
gpu_stall_icnt2sh    = 20569
gpu_total_sim_rate=182748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148214
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 2950, Miss = 1473, Miss_rate = 0.499, Pending_hits = 437, Reservation_fails = 8611
	L1D_cache_core[1]: Access = 3983, Miss = 2171, Miss_rate = 0.545, Pending_hits = 487, Reservation_fails = 11134
	L1D_cache_core[2]: Access = 3238, Miss = 1670, Miss_rate = 0.516, Pending_hits = 402, Reservation_fails = 8759
	L1D_cache_core[3]: Access = 3647, Miss = 1812, Miss_rate = 0.497, Pending_hits = 406, Reservation_fails = 8212
	L1D_cache_core[4]: Access = 3584, Miss = 1898, Miss_rate = 0.530, Pending_hits = 428, Reservation_fails = 11078
	L1D_cache_core[5]: Access = 3860, Miss = 2119, Miss_rate = 0.549, Pending_hits = 454, Reservation_fails = 10807
	L1D_cache_core[6]: Access = 3611, Miss = 1883, Miss_rate = 0.521, Pending_hits = 405, Reservation_fails = 10608
	L1D_cache_core[7]: Access = 3118, Miss = 1612, Miss_rate = 0.517, Pending_hits = 422, Reservation_fails = 8051
	L1D_cache_core[8]: Access = 2568, Miss = 1265, Miss_rate = 0.493, Pending_hits = 389, Reservation_fails = 7717
	L1D_cache_core[9]: Access = 4045, Miss = 2208, Miss_rate = 0.546, Pending_hits = 473, Reservation_fails = 11017
	L1D_cache_core[10]: Access = 3651, Miss = 1962, Miss_rate = 0.537, Pending_hits = 444, Reservation_fails = 11522
	L1D_cache_core[11]: Access = 3662, Miss = 1952, Miss_rate = 0.533, Pending_hits = 491, Reservation_fails = 10163
	L1D_cache_core[12]: Access = 3625, Miss = 1899, Miss_rate = 0.524, Pending_hits = 438, Reservation_fails = 12317
	L1D_cache_core[13]: Access = 3741, Miss = 1970, Miss_rate = 0.527, Pending_hits = 480, Reservation_fails = 9716
	L1D_cache_core[14]: Access = 3083, Miss = 1567, Miss_rate = 0.508, Pending_hits = 425, Reservation_fails = 7212
	L1D_total_cache_accesses = 52366
	L1D_total_cache_misses = 27461
	L1D_total_cache_miss_rate = 0.5244
	L1D_total_cache_pending_hits = 6581
	L1D_total_cache_reservation_fails = 146924
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27111
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 93744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26631
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53180
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147218
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
479, 423, 593, 608, 195, 561, 337, 477, 195, 195, 195, 195, 505, 337, 647, 195, 165, 363, 363, 380, 165, 165, 617, 419, 492, 165, 165, 165, 759, 419, 279, 165, 180, 490, 180, 395, 604, 462, 180, 180, 475, 307, 645, 165, 165, 363, 165, 165, 
gpgpu_n_tot_thrd_icount = 8460704
gpgpu_n_tot_w_icount = 264397
gpgpu_n_stall_shd_mem = 155415
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11670
gpgpu_n_mem_write_global = 16328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292325
gpgpu_n_store_insn = 17705
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537548
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 152258
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:241226	W0_Idle:94876	W0_Scoreboard:405607	W1:113700	W2:22629	W3:4160	W4:931	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93360 {8:11670,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 653120 {40:16328,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1587120 {136:11670,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130624 {8:16328,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 100 
maxdqlatency = 0 
maxmflatency = 847 
averagemflatency = 325 
max_icnt2mem_latency = 664 
max_icnt2sh_latency = 44204 
mrq_lat_table:4990 	152 	226 	587 	477 	130 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8767 	16294 	2952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6835 	961 	1208 	4172 	8708 	6151 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5246 	4678 	1698 	63 	0 	0 	0 	2 	9 	38 	943 	8958 	6378 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        14        18        24        17        19        24        26        28        20        22        27        24        17        17 
dram[1]:        14        14        22        10        22        12        22        16        16        21        20        22        25        23        16        11 
dram[2]:        16        18        20        16        16        17        22        16        26        18        20        22        22        22        15        16 
dram[3]:        18        20        17        18        18        23        25        17        28        18        20        22        27        20        15        12 
dram[4]:        19        14        17        18        14        16        12        19        24        27        22        22        22        23        10        14 
dram[5]:         8        10        12        24        22        22        16        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3056      3572      5885      7591      3884      4210      5040      4312      4747      4220      5739      7199      4972      4650      2335      6072 
dram[1]:      3163      2873      2944      3526      4194      3603      3843      6751      3997      4610      6658      4951      5202      5153      6141      3946 
dram[2]:      2679      7306      4001      6834      3037      3903      4134      5201      4258      4644      5356      6334     10046      3450      2950      6146 
dram[3]:      2863      4587      5898      5079      3148      4679      7036      4508      4438      4213      4452      5493      3181      4781      2600      2979 
dram[4]:      5492      7296      3405      6635      4116      5478      3571      4337      4500      4113      4107      4406      2787      2777      3662      2972 
dram[5]:      2797      2397      4754      6810      4028      4376      3638      3903      4635      3504      5886      5478      2843      1981      6255      2799 
average row accesses per activate:
dram[0]:  7.333333  4.125000  5.133333  3.772727  4.388889  4.421052  3.269231  3.269231  3.818182  4.705883  4.000000  3.588235  6.285714  4.888889  3.454545  4.181818 
dram[1]:  4.562500  4.642857  6.083333  3.750000  5.235294  3.904762  5.125000  2.705882  3.222222  3.772727  4.357143  4.285714  6.166667  5.285714  5.250000  3.833333 
dram[2]:  4.529412  6.272727  3.950000  3.478261  2.814815  2.862069  2.964286  3.541667  4.090909  3.560000  5.800000  3.714286  3.461539  4.454545  5.375000  6.000000 
dram[3]:  4.000000  5.153846  3.818182  4.100000  6.600000  4.888889  5.785714  3.750000  2.935484  3.000000  3.529412  4.583333  5.285714  4.000000  4.500000  4.100000 
dram[4]:  4.222222  3.375000 10.142858  3.500000  4.722222  4.352941  4.045455  4.750000  4.173913  4.631579  3.611111  4.230769  3.214286  3.142857  3.727273  4.500000 
dram[5]:  3.944444  3.523809  3.307692  4.812500  3.947368  4.611111  4.800000  4.882353  3.666667  2.575758  3.823529  4.545455  4.333333  4.100000  5.375000  3.384615 
average row locality = 6570/1624 = 4.045567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        38        47        53        49        53        53        56        54        51        39        53        44        44        38        46 
dram[1]:        41        38        43        47        57        52        51        62        57        54        49        49        37        37        42        46 
dram[2]:        44        38        50        50        47        53        50        56        57        58        46        46        45        48        43        42 
dram[3]:        47        38        52        52        37        54        51        56        61        68        49        46        37        44        45        41 
dram[4]:        43        51        40        54        56        46        58        46        64        57        54        45        45        44        41        36 
dram[5]:        44        47        54        48        46        51        65        52        58        57        54        42        39        41        43        44 
total reads: 4634
bank skew: 68/36 = 1.89
chip skew: 785/756 = 1.04
number of total write accesses:
dram[0]:        28        28        30        30        30        31        32        29        30        29         9         8         0         0         0         0 
dram[1]:        32        27        30        28        32        30        31        30        30        29        12        11         0         0         0         0 
dram[2]:        33        31        29        30        29        30        33        29        33        31        12         6         0         1         0         0 
dram[3]:        33        29        32        30        29        34        30        34        30        31        11         9         0         0         0         0 
dram[4]:        33        30        31        30        29        28        31        30        32        31        11        10         0         0         0         0 
dram[5]:        27        27        32        29        29        32        31        31        30        28        11         8         0         0         0         0 
total reads: 1936
min_bank_accesses = 0!
chip skew: 332/314 = 1.06
average mf latency per bank:
dram[0]:        515       445       488       503       613       547       525       634       762       833      1909      1828      2953      3241      3497      2774
dram[1]:        455       475       475       510       612       507       593       663       728       727      1654      1784      3947      3637      2728      2895
dram[2]:        525       500       503       446       497       477       628       683       754       757      1858      1859      3035      3226      2529      3224
dram[3]:        522       459       528       624       462       479       652       594       744       619      1568      1868      3628      2704      2938      2909
dram[4]:        695       496       685       614       738       580       719       663       829       725     28101      1821      3851      3145      4139      3508
dram[5]:        467       495       534       529       532       450       756       671       815       703      1585      1948      3315      3450      3058      2835
maximum mf latency per bank:
dram[0]:        726       719       693       653       694       664       741       717       699       671       639       659       642       705       689       586
dram[1]:        751       712       719       703       660       702       709       803       702       729       665       691       603       621       687       684
dram[2]:        689       698       695       624       762       684       689       678       724       711       710       637       743       689       666       654
dram[3]:        725       681       656       689       698       673       639       695       769       765       730       673       620       675       669       679
dram[4]:        816       686       814       700       828       751       831       692       831       712       847       624       736       661       809       673
dram[5]:        695       698       730       668       758       644       758       667       744       634       659       687       615       646       657       678

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58348 n_nop=56023 n_act=257 n_pre=241 n_req=1070 n_rd=1512 n_write=315 bw_util=0.1252
n_activity=16002 dram_eff=0.4567
bk0: 76a 57409i bk1: 76a 57260i bk2: 94a 57259i bk3: 106a 57076i bk4: 98a 57071i bk5: 106a 57037i bk6: 106a 56925i bk7: 112a 56761i bk8: 108a 56980i bk9: 102a 57064i bk10: 78a 57656i bk11: 106a 57431i bk12: 88a 57861i bk13: 88a 57806i bk14: 76a 57844i bk15: 92a 57802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.083996
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58348 n_nop=55997 n_act=260 n_pre=244 n_req=1084 n_rd=1524 n_write=323 bw_util=0.1266
n_activity=16773 dram_eff=0.4405
bk0: 82a 57100i bk1: 76a 57370i bk2: 86a 57249i bk3: 94a 57054i bk4: 114a 57037i bk5: 104a 57044i bk6: 102a 57114i bk7: 124a 56529i bk8: 114a 56914i bk9: 108a 57032i bk10: 98a 57427i bk11: 98a 57482i bk12: 74a 57983i bk13: 74a 57918i bk14: 84a 57852i bk15: 92a 57769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0974326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58348 n_nop=55913 n_act=289 n_pre=273 n_req=1100 n_rd=1546 n_write=327 bw_util=0.1284
n_activity=17107 dram_eff=0.4379
bk0: 88a 57168i bk1: 76a 57440i bk2: 100a 57058i bk3: 100a 57017i bk4: 94a 56911i bk5: 106a 56677i bk6: 100a 56697i bk7: 112a 56814i bk8: 114a 56846i bk9: 116a 56877i bk10: 92a 57598i bk11: 92a 57644i bk12: 90a 57773i bk13: 96a 57733i bk14: 86a 57943i bk15: 84a 57890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0895832
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58348 n_nop=55932 n_act=272 n_pre=256 n_req=1110 n_rd=1556 n_write=332 bw_util=0.1294
n_activity=16966 dram_eff=0.4451
bk0: 94a 57025i bk1: 76a 57354i bk2: 104a 56951i bk3: 104a 56944i bk4: 74a 57338i bk5: 108a 56919i bk6: 102a 57092i bk7: 112a 56789i bk8: 122a 56842i bk9: 136a 56666i bk10: 98a 57374i bk11: 92a 57555i bk12: 74a 57902i bk13: 88a 57810i bk14: 90a 57843i bk15: 82a 57848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0977754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58348 n_nop=55946 n_act=266 n_pre=250 n_req=1106 n_rd=1560 n_write=326 bw_util=0.1293
n_activity=16908 dram_eff=0.4462
bk0: 86a 57173i bk1: 102a 56965i bk2: 80a 57415i bk3: 108a 56944i bk4: 112a 56903i bk5: 92a 57183i bk6: 116a 56875i bk7: 92a 57202i bk8: 128a 56902i bk9: 114a 56965i bk10: 108a 57458i bk11: 90a 57588i bk12: 90a 57752i bk13: 88a 57670i bk14: 82a 57860i bk15: 72a 57909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.092154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58348 n_nop=55919 n_act=280 n_pre=264 n_req=1100 n_rd=1570 n_write=315 bw_util=0.1292
n_activity=16771 dram_eff=0.4496
bk0: 88a 57189i bk1: 94a 57123i bk2: 108a 56941i bk3: 96a 57151i bk4: 92a 57102i bk5: 102a 57026i bk6: 130a 56866i bk7: 104a 57017i bk8: 116a 56919i bk9: 114a 56723i bk10: 108a 57422i bk11: 84a 57567i bk12: 78a 57884i bk13: 82a 57835i bk14: 86a 57912i bk15: 88a 57814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0944163

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1946, Miss = 362, Miss_rate = 0.186, Pending_hits = 10, Reservation_fails = 224
L2_cache_bank[1]: Access = 2050, Miss = 394, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1979, Miss = 377, Miss_rate = 0.191, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 1961, Miss = 385, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1928, Miss = 382, Miss_rate = 0.198, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 1999, Miss = 391, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1938, Miss = 379, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1889, Miss = 399, Miss_rate = 0.211, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 6432, Miss = 401, Miss_rate = 0.062, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 1998, Miss = 379, Miss_rate = 0.190, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 2019, Miss = 403, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1934, Miss = 382, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 28073
L2_total_cache_misses = 4634
L2_total_cache_miss_rate = 0.1651
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2735
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1894
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=75023
icnt_total_pkts_simt_to_mem=44401
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9944
	minimum = 6
	maximum = 489
Network latency average = 36.8234
	minimum = 6
	maximum = 386
Slowest packet = 9482
Flit latency average = 29.4291
	minimum = 6
	maximum = 386
Slowest flit = 65954
Fragmentation average = 0.0411053
	minimum = 0
	maximum = 216
Injected packet rate average = 0.0715682
	minimum = 0.0460675 (at node 8)
	maximum = 0.227103 (at node 23)
Accepted packet rate average = 0.0715682
	minimum = 0.0460675 (at node 8)
	maximum = 0.227103 (at node 23)
Injected flit rate average = 0.14905
	minimum = 0.0749084 (at node 8)
	maximum = 0.353847 (at node 23)
Accepted flit rate average= 0.14905
	minimum = 0.0990334 (at node 15)
	maximum = 0.422519 (at node 23)
Injected packet length average = 2.08263
Accepted packet length average = 2.08263
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.912 (4 samples)
	minimum = 6 (4 samples)
	maximum = 152.25 (4 samples)
Network latency average = 15.7585 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.5 (4 samples)
Flit latency average = 13.0925 (4 samples)
	minimum = 6 (4 samples)
	maximum = 115.5 (4 samples)
Fragmentation average = 0.0102763 (4 samples)
	minimum = 0 (4 samples)
	maximum = 54 (4 samples)
Injected packet rate average = 0.0274194 (4 samples)
	minimum = 0.0161222 (4 samples)
	maximum = 0.0809023 (4 samples)
Accepted packet rate average = 0.0274194 (4 samples)
	minimum = 0.0161222 (4 samples)
	maximum = 0.0809023 (4 samples)
Injected flit rate average = 0.0608949 (4 samples)
	minimum = 0.0237384 (4 samples)
	maximum = 0.145953 (4 samples)
Accepted flit rate average = 0.0608949 (4 samples)
	minimum = 0.0348248 (4 samples)
	maximum = 0.15966 (4 samples)
Injected packet size average = 2.22087 (4 samples)
Accepted packet size average = 2.22087 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182748 (inst/sec)
gpgpu_simulation_rate = 2105 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44205)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44205)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44205)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44205)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44205)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44205)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44205)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(59,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 45205  inst.: 4152134 (ipc=314.4) sim_rate=188733 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:15:59 2016
GPGPU-Sim uArch: cycles simulated: 46705  inst.: 4165957 (ipc=131.3) sim_rate=181128 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:16:00 2016
GPGPU-Sim uArch: cycles simulated: 48705  inst.: 4179985 (ipc=76.1) sim_rate=174166 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:16:01 2016
GPGPU-Sim uArch: cycles simulated: 50705  inst.: 4194409 (ipc=54.9) sim_rate=167776 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:16:02 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(12,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 52205  inst.: 4206227 (ipc=46.1) sim_rate=161777 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:16:03 2016
GPGPU-Sim uArch: cycles simulated: 54205  inst.: 4220923 (ipc=38.3) sim_rate=156330 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:16:04 2016
GPGPU-Sim uArch: cycles simulated: 55705  inst.: 4232308 (ipc=34.3) sim_rate=151153 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:16:05 2016
GPGPU-Sim uArch: cycles simulated: 57705  inst.: 4247523 (ipc=30.4) sim_rate=146466 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:16:06 2016
GPGPU-Sim uArch: cycles simulated: 59705  inst.: 4261952 (ipc=27.4) sim_rate=142065 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:16:07 2016
GPGPU-Sim uArch: cycles simulated: 61205  inst.: 4274547 (ipc=25.7) sim_rate=137888 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:16:08 2016
GPGPU-Sim uArch: cycles simulated: 63205  inst.: 4288254 (ipc=23.7) sim_rate=134007 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:16:09 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(17,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 65205  inst.: 4303133 (ipc=22.2) sim_rate=130397 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:16:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21983,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21984,44205)
GPGPU-Sim uArch: cycles simulated: 66705  inst.: 4316701 (ipc=21.3) sim_rate=126961 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:16:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22518,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22519,44205)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22694,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22695,44205)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23842,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23843,44205)
GPGPU-Sim uArch: cycles simulated: 68705  inst.: 4341729 (ipc=20.6) sim_rate=124049 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:16:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25125,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25126,44205)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25157,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25158,44205)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25589,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25590,44205)
GPGPU-Sim uArch: cycles simulated: 70705  inst.: 4367074 (ipc=20.0) sim_rate=121307 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:16:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26519,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26520,44205)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27503,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27504,44205)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27677,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27678,44205)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(62,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 72705  inst.: 4393283 (ipc=19.5) sim_rate=118737 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:16:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28534,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28535,44205)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29714,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29715,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29749,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29750,44205)
GPGPU-Sim uArch: cycles simulated: 74705  inst.: 4419130 (ipc=19.1) sim_rate=116292 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:16:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31912,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31913,44205)
GPGPU-Sim uArch: cycles simulated: 76205  inst.: 4435024 (ipc=18.7) sim_rate=113718 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:16:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32341,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32342,44205)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32436,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32437,44205)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32515,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32516,44205)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32928,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32929,44205)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33093,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33094,44205)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33157,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(33158,44205)
GPGPU-Sim uArch: cycles simulated: 78205  inst.: 4468685 (ipc=18.6) sim_rate=111717 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:16:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34322,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34323,44205)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34545,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34546,44205)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35394,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35395,44205)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(107,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 80205  inst.: 4495262 (ipc=18.3) sim_rate=109640 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:16:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36059,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36060,44205)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36139,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36140,44205)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36199,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36200,44205)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36478,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36479,44205)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36702,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36703,44205)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37409,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37410,44205)
GPGPU-Sim uArch: cycles simulated: 82205  inst.: 4531344 (ipc=18.3) sim_rate=107889 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:16:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38227,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38228,44205)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38366,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38367,44205)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38471,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38472,44205)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38488,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38489,44205)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38934,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38935,44205)
GPGPU-Sim uArch: cycles simulated: 84205  inst.: 4561778 (ipc=18.1) sim_rate=106087 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:16:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41768,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(41769,44205)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(43,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41858,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(41859,44205)
GPGPU-Sim uArch: cycles simulated: 86205  inst.: 4584260 (ipc=17.8) sim_rate=104187 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:16:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42367,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42368,44205)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43350,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(43351,44205)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43539,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43540,44205)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43978,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(43979,44205)
GPGPU-Sim uArch: cycles simulated: 88205  inst.: 4616171 (ipc=17.7) sim_rate=102581 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:16:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45355,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45356,44205)
GPGPU-Sim uArch: cycles simulated: 89705  inst.: 4636588 (ipc=17.6) sim_rate=100795 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:16:23 2016
GPGPU-Sim uArch: cycles simulated: 91705  inst.: 4656652 (ipc=17.2) sim_rate=99077 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:16:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47547,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(47548,44205)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (47669,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(47670,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48849,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(48850,44205)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(133,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 93705  inst.: 4681035 (ipc=17.0) sim_rate=97521 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:16:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50115,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(50116,44205)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51321,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(51322,44205)
GPGPU-Sim uArch: cycles simulated: 95705  inst.: 4705574 (ipc=16.9) sim_rate=96032 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (52067,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(52068,44205)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (52323,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(52324,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (53297,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(53298,44205)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (53387,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(53388,44205)
GPGPU-Sim uArch: cycles simulated: 97705  inst.: 4732838 (ipc=16.7) sim_rate=94656 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:16:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (53873,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(53874,44205)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54627,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54628,44205)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (54786,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(54787,44205)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (55116,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(55117,44205)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (55496,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(55497,44205)
GPGPU-Sim uArch: cycles simulated: 99705  inst.: 4765049 (ipc=16.7) sim_rate=93432 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:16:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (55519,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(55520,44205)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (55549,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(55550,44205)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(146,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (56501,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(56502,44205)
GPGPU-Sim uArch: cycles simulated: 101205  inst.: 4794162 (ipc=16.8) sim_rate=92195 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:16:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57553,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57554,44205)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58125,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58126,44205)
GPGPU-Sim uArch: cycles simulated: 103205  inst.: 4822560 (ipc=16.7) sim_rate=90991 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:16:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59215,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59216,44205)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60261,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60262,44205)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (60870,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(60871,44205)
GPGPU-Sim uArch: cycles simulated: 105205  inst.: 4849579 (ipc=16.6) sim_rate=89807 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:16:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61123,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61124,44205)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61226,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61227,44205)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(103,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (62105,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(62106,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62261,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(62262,44205)
GPGPU-Sim uArch: cycles simulated: 107205  inst.: 4884259 (ipc=16.6) sim_rate=88804 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:16:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63950,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(63951,44205)
GPGPU-Sim uArch: cycles simulated: 108705  inst.: 4905106 (ipc=16.5) sim_rate=87591 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:16:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (65259,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(65260,44205)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (65767,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(65768,44205)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66077,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(66078,44205)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66490,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66491,44205)
GPGPU-Sim uArch: cycles simulated: 110705  inst.: 4930834 (ipc=16.4) sim_rate=86505 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:16:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (68204,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(68205,44205)
GPGPU-Sim uArch: cycles simulated: 112705  inst.: 4956135 (ipc=16.3) sim_rate=85450 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:16:35 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(113,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (69217,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(69218,44205)
GPGPU-Sim uArch: cycles simulated: 114705  inst.: 4980371 (ipc=16.2) sim_rate=84413 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:16:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (70759,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(70760,44205)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (71635,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(71636,44205)
GPGPU-Sim uArch: cycles simulated: 116205  inst.: 5001030 (ipc=16.2) sim_rate=83350 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:16:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (73750,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(73751,44205)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (73824,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(73825,44205)
GPGPU-Sim uArch: cycles simulated: 118205  inst.: 5025877 (ipc=16.1) sim_rate=82391 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:16:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (74177,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(74178,44205)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (74290,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(74291,44205)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (75354,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(75355,44205)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(95,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 120205  inst.: 5060179 (ipc=16.1) sim_rate=81615 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:16:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (76580,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(76581,44205)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (77795,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(77796,44205)
GPGPU-Sim uArch: cycles simulated: 122205  inst.: 5085753 (ipc=16.0) sim_rate=80726 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:16:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (78048,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(78049,44205)
GPGPU-Sim uArch: cycles simulated: 124205  inst.: 5113851 (ipc=16.0) sim_rate=79903 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:16:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (80388,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(80389,44205)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (81420,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(81421,44205)
GPGPU-Sim uArch: cycles simulated: 126205  inst.: 5144277 (ipc=15.9) sim_rate=79142 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:16:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (82487,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(82488,44205)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(176,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 128205  inst.: 5166726 (ipc=15.8) sim_rate=78283 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:16:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (84205,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(84206,44205)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (84565,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(84566,44205)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (85411,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(85412,44205)
GPGPU-Sim uArch: cycles simulated: 129705  inst.: 5189814 (ipc=15.8) sim_rate=77459 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:16:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (87301,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(87302,44205)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (87386,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(87387,44205)
GPGPU-Sim uArch: cycles simulated: 131705  inst.: 5214106 (ipc=15.7) sim_rate=76678 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:16:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (88182,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(88183,44205)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(131,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 133705  inst.: 5245910 (ipc=15.7) sim_rate=76027 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:16:46 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (91378,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(91379,44205)
GPGPU-Sim uArch: cycles simulated: 135705  inst.: 5276533 (ipc=15.7) sim_rate=75379 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:16:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (93151,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(93152,44205)
GPGPU-Sim uArch: cycles simulated: 137705  inst.: 5299427 (ipc=15.6) sim_rate=74639 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:16:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (93933,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(93934,44205)
GPGPU-Sim uArch: cycles simulated: 139705  inst.: 5325691 (ipc=15.6) sim_rate=73967 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:16:49 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(164,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 141705  inst.: 5352390 (ipc=15.5) sim_rate=73320 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:16:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97889,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(97890,44205)
GPGPU-Sim uArch: cycles simulated: 143705  inst.: 5376570 (ipc=15.5) sim_rate=72656 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:16:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (100339,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(100340,44205)
GPGPU-Sim uArch: cycles simulated: 145705  inst.: 5400255 (ipc=15.4) sim_rate=72003 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:16:52 2016
GPGPU-Sim uArch: cycles simulated: 147705  inst.: 5421185 (ipc=15.3) sim_rate=71331 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:16:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (104250,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(104251,44205)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(175,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (104779,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(104780,44205)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (104980,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(104981,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (105121,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(105122,44205)
GPGPU-Sim uArch: cycles simulated: 149705  inst.: 5451447 (ipc=15.3) sim_rate=70798 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:16:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (106058,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(106059,44205)
GPGPU-Sim uArch: cycles simulated: 151705  inst.: 5479801 (ipc=15.3) sim_rate=70253 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (107906,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(107907,44205)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (108010,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(108011,44205)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (108614,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(108615,44205)
GPGPU-Sim uArch: cycles simulated: 153205  inst.: 5507697 (ipc=15.3) sim_rate=69717 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:16:56 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(179,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 155205  inst.: 5536176 (ipc=15.3) sim_rate=69202 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:16:57 2016
GPGPU-Sim uArch: cycles simulated: 157205  inst.: 5560264 (ipc=15.2) sim_rate=68645 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:16:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113193,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(113194,44205)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113588,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(113589,44205)
GPGPU-Sim uArch: cycles simulated: 159205  inst.: 5590400 (ipc=15.2) sim_rate=68175 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:16:59 2016
GPGPU-Sim uArch: cycles simulated: 161205  inst.: 5612973 (ipc=15.2) sim_rate=67626 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:17:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117952,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(117953,44205)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (118028,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(118029,44205)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (118085,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(118086,44205)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(200,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (118146,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(118147,44205)
GPGPU-Sim uArch: cycles simulated: 163205  inst.: 5641269 (ipc=15.2) sim_rate=67157 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:17:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (120948,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(120949,44205)
GPGPU-Sim uArch: cycles simulated: 165205  inst.: 5666812 (ipc=15.1) sim_rate=66668 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:17:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (121462,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(121463,44205)
GPGPU-Sim uArch: cycles simulated: 167205  inst.: 5693237 (ipc=15.1) sim_rate=66200 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:17:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (123670,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(123671,44205)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (124084,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(124085,44205)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(152,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124754,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124755,44205)
GPGPU-Sim uArch: cycles simulated: 169205  inst.: 5727112 (ipc=15.1) sim_rate=65828 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:17:04 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (126631,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(126632,44205)
GPGPU-Sim uArch: cycles simulated: 171205  inst.: 5753038 (ipc=15.1) sim_rate=65375 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:17:05 2016
GPGPU-Sim uArch: cycles simulated: 173205  inst.: 5780098 (ipc=15.1) sim_rate=64944 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:17:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (130054,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(130055,44205)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (130203,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(130204,44205)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (130401,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(130402,44205)
GPGPU-Sim uArch: cycles simulated: 175205  inst.: 5807704 (ipc=15.0) sim_rate=64530 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:17:07 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(199,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (132429,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(132430,44205)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (132676,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(132677,44205)
GPGPU-Sim uArch: cycles simulated: 177205  inst.: 5837055 (ipc=15.0) sim_rate=64143 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:17:08 2016
GPGPU-Sim uArch: cycles simulated: 178705  inst.: 5856357 (ipc=15.0) sim_rate=63656 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:17:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (135351,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(135352,44205)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (136294,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(136295,44205)
GPGPU-Sim uArch: cycles simulated: 180705  inst.: 5881768 (ipc=15.0) sim_rate=63244 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:17:10 2016
GPGPU-Sim uArch: cycles simulated: 182705  inst.: 5902551 (ipc=14.9) sim_rate=62793 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:17:11 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(204,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 184705  inst.: 5926237 (ipc=14.9) sim_rate=62381 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:17:12 2016
GPGPU-Sim uArch: cycles simulated: 186705  inst.: 5955774 (ipc=14.9) sim_rate=62039 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:17:13 2016
GPGPU-Sim uArch: cycles simulated: 188705  inst.: 5977069 (ipc=14.8) sim_rate=61619 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:17:14 2016
GPGPU-Sim uArch: cycles simulated: 190705  inst.: 6001026 (ipc=14.8) sim_rate=61234 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:17:15 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(204,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (148299,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(148300,44205)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (148311,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(148312,44205)
GPGPU-Sim uArch: cycles simulated: 193205  inst.: 6031651 (ipc=14.7) sim_rate=60925 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (150835,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(150836,44205)
GPGPU-Sim uArch: cycles simulated: 195205  inst.: 6058109 (ipc=14.7) sim_rate=60581 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:17:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (151525,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(151526,44205)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (151684,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(151685,44205)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (152015,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(152016,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (152142,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(152143,44205)
GPGPU-Sim uArch: cycles simulated: 196705  inst.: 6086660 (ipc=14.7) sim_rate=60263 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:17:18 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(203,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 198705  inst.: 6116803 (ipc=14.8) sim_rate=59968 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:17:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (155156,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(155157,44205)
GPGPU-Sim uArch: cycles simulated: 200705  inst.: 6145831 (ipc=14.7) sim_rate=59668 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:17:20 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (158364,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(158365,44205)
GPGPU-Sim uArch: cycles simulated: 202705  inst.: 6171962 (ipc=14.7) sim_rate=59345 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:17:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (159112,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(159113,44205)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(224,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (160028,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(160029,44205)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (160085,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(160086,44205)
GPGPU-Sim uArch: cycles simulated: 204705  inst.: 6205768 (ipc=14.8) sim_rate=59102 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:17:22 2016
GPGPU-Sim uArch: cycles simulated: 206705  inst.: 6236612 (ipc=14.8) sim_rate=58835 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:17:23 2016
GPGPU-Sim uArch: cycles simulated: 208705  inst.: 6262324 (ipc=14.7) sim_rate=58526 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:17:24 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(226,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 210705  inst.: 6290857 (ipc=14.7) sim_rate=58248 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:17:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (167401,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(167402,44205)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (167549,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(167550,44205)
GPGPU-Sim uArch: cycles simulated: 212705  inst.: 6316935 (ipc=14.7) sim_rate=57953 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:17:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (170174,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(170175,44205)
GPGPU-Sim uArch: cycles simulated: 214705  inst.: 6349101 (ipc=14.7) sim_rate=57719 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:17:27 2016
GPGPU-Sim uArch: cycles simulated: 216705  inst.: 6377331 (ipc=14.7) sim_rate=57453 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:17:28 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(222,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 218705  inst.: 6405627 (ipc=14.7) sim_rate=57193 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:17:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (175674,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(175675,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (175686,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(175687,44205)
GPGPU-Sim uArch: cycles simulated: 220705  inst.: 6435026 (ipc=14.7) sim_rate=56947 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:17:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (177099,44205), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(177100,44205)
GPGPU-Sim uArch: cycles simulated: 222705  inst.: 6465775 (ipc=14.7) sim_rate=56717 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:17:31 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(231,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (179417,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(179418,44205)
GPGPU-Sim uArch: cycles simulated: 224705  inst.: 6498301 (ipc=14.7) sim_rate=56506 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:17:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (180515,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(180516,44205)
GPGPU-Sim uArch: cycles simulated: 226205  inst.: 6520968 (ipc=14.7) sim_rate=56215 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:17:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (182333,44205), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(182334,44205)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (183497,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(183498,44205)
GPGPU-Sim uArch: cycles simulated: 228205  inst.: 6553271 (ipc=14.8) sim_rate=56010 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:17:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (184389,44205), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(184390,44205)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (184433,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(184434,44205)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(183,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (185210,44205), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(185211,44205)
GPGPU-Sim uArch: cycles simulated: 230205  inst.: 6590210 (ipc=14.8) sim_rate=55849 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:17:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (187579,44205), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(187580,44205)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (187834,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(187835,44205)
GPGPU-Sim uArch: cycles simulated: 232205  inst.: 6623618 (ipc=14.8) sim_rate=55660 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:17:36 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (189724,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(189725,44205)
GPGPU-Sim uArch: cycles simulated: 234205  inst.: 6654662 (ipc=14.8) sim_rate=55455 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (190058,44205), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(190059,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (190959,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(190960,44205)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(244,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (191081,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(191082,44205)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (191097,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(191098,44205)
GPGPU-Sim uArch: cycles simulated: 236205  inst.: 6691331 (ipc=14.9) sim_rate=55300 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:17:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (193289,44205), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(193290,44205)
GPGPU-Sim uArch: cycles simulated: 237705  inst.: 6718082 (ipc=14.9) sim_rate=55066 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (195102,44205), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(195103,44205)
GPGPU-Sim uArch: cycles simulated: 239705  inst.: 6745909 (ipc=14.9) sim_rate=54844 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:17:40 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(245,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 241705  inst.: 6772542 (ipc=14.9) sim_rate=54617 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: cycles simulated: 243705  inst.: 6797335 (ipc=14.8) sim_rate=54378 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:17:42 2016
GPGPU-Sim uArch: cycles simulated: 245705  inst.: 6825501 (ipc=14.8) sim_rate=54170 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (202217,44205), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(202218,44205)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (202826,44205), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(202827,44205)
GPGPU-Sim uArch: cycles simulated: 247705  inst.: 6856389 (ipc=14.8) sim_rate=53987 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:17:44 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(249,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (204370,44205), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(204371,44205)
GPGPU-Sim uArch: cycles simulated: 249705  inst.: 6884008 (ipc=14.8) sim_rate=53781 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:17:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (207409,44205), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(207410,44205)
GPGPU-Sim uArch: cycles simulated: 251705  inst.: 6910912 (ipc=14.8) sim_rate=53572 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:17:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (208565,44205), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(208566,44205)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (209151,44205), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(209152,44205)
GPGPU-Sim uArch: cycles simulated: 253705  inst.: 6940926 (ipc=14.8) sim_rate=53391 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (210514,44205), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(210515,44205)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(236,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (210724,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 255705  inst.: 6972918 (ipc=14.8) sim_rate=53228 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:17:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (212569,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 257705  inst.: 7001180 (ipc=14.8) sim_rate=53039 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:17:49 2016
GPGPU-Sim uArch: cycles simulated: 259705  inst.: 7025961 (ipc=14.8) sim_rate=52826 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:17:50 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (216501,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 261705  inst.: 7052076 (ipc=14.8) sim_rate=52627 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:17:51 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(218,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 263705  inst.: 7080785 (ipc=14.8) sim_rate=52450 (inst/sec) elapsed = 0:0:02:15 / Wed Mar  2 01:17:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (220567,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 266205  inst.: 7114993 (ipc=14.8) sim_rate=52316 (inst/sec) elapsed = 0:0:02:16 / Wed Mar  2 01:17:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (222243,44205), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (222848,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268205  inst.: 7142048 (ipc=14.8) sim_rate=52131 (inst/sec) elapsed = 0:0:02:17 / Wed Mar  2 01:17:54 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(213,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (224663,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270205  inst.: 7173035 (ipc=14.8) sim_rate=51978 (inst/sec) elapsed = 0:0:02:18 / Wed Mar  2 01:17:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (228205,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272705  inst.: 7206394 (ipc=14.7) sim_rate=51844 (inst/sec) elapsed = 0:0:02:19 / Wed Mar  2 01:17:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (229021,44205), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (229736,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274705  inst.: 7235299 (ipc=14.7) sim_rate=51680 (inst/sec) elapsed = 0:0:02:20 / Wed Mar  2 01:17:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (230566,44205), 4 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(216,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 276705  inst.: 7264012 (ipc=14.7) sim_rate=51517 (inst/sec) elapsed = 0:0:02:21 / Wed Mar  2 01:17:58 2016
GPGPU-Sim uArch: cycles simulated: 279205  inst.: 7298085 (ipc=14.7) sim_rate=51394 (inst/sec) elapsed = 0:0:02:22 / Wed Mar  2 01:17:59 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (235695,44205), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 281205  inst.: 7329077 (ipc=14.7) sim_rate=51252 (inst/sec) elapsed = 0:0:02:23 / Wed Mar  2 01:18:00 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(234,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (238097,44205), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 283705  inst.: 7360680 (ipc=14.7) sim_rate=51115 (inst/sec) elapsed = 0:0:02:24 / Wed Mar  2 01:18:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239659,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (240651,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (240764,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 285705  inst.: 7390926 (ipc=14.7) sim_rate=50971 (inst/sec) elapsed = 0:0:02:25 / Wed Mar  2 01:18:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (241543,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (242100,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (242195,44205), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (243241,44205), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 288205  inst.: 7428292 (ipc=14.7) sim_rate=50878 (inst/sec) elapsed = 0:0:02:26 / Wed Mar  2 01:18:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (244164,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (244231,44205), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(216,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (244652,44205), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (245852,44205), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 290205  inst.: 7457897 (ipc=14.7) sim_rate=50733 (inst/sec) elapsed = 0:0:02:27 / Wed Mar  2 01:18:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (247270,44205), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 292705  inst.: 7488878 (ipc=14.7) sim_rate=50600 (inst/sec) elapsed = 0:0:02:28 / Wed Mar  2 01:18:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (250107,44205), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 295205  inst.: 7524286 (ipc=14.7) sim_rate=50498 (inst/sec) elapsed = 0:0:02:29 / Wed Mar  2 01:18:06 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(226,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (252158,44205), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 297205  inst.: 7548010 (ipc=14.7) sim_rate=50320 (inst/sec) elapsed = 0:0:02:30 / Wed Mar  2 01:18:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (254479,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (254987,44205), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 299705  inst.: 7583495 (ipc=14.7) sim_rate=50221 (inst/sec) elapsed = 0:0:02:31 / Wed Mar  2 01:18:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (256678,44205), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 302205  inst.: 7614112 (ipc=14.6) sim_rate=50092 (inst/sec) elapsed = 0:0:02:32 / Wed Mar  2 01:18:09 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(225,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (259001,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (259155,44205), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 304705  inst.: 7646050 (ipc=14.6) sim_rate=49974 (inst/sec) elapsed = 0:0:02:33 / Wed Mar  2 01:18:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (260636,44205), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (262147,44205), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 307205  inst.: 7678211 (ipc=14.6) sim_rate=49858 (inst/sec) elapsed = 0:0:02:34 / Wed Mar  2 01:18:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (263137,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (263172,44205), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 309705  inst.: 7710518 (ipc=14.6) sim_rate=49745 (inst/sec) elapsed = 0:0:02:35 / Wed Mar  2 01:18:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (265650,44205), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (265956,44205), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(242,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (267378,44205), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (267568,44205), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 312205  inst.: 7739878 (ipc=14.6) sim_rate=49614 (inst/sec) elapsed = 0:0:02:36 / Wed Mar  2 01:18:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (269918,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (269957,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 314705  inst.: 7771102 (ipc=14.5) sim_rate=49497 (inst/sec) elapsed = 0:0:02:37 / Wed Mar  2 01:18:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (270632,44205), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (270809,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (272323,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (272733,44205), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 317205  inst.: 7801799 (ipc=14.5) sim_rate=49378 (inst/sec) elapsed = 0:0:02:38 / Wed Mar  2 01:18:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (273245,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (273850,44205), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(240,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (274344,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (274592,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 320205  inst.: 7837541 (ipc=14.5) sim_rate=49292 (inst/sec) elapsed = 0:0:02:39 / Wed Mar  2 01:18:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (276617,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (277022,44205), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (278107,44205), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323205  inst.: 7871843 (ipc=14.5) sim_rate=49199 (inst/sec) elapsed = 0:0:02:40 / Wed Mar  2 01:18:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (279158,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (279298,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (279985,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (280046,44205), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (281037,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (281146,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (281540,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (281702,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (281908,44205), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 326205  inst.: 7905051 (ipc=14.4) sim_rate=49099 (inst/sec) elapsed = 0:0:02:41 / Wed Mar  2 01:18:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (282154,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (282598,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (282611,44205), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(254,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (283581,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (284159,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (284979,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (285613,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (285671,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (285888,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 330205  inst.: 7945464 (ipc=14.4) sim_rate=49046 (inst/sec) elapsed = 0:0:02:42 / Wed Mar  2 01:18:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (286191,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (286207,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (286248,44205), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (286251,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (287384,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (288201,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (288407,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (288684,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (290984,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (291023,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (291618,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (291838,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 336205  inst.: 7981101 (ipc=14.2) sim_rate=48963 (inst/sec) elapsed = 0:0:02:43 / Wed Mar  2 01:18:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (292557,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (293055,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (293125,44205), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (293257,44205), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (294933,44205), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (295189,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (296578,44205), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 296579
gpu_sim_insn = 4149557
gpu_ipc =      13.9914
gpu_tot_sim_cycle = 340784
gpu_tot_sim_insn = 7987279
gpu_tot_ipc =      23.4380
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 610812
gpu_stall_icnt2sh    = 1699152
gpu_total_sim_rate=49001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 475543
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 36808, Miss = 30222, Miss_rate = 0.821, Pending_hits = 2297, Reservation_fails = 253545
	L1D_cache_core[1]: Access = 34814, Miss = 28039, Miss_rate = 0.805, Pending_hits = 2185, Reservation_fails = 239476
	L1D_cache_core[2]: Access = 35674, Miss = 28947, Miss_rate = 0.811, Pending_hits = 2094, Reservation_fails = 249526
	L1D_cache_core[3]: Access = 39980, Miss = 32541, Miss_rate = 0.814, Pending_hits = 2381, Reservation_fails = 259345
	L1D_cache_core[4]: Access = 37247, Miss = 30168, Miss_rate = 0.810, Pending_hits = 2287, Reservation_fails = 253472
	L1D_cache_core[5]: Access = 35433, Miss = 28708, Miss_rate = 0.810, Pending_hits = 2191, Reservation_fails = 250930
	L1D_cache_core[6]: Access = 38750, Miss = 31467, Miss_rate = 0.812, Pending_hits = 2270, Reservation_fails = 258433
	L1D_cache_core[7]: Access = 36304, Miss = 29451, Miss_rate = 0.811, Pending_hits = 2182, Reservation_fails = 248293
	L1D_cache_core[8]: Access = 37268, Miss = 30593, Miss_rate = 0.821, Pending_hits = 2248, Reservation_fails = 255701
	L1D_cache_core[9]: Access = 37031, Miss = 29932, Miss_rate = 0.808, Pending_hits = 2254, Reservation_fails = 253150
	L1D_cache_core[10]: Access = 37053, Miss = 30245, Miss_rate = 0.816, Pending_hits = 2273, Reservation_fails = 254449
	L1D_cache_core[11]: Access = 36934, Miss = 29986, Miss_rate = 0.812, Pending_hits = 2281, Reservation_fails = 254474
	L1D_cache_core[12]: Access = 38572, Miss = 31435, Miss_rate = 0.815, Pending_hits = 2320, Reservation_fails = 261779
	L1D_cache_core[13]: Access = 37100, Miss = 30024, Miss_rate = 0.809, Pending_hits = 2276, Reservation_fails = 246953
	L1D_cache_core[14]: Access = 34758, Miss = 28282, Miss_rate = 0.814, Pending_hits = 2095, Reservation_fails = 241085
	L1D_total_cache_accesses = 553726
	L1D_total_cache_misses = 450040
	L1D_total_cache_miss_rate = 0.8127
	L1D_total_cache_pending_hits = 33634
	L1D_total_cache_reservation_fails = 3780611
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75458
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2381592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74978
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1399019
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 474547
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1376, 1292, 1163, 1404, 1025, 1452, 1234, 1357, 1086, 1019, 1215, 1030, 1430, 1458, 1348, 946, 1331, 1271, 1254, 1081, 1073, 752, 1271, 1232, 1389, 1118, 880, 961, 1785, 1221, 961, 1196, 1038, 1667, 1262, 1342, 1826, 1432, 1032, 1234, 1075, 1007, 1329, 653, 776, 1041, 653, 944, 
gpgpu_n_tot_thrd_icount = 28195936
gpgpu_n_tot_w_icount = 881123
gpgpu_n_stall_shd_mem = 4125028
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224465
gpgpu_n_mem_write_global = 227267
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 936422
gpgpu_n_store_insn = 338764
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 914996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4121871
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6621038	W0_Idle:710631	W0_Scoreboard:1369396	W1:251396	W2:110035	W3:66900	W4:45137	W5:32798	W6:28702	W7:23806	W8:22353	W9:21205	W10:17310	W11:16128	W12:15309	W13:13000	W14:10898	W15:9183	W16:7904	W17:6788	W18:5693	W19:5048	W20:3799	W21:3507	W22:3000	W23:2985	W24:2066	W25:1259	W26:482	W27:400	W28:268	W29:112	W30:52	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1795720 {8:224465,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9100056 {40:227146,72:35,136:86,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30527240 {136:224465,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1818136 {8:227267,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 367 
maxdqlatency = 0 
maxmflatency = 1140 
averagemflatency = 388 
max_icnt2mem_latency = 833 
max_icnt2sh_latency = 340783 
mrq_lat_table:19031 	1506 	545 	1648 	2009 	374 	96 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60916 	316531 	74293 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21797 	9952 	32347 	156027 	99042 	130819 	1823 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19968 	97242 	98808 	8379 	83 	0 	0 	2 	9 	38 	943 	8958 	18824 	44340 	99314 	54839 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        22        18        18        26        20        22        24        26        33        20        36        27        27        31        31 
dram[1]:        22        31        28        16        22        15        22        21        16        21        22        24        38        35        18        22 
dram[2]:        25        19        30        16        23        17        24        32        26        22        24        28        22        32        15        21 
dram[3]:        18        20        25        33        32        25        31        27        28        18        26        26        27        26        15        12 
dram[4]:        32        31        27        18        22        20        16        19        24        27        23        22        26        24        32        31 
dram[5]:        26        12        29        24        22        22        18        26        27        22        22        22        27        28        30        16 
maximum service time to same row:
dram[0]:     53247     59672     44369     32551     55794     29235     33622     26456     26472     39532     49597     87747     69088     43697     39722     70767 
dram[1]:     50546     50944     20963     33005     41521     67512     31409     44413     61619     78658     65191     77178     97878    125916     24716     71655 
dram[2]:     28072     37662     68730     46844     36475     52797     36564     67138     48220     41254     81353     93067     45936     65296     44162     41236 
dram[3]:     33327     30224     23774     87731     39026     22565     19797     18342     40794     40535     48291    102215     56687     57295     44012     17122 
dram[4]:     45918     78500     50696     10215     26396     54779     27944     60898     30755     33545     58765     74084     59849     43103     67073     53110 
dram[5]:     19694     28478     37361     46594     30133     20508     49594     44815     18412     35890     37154     49786     61462     69600     46951     78868 
average row accesses per activate:
dram[0]:  5.279070  2.938144  3.389474  3.049505  5.460000  4.470588  3.376147  3.133333  4.026667  4.544117  3.758065  4.818182  5.571429  4.368421  7.809524  8.150000 
dram[1]:  3.684211  5.272727  3.483516  3.233333  3.055046  3.336735  3.673913  3.145299  3.390476  3.717647  3.942029  3.950000  4.742857  5.366667  4.177778  5.484848 
dram[2]:  3.953125  4.144928  4.114286  3.625000  3.432099  3.303371  3.681818  4.319445  3.898734  3.400000  4.160714  4.800000  5.030303  4.837838  5.437500  5.516129 
dram[3]:  3.438356  2.894737  4.026316  5.245283  4.555555  4.126760  4.985294  3.837500  3.987500  3.266667  3.243243  4.163265  6.869565  5.724138  4.763158  3.420000 
dram[4]:  4.014493  4.014925  3.387097  3.683544  4.523077  3.753247  4.050000  4.126760  4.772727  5.355932  3.809524  5.325000  4.735294  4.078948  5.314286  6.346154 
dram[5]:  2.900990  3.050000  3.310000  3.242718  3.298077  3.542553  3.886364  4.050633  3.410714  2.879032  3.806452  4.250000  4.969697  6.956522  4.513514  4.000000 
average row locality = 25243/6461 = 3.906980
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       176       201       235       226       215       224       278       248       233       236       188       186       154       162       163       163 
dram[1]:       201       207       224       223       246       244       258       268       264       241       224       199       163       160       187       180 
dram[2]:       187       208       216       194       213       218       243       235       241       251       199       197       164       178       172       167 
dram[3]:       185       202       219       208       186       212       251       230       253       264       206       185       156       163       179       168 
dram[4]:       208       206       222       218       226       219       250       224       248       243       205       182       159       153       185       165 
dram[5]:       217       223       247       245       235       246       249       248       279       264       203       184       162       158       167       168 
total reads: 20135
bank skew: 279/153 = 1.82
chip skew: 3495/3267 = 1.07
number of total write accesses:
dram[0]:        51        84        87        82        58        80        90        81        69        73        45        26         2         4         1         0 
dram[1]:        79        83        93        68        87        83        80       100        92        75        48        38         3         1         1         1 
dram[2]:        66        78        72        67        65        76        81        76        67        72        34        19         2         1         2         4 
dram[3]:        66        73        87        70        60        81        88        77        66        79        34        19         2         3         2         3 
dram[4]:        69        63        93        73        68        70        74        69        67        73        35        31         2         2         1         0 
dram[5]:        76        82        84        89       108        87        93        72       103        93        33        37         2         2         0         0 
total reads: 5108
min_bank_accesses = 0!
chip skew: 961/782 = 1.23
average mf latency per bank:
dram[0]:       4364      3600      3537      3487      3922      3439      2938      3072      3516      3491      9231     10568     16199     15523     18432     18527
dram[1]:       3658      3606      3507      3946      3456      3555      3393      3100      3207      3591      8166      9670     15786     16586     16595     17165
dram[2]:       4033      3594      3600      3938      3807      3592      3266      3359      3618      3401      9356     10549     15614     14482     17075     17440
dram[3]:       4135      3819      3640      4032      4242      3567      3291      3448      3499      3170      9304     11274     16457     15960     17018     17955
dram[4]:       4898      3819      4411      3706      4911      3737      4455      3536      4512      3346     60344     10637     21639     16495     22342     18319
dram[5]:       3691      3529      3397      3383      3159      3293      3088      3428      2868      3101      9858     10202     15994     16944     18199     18297
maximum mf latency per bank:
dram[0]:        805       823       839       852       904       822       953       807       850       981       889       951       823       901       859       863
dram[1]:        790       813       831       895       858       850       840       826       814       957       822       872       896       845       942       840
dram[2]:        824       857       888       920       807       834       881       923       819       793       817       921       960       868       796       958
dram[3]:        803       950       822       854       807       790       885       875       818       875       900       921       791       839       941       821
dram[4]:        907       792      1072       842       942       845      1140       873      1002       816      1039       840       988       970      1063       873
dram[5]:        837       905       853       902       971       895       820       818       934       916       912       871       931       906      1082       832

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449831 n_nop=440153 n_act=1024 n_pre=1008 n_req=4121 n_rd=6576 n_write=1070 bw_util=0.06799
n_activity=69371 dram_eff=0.4409
bk0: 352a 447180i bk1: 402a 445294i bk2: 470a 445290i bk3: 452a 445023i bk4: 430a 446505i bk5: 448a 445637i bk6: 556a 444412i bk7: 496a 444078i bk8: 466a 445505i bk9: 472a 445649i bk10: 376a 446374i bk11: 372a 447028i bk12: 308a 448039i bk13: 324a 447665i bk14: 326a 448214i bk15: 326a 448320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0469354
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449831 n_nop=439274 n_act=1190 n_pre=1174 n_req=4421 n_rd=6978 n_write=1215 bw_util=0.07285
n_activity=76730 dram_eff=0.4271
bk0: 402a 445774i bk1: 414a 446274i bk2: 448a 445240i bk3: 446a 445428i bk4: 492a 444502i bk5: 488a 444817i bk6: 516a 444773i bk7: 536a 443684i bk8: 528a 444596i bk9: 482a 445338i bk10: 448a 445929i bk11: 398a 446585i bk12: 326a 447889i bk13: 320a 448049i bk14: 374a 447503i bk15: 360a 448030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.044061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449831 n_nop=440263 n_act=1013 n_pre=997 n_req=4065 n_rd=6566 n_write=992 bw_util=0.06721
n_activity=66927 dram_eff=0.4517
bk0: 374a 446466i bk1: 416a 445961i bk2: 432a 445899i bk3: 388a 446027i bk4: 426a 445632i bk5: 436a 445028i bk6: 486a 444286i bk7: 470a 444954i bk8: 482a 445538i bk9: 502a 444901i bk10: 398a 446630i bk11: 394a 446992i bk12: 328a 447802i bk13: 356a 447500i bk14: 344a 447837i bk15: 334a 447991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0590933
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449831 n_nop=440240 n_act=1018 n_pre=1002 n_req=4077 n_rd=6534 n_write=1037 bw_util=0.06732
n_activity=69631 dram_eff=0.4349
bk0: 370a 446247i bk1: 404a 445438i bk2: 438a 445665i bk3: 416a 446179i bk4: 372a 446567i bk5: 424a 445656i bk6: 502a 445296i bk7: 460a 445397i bk8: 506a 445641i bk9: 528a 444676i bk10: 412a 446254i bk11: 370a 447145i bk12: 312a 448216i bk13: 326a 448157i bk14: 358a 447898i bk15: 336a 447706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362158
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449831 n_nop=440295 n_act=962 n_pre=946 n_req=4103 n_rd=6626 n_write=1002 bw_util=0.06783
n_activity=70266 dram_eff=0.4342
bk0: 416a 446166i bk1: 412a 446296i bk2: 444a 445217i bk3: 436a 445628i bk4: 452a 445845i bk5: 438a 445781i bk6: 500a 445069i bk7: 448a 445530i bk8: 496a 445789i bk9: 486a 445874i bk10: 410a 446439i bk11: 364a 447096i bk12: 318a 447819i bk13: 306a 447732i bk14: 370a 447991i bk15: 330a 448137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0481359
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449831 n_nop=439091 n_act=1254 n_pre=1238 n_req=4456 n_rd=6990 n_write=1258 bw_util=0.07334
n_activity=78034 dram_eff=0.4228
bk0: 434a 445342i bk1: 446a 445121i bk2: 494a 444914i bk3: 490a 444587i bk4: 470a 444471i bk5: 492a 444851i bk6: 498a 444703i bk7: 496a 445139i bk8: 558a 444074i bk9: 528a 443927i bk10: 406a 446472i bk11: 368a 446987i bk12: 324a 447980i bk13: 316a 448396i bk14: 334a 448009i bk15: 336a 448005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0482003

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35356, Miss = 1642, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 224
L2_cache_bank[1]: Access = 35543, Miss = 1646, Miss_rate = 0.046, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[2]: Access = 35653, Miss = 1767, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[3]: Access = 36203, Miss = 1722, Miss_rate = 0.048, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 35158, Miss = 1635, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 6
L2_cache_bank[5]: Access = 35348, Miss = 1648, Miss_rate = 0.047, Pending_hits = 10, Reservation_fails = 13
L2_cache_bank[6]: Access = 35651, Miss = 1635, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 35715, Miss = 1632, Miss_rate = 0.046, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 59253, Miss = 1703, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 35793, Miss = 1610, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 36215, Miss = 1759, Miss_rate = 0.049, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 35919, Miss = 1736, Miss_rate = 0.048, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 451807
L2_total_cache_misses = 20135
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 115
L2_total_cache_reservation_fails = 352
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223623
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1349937
icnt_total_pkts_simt_to_mem=679367
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.4195
	minimum = 6
	maximum = 693
Network latency average = 39.1922
	minimum = 6
	maximum = 602
Slowest packet = 98232
Flit latency average = 29.6274
	minimum = 6
	maximum = 601
Slowest flit = 215544
Fragmentation average = 0.0932826
	minimum = 0
	maximum = 339
Injected packet rate average = 0.105833
	minimum = 0.0874573 (at node 1)
	maximum = 0.178101 (at node 23)
Accepted packet rate average = 0.105833
	minimum = 0.0874573 (at node 1)
	maximum = 0.178101 (at node 23)
Injected flit rate average = 0.238507
	minimum = 0.131203 (at node 1)
	maximum = 0.416216 (at node 23)
Accepted flit rate average= 0.238507
	minimum = 0.165211 (at node 19)
	maximum = 0.313347 (at node 3)
Injected packet length average = 2.25363
Accepted packet length average = 2.25363
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2135 (5 samples)
	minimum = 6 (5 samples)
	maximum = 260.4 (5 samples)
Network latency average = 20.4453 (5 samples)
	minimum = 6 (5 samples)
	maximum = 215.2 (5 samples)
Flit latency average = 16.3995 (5 samples)
	minimum = 6 (5 samples)
	maximum = 212.6 (5 samples)
Fragmentation average = 0.0268776 (5 samples)
	minimum = 0 (5 samples)
	maximum = 111 (5 samples)
Injected packet rate average = 0.043102 (5 samples)
	minimum = 0.0303892 (5 samples)
	maximum = 0.100342 (5 samples)
Accepted packet rate average = 0.043102 (5 samples)
	minimum = 0.0303892 (5 samples)
	maximum = 0.100342 (5 samples)
Injected flit rate average = 0.0964174 (5 samples)
	minimum = 0.0452313 (5 samples)
	maximum = 0.200006 (5 samples)
Accepted flit rate average = 0.0964174 (5 samples)
	minimum = 0.060902 (5 samples)
	maximum = 0.190397 (5 samples)
Injected packet size average = 2.23696 (5 samples)
Accepted packet size average = 2.23696 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 49001 (inst/sec)
gpgpu_simulation_rate = 2090 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,340784)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,340784)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,340784)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,340784)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,340784)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,340784)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,340784)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(56,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(44,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(88,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(31,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 341284  inst.: 8324416 (ipc=674.3) sim_rate=50758 (inst/sec) elapsed = 0:0:02:44 / Wed Mar  2 01:18:21 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(6,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 342284  inst.: 8412867 (ipc=283.7) sim_rate=50987 (inst/sec) elapsed = 0:0:02:45 / Wed Mar  2 01:18:22 2016
GPGPU-Sim uArch: cycles simulated: 343784  inst.: 8444715 (ipc=152.5) sim_rate=50871 (inst/sec) elapsed = 0:0:02:46 / Wed Mar  2 01:18:23 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(20,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 345784  inst.: 8467479 (ipc=96.0) sim_rate=50703 (inst/sec) elapsed = 0:0:02:47 / Wed Mar  2 01:18:24 2016
GPGPU-Sim uArch: cycles simulated: 347784  inst.: 8494255 (ipc=72.4) sim_rate=50561 (inst/sec) elapsed = 0:0:02:48 / Wed Mar  2 01:18:25 2016
GPGPU-Sim uArch: cycles simulated: 349784  inst.: 8521217 (ipc=59.3) sim_rate=50421 (inst/sec) elapsed = 0:0:02:49 / Wed Mar  2 01:18:26 2016
GPGPU-Sim uArch: cycles simulated: 351784  inst.: 8548070 (ipc=51.0) sim_rate=50282 (inst/sec) elapsed = 0:0:02:50 / Wed Mar  2 01:18:27 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(11,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 353284  inst.: 8566898 (ipc=46.4) sim_rate=50098 (inst/sec) elapsed = 0:0:02:51 / Wed Mar  2 01:18:28 2016
GPGPU-Sim uArch: cycles simulated: 355284  inst.: 8592603 (ipc=41.7) sim_rate=49956 (inst/sec) elapsed = 0:0:02:52 / Wed Mar  2 01:18:29 2016
GPGPU-Sim uArch: cycles simulated: 357284  inst.: 8621938 (ipc=38.5) sim_rate=49837 (inst/sec) elapsed = 0:0:02:53 / Wed Mar  2 01:18:30 2016
GPGPU-Sim uArch: cycles simulated: 359284  inst.: 8647022 (ipc=35.7) sim_rate=49695 (inst/sec) elapsed = 0:0:02:54 / Wed Mar  2 01:18:31 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(9,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 361284  inst.: 8671274 (ipc=33.4) sim_rate=49550 (inst/sec) elapsed = 0:0:02:55 / Wed Mar  2 01:18:32 2016
GPGPU-Sim uArch: cycles simulated: 362784  inst.: 8692350 (ipc=32.0) sim_rate=49388 (inst/sec) elapsed = 0:0:02:56 / Wed Mar  2 01:18:33 2016
GPGPU-Sim uArch: cycles simulated: 364784  inst.: 8716323 (ipc=30.4) sim_rate=49244 (inst/sec) elapsed = 0:0:02:57 / Wed Mar  2 01:18:34 2016
GPGPU-Sim uArch: cycles simulated: 366784  inst.: 8742381 (ipc=29.0) sim_rate=49114 (inst/sec) elapsed = 0:0:02:58 / Wed Mar  2 01:18:35 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 368784  inst.: 8766866 (ipc=27.8) sim_rate=48976 (inst/sec) elapsed = 0:0:02:59 / Wed Mar  2 01:18:36 2016
GPGPU-Sim uArch: cycles simulated: 370784  inst.: 8790443 (ipc=26.8) sim_rate=48835 (inst/sec) elapsed = 0:0:03:00 / Wed Mar  2 01:18:37 2016
GPGPU-Sim uArch: cycles simulated: 372784  inst.: 8815247 (ipc=25.9) sim_rate=48703 (inst/sec) elapsed = 0:0:03:01 / Wed Mar  2 01:18:38 2016
GPGPU-Sim uArch: cycles simulated: 374284  inst.: 8830734 (ipc=25.2) sim_rate=48520 (inst/sec) elapsed = 0:0:03:02 / Wed Mar  2 01:18:39 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(13,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 376284  inst.: 8852357 (ipc=24.4) sim_rate=48373 (inst/sec) elapsed = 0:0:03:03 / Wed Mar  2 01:18:40 2016
GPGPU-Sim uArch: cycles simulated: 378284  inst.: 8878270 (ipc=23.8) sim_rate=48251 (inst/sec) elapsed = 0:0:03:04 / Wed Mar  2 01:18:41 2016
GPGPU-Sim uArch: cycles simulated: 380284  inst.: 8899533 (ipc=23.1) sim_rate=48105 (inst/sec) elapsed = 0:0:03:05 / Wed Mar  2 01:18:42 2016
GPGPU-Sim uArch: cycles simulated: 381784  inst.: 8917163 (ipc=22.7) sim_rate=47941 (inst/sec) elapsed = 0:0:03:06 / Wed Mar  2 01:18:43 2016
GPGPU-Sim uArch: cycles simulated: 383784  inst.: 8943467 (ipc=22.2) sim_rate=47826 (inst/sec) elapsed = 0:0:03:07 / Wed Mar  2 01:18:44 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(39,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 385784  inst.: 8966383 (ipc=21.8) sim_rate=47693 (inst/sec) elapsed = 0:0:03:08 / Wed Mar  2 01:18:45 2016
GPGPU-Sim uArch: cycles simulated: 387284  inst.: 8983588 (ipc=21.4) sim_rate=47532 (inst/sec) elapsed = 0:0:03:09 / Wed Mar  2 01:18:46 2016
GPGPU-Sim uArch: cycles simulated: 389284  inst.: 9008594 (ipc=21.1) sim_rate=47413 (inst/sec) elapsed = 0:0:03:10 / Wed Mar  2 01:18:47 2016
GPGPU-Sim uArch: cycles simulated: 391284  inst.: 9032172 (ipc=20.7) sim_rate=47288 (inst/sec) elapsed = 0:0:03:11 / Wed Mar  2 01:18:48 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(34,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 392784  inst.: 9051140 (ipc=20.5) sim_rate=47141 (inst/sec) elapsed = 0:0:03:12 / Wed Mar  2 01:18:49 2016
GPGPU-Sim uArch: cycles simulated: 394784  inst.: 9077303 (ipc=20.2) sim_rate=47032 (inst/sec) elapsed = 0:0:03:13 / Wed Mar  2 01:18:50 2016
GPGPU-Sim uArch: cycles simulated: 396784  inst.: 9101199 (ipc=19.9) sim_rate=46913 (inst/sec) elapsed = 0:0:03:14 / Wed Mar  2 01:18:51 2016
GPGPU-Sim uArch: cycles simulated: 398284  inst.: 9124102 (ipc=19.8) sim_rate=46790 (inst/sec) elapsed = 0:0:03:15 / Wed Mar  2 01:18:52 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(39,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 400284  inst.: 9152340 (ipc=19.6) sim_rate=46695 (inst/sec) elapsed = 0:0:03:16 / Wed Mar  2 01:18:53 2016
GPGPU-Sim uArch: cycles simulated: 402284  inst.: 9179225 (ipc=19.4) sim_rate=46595 (inst/sec) elapsed = 0:0:03:17 / Wed Mar  2 01:18:54 2016
GPGPU-Sim uArch: cycles simulated: 404284  inst.: 9206381 (ipc=19.2) sim_rate=46496 (inst/sec) elapsed = 0:0:03:18 / Wed Mar  2 01:18:55 2016
GPGPU-Sim uArch: cycles simulated: 405784  inst.: 9226972 (ipc=19.1) sim_rate=46366 (inst/sec) elapsed = 0:0:03:19 / Wed Mar  2 01:18:56 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(55,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 407784  inst.: 9251148 (ipc=18.9) sim_rate=46255 (inst/sec) elapsed = 0:0:03:20 / Wed Mar  2 01:18:57 2016
GPGPU-Sim uArch: cycles simulated: 409784  inst.: 9279745 (ipc=18.7) sim_rate=46167 (inst/sec) elapsed = 0:0:03:21 / Wed Mar  2 01:18:58 2016
GPGPU-Sim uArch: cycles simulated: 411784  inst.: 9305274 (ipc=18.6) sim_rate=46065 (inst/sec) elapsed = 0:0:03:22 / Wed Mar  2 01:18:59 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(72,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 413784  inst.: 9334892 (ipc=18.5) sim_rate=45984 (inst/sec) elapsed = 0:0:03:23 / Wed Mar  2 01:19:00 2016
GPGPU-Sim uArch: cycles simulated: 415784  inst.: 9362075 (ipc=18.3) sim_rate=45892 (inst/sec) elapsed = 0:0:03:24 / Wed Mar  2 01:19:01 2016
GPGPU-Sim uArch: cycles simulated: 417784  inst.: 9384716 (ipc=18.1) sim_rate=45779 (inst/sec) elapsed = 0:0:03:25 / Wed Mar  2 01:19:02 2016
GPGPU-Sim uArch: cycles simulated: 419284  inst.: 9406579 (ipc=18.1) sim_rate=45663 (inst/sec) elapsed = 0:0:03:26 / Wed Mar  2 01:19:03 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(72,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 421284  inst.: 9430855 (ipc=17.9) sim_rate=45559 (inst/sec) elapsed = 0:0:03:27 / Wed Mar  2 01:19:04 2016
GPGPU-Sim uArch: cycles simulated: 423284  inst.: 9454075 (ipc=17.8) sim_rate=45452 (inst/sec) elapsed = 0:0:03:28 / Wed Mar  2 01:19:05 2016
GPGPU-Sim uArch: cycles simulated: 425284  inst.: 9478028 (ipc=17.6) sim_rate=45349 (inst/sec) elapsed = 0:0:03:29 / Wed Mar  2 01:19:06 2016
GPGPU-Sim uArch: cycles simulated: 427284  inst.: 9499734 (ipc=17.5) sim_rate=45236 (inst/sec) elapsed = 0:0:03:30 / Wed Mar  2 01:19:07 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(23,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 429284  inst.: 9523440 (ipc=17.4) sim_rate=45134 (inst/sec) elapsed = 0:0:03:31 / Wed Mar  2 01:19:08 2016
GPGPU-Sim uArch: cycles simulated: 431284  inst.: 9547981 (ipc=17.2) sim_rate=45037 (inst/sec) elapsed = 0:0:03:32 / Wed Mar  2 01:19:09 2016
GPGPU-Sim uArch: cycles simulated: 432784  inst.: 9563878 (ipc=17.1) sim_rate=44900 (inst/sec) elapsed = 0:0:03:33 / Wed Mar  2 01:19:10 2016
GPGPU-Sim uArch: cycles simulated: 434784  inst.: 9588956 (ipc=17.0) sim_rate=44808 (inst/sec) elapsed = 0:0:03:34 / Wed Mar  2 01:19:11 2016
GPGPU-Sim uArch: cycles simulated: 436784  inst.: 9610639 (ipc=16.9) sim_rate=44700 (inst/sec) elapsed = 0:0:03:35 / Wed Mar  2 01:19:12 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 438784  inst.: 9635041 (ipc=16.8) sim_rate=44606 (inst/sec) elapsed = 0:0:03:36 / Wed Mar  2 01:19:13 2016
GPGPU-Sim uArch: cycles simulated: 440784  inst.: 9659187 (ipc=16.7) sim_rate=44512 (inst/sec) elapsed = 0:0:03:37 / Wed Mar  2 01:19:14 2016
GPGPU-Sim uArch: cycles simulated: 442784  inst.: 9685043 (ipc=16.6) sim_rate=44426 (inst/sec) elapsed = 0:0:03:38 / Wed Mar  2 01:19:15 2016
GPGPU-Sim uArch: cycles simulated: 444784  inst.: 9714625 (ipc=16.6) sim_rate=44359 (inst/sec) elapsed = 0:0:03:39 / Wed Mar  2 01:19:16 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (105960,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(105961,340784)
GPGPU-Sim uArch: cycles simulated: 446784  inst.: 9743591 (ipc=16.6) sim_rate=44289 (inst/sec) elapsed = 0:0:03:40 / Wed Mar  2 01:19:17 2016
GPGPU-Sim uArch: cycles simulated: 448284  inst.: 9766376 (ipc=16.5) sim_rate=44191 (inst/sec) elapsed = 0:0:03:41 / Wed Mar  2 01:19:18 2016
GPGPU-Sim uArch: cycles simulated: 450784  inst.: 9800023 (ipc=16.5) sim_rate=44144 (inst/sec) elapsed = 0:0:03:42 / Wed Mar  2 01:19:19 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(88,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 452784  inst.: 9827054 (ipc=16.4) sim_rate=44067 (inst/sec) elapsed = 0:0:03:43 / Wed Mar  2 01:19:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113229,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(113230,340784)
GPGPU-Sim uArch: cycles simulated: 454784  inst.: 9853377 (ipc=16.4) sim_rate=43988 (inst/sec) elapsed = 0:0:03:44 / Wed Mar  2 01:19:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114267,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(114268,340784)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114844,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(114845,340784)
GPGPU-Sim uArch: cycles simulated: 456784  inst.: 9886661 (ipc=16.4) sim_rate=43940 (inst/sec) elapsed = 0:0:03:45 / Wed Mar  2 01:19:22 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(24,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 458284  inst.: 9910876 (ipc=16.4) sim_rate=43853 (inst/sec) elapsed = 0:0:03:46 / Wed Mar  2 01:19:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (118015,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(118016,340784)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (118035,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(118036,340784)
GPGPU-Sim uArch: cycles simulated: 460284  inst.: 9942788 (ipc=16.4) sim_rate=43800 (inst/sec) elapsed = 0:0:03:47 / Wed Mar  2 01:19:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119987,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119988,340784)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (121199,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(121200,340784)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (121244,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(121245,340784)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121268,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121269,340784)
GPGPU-Sim uArch: cycles simulated: 462284  inst.: 9977577 (ipc=16.4) sim_rate=43761 (inst/sec) elapsed = 0:0:03:48 / Wed Mar  2 01:19:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (122582,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(122583,340784)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(24,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (122964,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(122965,340784)
GPGPU-Sim uArch: cycles simulated: 464284  inst.: 10010456 (ipc=16.4) sim_rate=43713 (inst/sec) elapsed = 0:0:03:49 / Wed Mar  2 01:19:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (124727,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(124728,340784)
GPGPU-Sim uArch: cycles simulated: 466284  inst.: 10044582 (ipc=16.4) sim_rate=43672 (inst/sec) elapsed = 0:0:03:50 / Wed Mar  2 01:19:27 2016
GPGPU-Sim uArch: cycles simulated: 467784  inst.: 10064048 (ipc=16.4) sim_rate=43567 (inst/sec) elapsed = 0:0:03:51 / Wed Mar  2 01:19:28 2016
GPGPU-Sim uArch: cycles simulated: 469784  inst.: 10090231 (ipc=16.3) sim_rate=43492 (inst/sec) elapsed = 0:0:03:52 / Wed Mar  2 01:19:29 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(41,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 471784  inst.: 10117455 (ipc=16.3) sim_rate=43422 (inst/sec) elapsed = 0:0:03:53 / Wed Mar  2 01:19:30 2016
GPGPU-Sim uArch: cycles simulated: 473784  inst.: 10145026 (ipc=16.2) sim_rate=43354 (inst/sec) elapsed = 0:0:03:54 / Wed Mar  2 01:19:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (135382,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(135383,340784)
GPGPU-Sim uArch: cycles simulated: 476284  inst.: 10176720 (ipc=16.2) sim_rate=43305 (inst/sec) elapsed = 0:0:03:55 / Wed Mar  2 01:19:32 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(43,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 478284  inst.: 10206000 (ipc=16.1) sim_rate=43245 (inst/sec) elapsed = 0:0:03:56 / Wed Mar  2 01:19:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (138793,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(138794,340784)
GPGPU-Sim uArch: cycles simulated: 480284  inst.: 10232231 (ipc=16.1) sim_rate=43173 (inst/sec) elapsed = 0:0:03:57 / Wed Mar  2 01:19:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (139824,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(139825,340784)
GPGPU-Sim uArch: cycles simulated: 482284  inst.: 10262179 (ipc=16.1) sim_rate=43118 (inst/sec) elapsed = 0:0:03:58 / Wed Mar  2 01:19:35 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (142156,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(142157,340784)
GPGPU-Sim uArch: cycles simulated: 484284  inst.: 10290119 (ipc=16.0) sim_rate=43054 (inst/sec) elapsed = 0:0:03:59 / Wed Mar  2 01:19:36 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(58,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 486284  inst.: 10319651 (ipc=16.0) sim_rate=42998 (inst/sec) elapsed = 0:0:04:00 / Wed Mar  2 01:19:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (145749,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(145750,340784)
GPGPU-Sim uArch: cycles simulated: 488284  inst.: 10348367 (ipc=16.0) sim_rate=42939 (inst/sec) elapsed = 0:0:04:01 / Wed Mar  2 01:19:38 2016
GPGPU-Sim uArch: cycles simulated: 490284  inst.: 10375108 (ipc=16.0) sim_rate=42872 (inst/sec) elapsed = 0:0:04:02 / Wed Mar  2 01:19:39 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(104,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (150701,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(150702,340784)
GPGPU-Sim uArch: cycles simulated: 492284  inst.: 10399690 (ipc=15.9) sim_rate=42797 (inst/sec) elapsed = 0:0:04:03 / Wed Mar  2 01:19:40 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (152673,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(152674,340784)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (153301,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(153302,340784)
GPGPU-Sim uArch: cycles simulated: 494284  inst.: 10432405 (ipc=15.9) sim_rate=42755 (inst/sec) elapsed = 0:0:04:04 / Wed Mar  2 01:19:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (153672,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(153673,340784)
GPGPU-Sim uArch: cycles simulated: 496284  inst.: 10460399 (ipc=15.9) sim_rate=42695 (inst/sec) elapsed = 0:0:04:05 / Wed Mar  2 01:19:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (156277,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(156278,340784)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(51,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (156908,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(156909,340784)
GPGPU-Sim uArch: cycles simulated: 498284  inst.: 10494056 (ipc=15.9) sim_rate=42658 (inst/sec) elapsed = 0:0:04:06 / Wed Mar  2 01:19:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (158899,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(158900,340784)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (159354,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(159355,340784)
GPGPU-Sim uArch: cycles simulated: 500284  inst.: 10524800 (ipc=15.9) sim_rate=42610 (inst/sec) elapsed = 0:0:04:07 / Wed Mar  2 01:19:44 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159726,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(159727,340784)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (159834,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(159835,340784)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160920,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(160921,340784)
GPGPU-Sim uArch: cycles simulated: 502284  inst.: 10559379 (ipc=15.9) sim_rate=42578 (inst/sec) elapsed = 0:0:04:08 / Wed Mar  2 01:19:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (162447,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(162448,340784)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(113,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 504284  inst.: 10589908 (ipc=15.9) sim_rate=42529 (inst/sec) elapsed = 0:0:04:09 / Wed Mar  2 01:19:46 2016
GPGPU-Sim uArch: cycles simulated: 506284  inst.: 10615634 (ipc=15.9) sim_rate=42462 (inst/sec) elapsed = 0:0:04:10 / Wed Mar  2 01:19:47 2016
GPGPU-Sim uArch: cycles simulated: 508284  inst.: 10640282 (ipc=15.8) sim_rate=42391 (inst/sec) elapsed = 0:0:04:11 / Wed Mar  2 01:19:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (167696,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(167697,340784)
GPGPU-Sim uArch: cycles simulated: 510284  inst.: 10665786 (ipc=15.8) sim_rate=42324 (inst/sec) elapsed = 0:0:04:12 / Wed Mar  2 01:19:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (169840,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(169841,340784)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(114,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 512284  inst.: 10695368 (ipc=15.8) sim_rate=42274 (inst/sec) elapsed = 0:0:04:13 / Wed Mar  2 01:19:50 2016
GPGPU-Sim uArch: cycles simulated: 514284  inst.: 10717554 (ipc=15.7) sim_rate=42195 (inst/sec) elapsed = 0:0:04:14 / Wed Mar  2 01:19:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (173732,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(173733,340784)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (173774,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(173775,340784)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (174042,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(174043,340784)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (174055,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(174056,340784)
GPGPU-Sim uArch: cycles simulated: 516284  inst.: 10754060 (ipc=15.8) sim_rate=42172 (inst/sec) elapsed = 0:0:04:15 / Wed Mar  2 01:19:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (175983,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(175984,340784)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(125,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (176708,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(176709,340784)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (176732,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(176733,340784)
GPGPU-Sim uArch: cycles simulated: 518284  inst.: 10793535 (ipc=15.8) sim_rate=42162 (inst/sec) elapsed = 0:0:04:16 / Wed Mar  2 01:19:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (177558,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(177559,340784)
GPGPU-Sim uArch: cycles simulated: 519784  inst.: 10821128 (ipc=15.8) sim_rate=42105 (inst/sec) elapsed = 0:0:04:17 / Wed Mar  2 01:19:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (181244,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(181245,340784)
GPGPU-Sim uArch: cycles simulated: 522284  inst.: 10850213 (ipc=15.8) sim_rate=42055 (inst/sec) elapsed = 0:0:04:18 / Wed Mar  2 01:19:55 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(49,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (182953,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(182954,340784)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (183453,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(183454,340784)
GPGPU-Sim uArch: cycles simulated: 524284  inst.: 10880606 (ipc=15.8) sim_rate=42010 (inst/sec) elapsed = 0:0:04:19 / Wed Mar  2 01:19:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (184787,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(184788,340784)
GPGPU-Sim uArch: cycles simulated: 525784  inst.: 10901172 (ipc=15.8) sim_rate=41927 (inst/sec) elapsed = 0:0:04:20 / Wed Mar  2 01:19:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (186421,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(186422,340784)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (186560,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(186561,340784)
GPGPU-Sim uArch: cycles simulated: 527784  inst.: 10932035 (ipc=15.7) sim_rate=41885 (inst/sec) elapsed = 0:0:04:21 / Wed Mar  2 01:19:58 2016
GPGPU-Sim uArch: cycles simulated: 529784  inst.: 10958353 (ipc=15.7) sim_rate=41825 (inst/sec) elapsed = 0:0:04:22 / Wed Mar  2 01:19:59 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(68,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 531784  inst.: 10981284 (ipc=15.7) sim_rate=41753 (inst/sec) elapsed = 0:0:04:23 / Wed Mar  2 01:20:00 2016
GPGPU-Sim uArch: cycles simulated: 533784  inst.: 11005934 (ipc=15.6) sim_rate=41689 (inst/sec) elapsed = 0:0:04:24 / Wed Mar  2 01:20:01 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (193384,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(193385,340784)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (194341,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(194342,340784)
GPGPU-Sim uArch: cycles simulated: 535784  inst.: 11038341 (ipc=15.6) sim_rate=41654 (inst/sec) elapsed = 0:0:04:25 / Wed Mar  2 01:20:02 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(125,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 537784  inst.: 11071822 (ipc=15.7) sim_rate=41623 (inst/sec) elapsed = 0:0:04:26 / Wed Mar  2 01:20:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (198897,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(198898,340784)
GPGPU-Sim uArch: cycles simulated: 539784  inst.: 11100854 (ipc=15.6) sim_rate=41576 (inst/sec) elapsed = 0:0:04:27 / Wed Mar  2 01:20:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (199974,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(199975,340784)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (200997,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(200998,340784)
GPGPU-Sim uArch: cycles simulated: 541784  inst.: 11130356 (ipc=15.6) sim_rate=41531 (inst/sec) elapsed = 0:0:04:28 / Wed Mar  2 01:20:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (201342,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(201343,340784)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(66,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (202689,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(202690,340784)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (202982,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(202983,340784)
GPGPU-Sim uArch: cycles simulated: 543784  inst.: 11166075 (ipc=15.7) sim_rate=41509 (inst/sec) elapsed = 0:0:04:29 / Wed Mar  2 01:20:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (203083,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(203084,340784)
GPGPU-Sim uArch: cycles simulated: 545284  inst.: 11196903 (ipc=15.7) sim_rate=41470 (inst/sec) elapsed = 0:0:04:30 / Wed Mar  2 01:20:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (206470,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(206471,340784)
GPGPU-Sim uArch: cycles simulated: 547284  inst.: 11228177 (ipc=15.7) sim_rate=41432 (inst/sec) elapsed = 0:0:04:31 / Wed Mar  2 01:20:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (207451,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(207452,340784)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(113,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (208010,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(208011,340784)
GPGPU-Sim uArch: cycles simulated: 549284  inst.: 11259547 (ipc=15.7) sim_rate=41395 (inst/sec) elapsed = 0:0:04:32 / Wed Mar  2 01:20:09 2016
GPGPU-Sim uArch: cycles simulated: 551284  inst.: 11290900 (ipc=15.7) sim_rate=41358 (inst/sec) elapsed = 0:0:04:33 / Wed Mar  2 01:20:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (211621,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(211622,340784)
GPGPU-Sim uArch: cycles simulated: 553284  inst.: 11323484 (ipc=15.7) sim_rate=41326 (inst/sec) elapsed = 0:0:04:34 / Wed Mar  2 01:20:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (213510,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(213511,340784)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(144,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 555284  inst.: 11353418 (ipc=15.7) sim_rate=41285 (inst/sec) elapsed = 0:0:04:35 / Wed Mar  2 01:20:12 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (215990,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(215991,340784)
GPGPU-Sim uArch: cycles simulated: 557284  inst.: 11384443 (ipc=15.7) sim_rate=41247 (inst/sec) elapsed = 0:0:04:36 / Wed Mar  2 01:20:13 2016
GPGPU-Sim uArch: cycles simulated: 559284  inst.: 11417178 (ipc=15.7) sim_rate=41217 (inst/sec) elapsed = 0:0:04:37 / Wed Mar  2 01:20:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (219122,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(219123,340784)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (219763,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(219764,340784)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(151,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 561284  inst.: 11445213 (ipc=15.7) sim_rate=41169 (inst/sec) elapsed = 0:0:04:38 / Wed Mar  2 01:20:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (222010,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(222011,340784)
GPGPU-Sim uArch: cycles simulated: 563284  inst.: 11476308 (ipc=15.7) sim_rate=41133 (inst/sec) elapsed = 0:0:04:39 / Wed Mar  2 01:20:16 2016
GPGPU-Sim uArch: cycles simulated: 565284  inst.: 11500877 (ipc=15.7) sim_rate=41074 (inst/sec) elapsed = 0:0:04:40 / Wed Mar  2 01:20:17 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (225105,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(225106,340784)
GPGPU-Sim uArch: cycles simulated: 567284  inst.: 11531645 (ipc=15.6) sim_rate=41037 (inst/sec) elapsed = 0:0:04:41 / Wed Mar  2 01:20:18 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(154,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (227307,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(227308,340784)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (227451,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(227452,340784)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (227473,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(227474,340784)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (228452,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(228453,340784)
GPGPU-Sim uArch: cycles simulated: 569284  inst.: 11563613 (ipc=15.7) sim_rate=41005 (inst/sec) elapsed = 0:0:04:42 / Wed Mar  2 01:20:19 2016
GPGPU-Sim uArch: cycles simulated: 571284  inst.: 11600240 (ipc=15.7) sim_rate=40990 (inst/sec) elapsed = 0:0:04:43 / Wed Mar  2 01:20:20 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (230641,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(230642,340784)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (230965,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(230966,340784)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (231560,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(231561,340784)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(93,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 573284  inst.: 11635834 (ipc=15.7) sim_rate=40971 (inst/sec) elapsed = 0:0:04:44 / Wed Mar  2 01:20:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (232978,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(232979,340784)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (233501,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(233502,340784)
GPGPU-Sim uArch: cycles simulated: 575284  inst.: 11667056 (ipc=15.7) sim_rate=40937 (inst/sec) elapsed = 0:0:04:45 / Wed Mar  2 01:20:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (236165,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(236166,340784)
GPGPU-Sim uArch: cycles simulated: 577284  inst.: 11697014 (ipc=15.7) sim_rate=40898 (inst/sec) elapsed = 0:0:04:46 / Wed Mar  2 01:20:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (237357,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(237358,340784)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(105,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 579284  inst.: 11726107 (ipc=15.7) sim_rate=40857 (inst/sec) elapsed = 0:0:04:47 / Wed Mar  2 01:20:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (238661,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(238662,340784)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (238688,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(238689,340784)
GPGPU-Sim uArch: cycles simulated: 581284  inst.: 11758277 (ipc=15.7) sim_rate=40827 (inst/sec) elapsed = 0:0:04:48 / Wed Mar  2 01:20:25 2016
GPGPU-Sim uArch: cycles simulated: 583784  inst.: 11788821 (ipc=15.6) sim_rate=40791 (inst/sec) elapsed = 0:0:04:49 / Wed Mar  2 01:20:26 2016
GPGPU-Sim uArch: cycles simulated: 585784  inst.: 11816015 (ipc=15.6) sim_rate=40744 (inst/sec) elapsed = 0:0:04:50 / Wed Mar  2 01:20:27 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(103,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (246813,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(246814,340784)
GPGPU-Sim uArch: cycles simulated: 587784  inst.: 11847897 (ipc=15.6) sim_rate=40714 (inst/sec) elapsed = 0:0:04:51 / Wed Mar  2 01:20:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (248043,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(248044,340784)
GPGPU-Sim uArch: cycles simulated: 589784  inst.: 11874928 (ipc=15.6) sim_rate=40667 (inst/sec) elapsed = 0:0:04:52 / Wed Mar  2 01:20:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (249565,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(249566,340784)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (249720,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(249721,340784)
GPGPU-Sim uArch: cycles simulated: 591784  inst.: 11902637 (ipc=15.6) sim_rate=40623 (inst/sec) elapsed = 0:0:04:53 / Wed Mar  2 01:20:30 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(93,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (252783,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(252784,340784)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (252881,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(252882,340784)
GPGPU-Sim uArch: cycles simulated: 593784  inst.: 11932463 (ipc=15.6) sim_rate=40586 (inst/sec) elapsed = 0:0:04:54 / Wed Mar  2 01:20:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (253872,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(253873,340784)
GPGPU-Sim uArch: cycles simulated: 595784  inst.: 11966000 (ipc=15.6) sim_rate=40562 (inst/sec) elapsed = 0:0:04:55 / Wed Mar  2 01:20:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (255763,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(255764,340784)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (255953,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(255954,340784)
GPGPU-Sim uArch: cycles simulated: 597784  inst.: 11997204 (ipc=15.6) sim_rate=40531 (inst/sec) elapsed = 0:0:04:56 / Wed Mar  2 01:20:33 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(173,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 599784  inst.: 12025555 (ipc=15.6) sim_rate=40490 (inst/sec) elapsed = 0:0:04:57 / Wed Mar  2 01:20:34 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (259349,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(259350,340784)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (259906,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(259907,340784)
GPGPU-Sim uArch: cycles simulated: 601784  inst.: 12056168 (ipc=15.6) sim_rate=40456 (inst/sec) elapsed = 0:0:04:58 / Wed Mar  2 01:20:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (261653,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(261654,340784)
GPGPU-Sim uArch: cycles simulated: 603784  inst.: 12083488 (ipc=15.6) sim_rate=40413 (inst/sec) elapsed = 0:0:04:59 / Wed Mar  2 01:20:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (263084,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(263085,340784)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(141,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 605784  inst.: 12112702 (ipc=15.6) sim_rate=40375 (inst/sec) elapsed = 0:0:05:00 / Wed Mar  2 01:20:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (265968,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(265969,340784)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (266642,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(266643,340784)
GPGPU-Sim uArch: cycles simulated: 607784  inst.: 12141922 (ipc=15.6) sim_rate=40338 (inst/sec) elapsed = 0:0:05:01 / Wed Mar  2 01:20:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (267584,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(267585,340784)
GPGPU-Sim uArch: cycles simulated: 609784  inst.: 12176573 (ipc=15.6) sim_rate=40319 (inst/sec) elapsed = 0:0:05:02 / Wed Mar  2 01:20:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (270601,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(270602,340784)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(131,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 611784  inst.: 12202954 (ipc=15.6) sim_rate=40273 (inst/sec) elapsed = 0:0:05:03 / Wed Mar  2 01:20:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (272556,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(272557,340784)
GPGPU-Sim uArch: cycles simulated: 613784  inst.: 12232654 (ipc=15.6) sim_rate=40238 (inst/sec) elapsed = 0:0:05:04 / Wed Mar  2 01:20:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (273130,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(273131,340784)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (273744,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(273745,340784)
GPGPU-Sim uArch: cycles simulated: 615784  inst.: 12261367 (ipc=15.5) sim_rate=40201 (inst/sec) elapsed = 0:0:05:05 / Wed Mar  2 01:20:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (276672,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(276673,340784)
GPGPU-Sim uArch: cycles simulated: 617784  inst.: 12289062 (ipc=15.5) sim_rate=40160 (inst/sec) elapsed = 0:0:05:06 / Wed Mar  2 01:20:43 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(188,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (278322,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(278323,340784)
GPGPU-Sim uArch: cycles simulated: 620284  inst.: 12318467 (ipc=15.5) sim_rate=40125 (inst/sec) elapsed = 0:0:05:07 / Wed Mar  2 01:20:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (279766,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(279767,340784)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (280673,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(280674,340784)
GPGPU-Sim uArch: cycles simulated: 622284  inst.: 12345486 (ipc=15.5) sim_rate=40082 (inst/sec) elapsed = 0:0:05:08 / Wed Mar  2 01:20:45 2016
GPGPU-Sim uArch: cycles simulated: 624284  inst.: 12369062 (ipc=15.5) sim_rate=40029 (inst/sec) elapsed = 0:0:05:09 / Wed Mar  2 01:20:46 2016
GPGPU-Sim uArch: cycles simulated: 626284  inst.: 12386517 (ipc=15.4) sim_rate=39956 (inst/sec) elapsed = 0:0:05:10 / Wed Mar  2 01:20:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (285743,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(285744,340784)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (285925,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(285926,340784)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(158,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (286659,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(286660,340784)
GPGPU-Sim uArch: cycles simulated: 628284  inst.: 12418219 (ipc=15.4) sim_rate=39929 (inst/sec) elapsed = 0:0:05:11 / Wed Mar  2 01:20:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (288829,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(288830,340784)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (289265,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(289266,340784)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (289399,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(289400,340784)
GPGPU-Sim uArch: cycles simulated: 630284  inst.: 12451203 (ipc=15.4) sim_rate=39907 (inst/sec) elapsed = 0:0:05:12 / Wed Mar  2 01:20:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (290293,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(290294,340784)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (290540,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(290541,340784)
GPGPU-Sim uArch: cycles simulated: 632284  inst.: 12480605 (ipc=15.4) sim_rate=39874 (inst/sec) elapsed = 0:0:05:13 / Wed Mar  2 01:20:50 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(193,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (292249,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(292250,340784)
GPGPU-Sim uArch: cycles simulated: 634284  inst.: 12507159 (ipc=15.4) sim_rate=39831 (inst/sec) elapsed = 0:0:05:14 / Wed Mar  2 01:20:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (295429,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(295430,340784)
GPGPU-Sim uArch: cycles simulated: 636284  inst.: 12529730 (ipc=15.4) sim_rate=39776 (inst/sec) elapsed = 0:0:05:15 / Wed Mar  2 01:20:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (296109,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(296110,340784)
GPGPU-Sim uArch: cycles simulated: 638284  inst.: 12551844 (ipc=15.3) sim_rate=39721 (inst/sec) elapsed = 0:0:05:16 / Wed Mar  2 01:20:53 2016
GPGPU-Sim uArch: cycles simulated: 640284  inst.: 12572853 (ipc=15.3) sim_rate=39661 (inst/sec) elapsed = 0:0:05:17 / Wed Mar  2 01:20:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (299967,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(299968,340784)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (300054,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(300055,340784)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(192,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (300927,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(300928,340784)
GPGPU-Sim uArch: cycles simulated: 642284  inst.: 12601700 (ipc=15.3) sim_rate=39627 (inst/sec) elapsed = 0:0:05:18 / Wed Mar  2 01:20:55 2016
GPGPU-Sim uArch: cycles simulated: 644284  inst.: 12627280 (ipc=15.3) sim_rate=39583 (inst/sec) elapsed = 0:0:05:19 / Wed Mar  2 01:20:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (303910,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(303911,340784)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (305058,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(305059,340784)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (305362,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(305363,340784)
GPGPU-Sim uArch: cycles simulated: 646784  inst.: 12661929 (ipc=15.3) sim_rate=39568 (inst/sec) elapsed = 0:0:05:20 / Wed Mar  2 01:20:57 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(188,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (307370,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(307371,340784)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (307423,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(307424,340784)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (307461,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(307462,340784)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (307881,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(307882,340784)
GPGPU-Sim uArch: cycles simulated: 648784  inst.: 12696277 (ipc=15.3) sim_rate=39552 (inst/sec) elapsed = 0:0:05:21 / Wed Mar  2 01:20:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (308447,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(308448,340784)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (309287,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(309288,340784)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (309911,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(309912,340784)
GPGPU-Sim uArch: cycles simulated: 650784  inst.: 12730312 (ipc=15.3) sim_rate=39535 (inst/sec) elapsed = 0:0:05:22 / Wed Mar  2 01:20:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (311681,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(311682,340784)
GPGPU-Sim uArch: cycles simulated: 652784  inst.: 12757047 (ipc=15.3) sim_rate=39495 (inst/sec) elapsed = 0:0:05:23 / Wed Mar  2 01:21:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (312986,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(312987,340784)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(215,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (313268,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(313269,340784)
GPGPU-Sim uArch: cycles simulated: 654784  inst.: 12785365 (ipc=15.3) sim_rate=39461 (inst/sec) elapsed = 0:0:05:24 / Wed Mar  2 01:21:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (314702,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(314703,340784)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (314979,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(314980,340784)
GPGPU-Sim uArch: cycles simulated: 656784  inst.: 12812247 (ipc=15.3) sim_rate=39422 (inst/sec) elapsed = 0:0:05:25 / Wed Mar  2 01:21:02 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (316074,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(316075,340784)
GPGPU-Sim uArch: cycles simulated: 658284  inst.: 12838023 (ipc=15.3) sim_rate=39380 (inst/sec) elapsed = 0:0:05:26 / Wed Mar  2 01:21:03 2016
GPGPU-Sim uArch: cycles simulated: 660284  inst.: 12856405 (ipc=15.2) sim_rate=39316 (inst/sec) elapsed = 0:0:05:27 / Wed Mar  2 01:21:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (320085,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(320086,340784)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(211,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (320732,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(320733,340784)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (320983,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(320984,340784)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (321454,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(321455,340784)
GPGPU-Sim uArch: cycles simulated: 662284  inst.: 12886755 (ipc=15.2) sim_rate=39288 (inst/sec) elapsed = 0:0:05:28 / Wed Mar  2 01:21:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (323307,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(323308,340784)
GPGPU-Sim uArch: cycles simulated: 664284  inst.: 12916496 (ipc=15.2) sim_rate=39259 (inst/sec) elapsed = 0:0:05:29 / Wed Mar  2 01:21:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (325005,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(325006,340784)
GPGPU-Sim uArch: cycles simulated: 666284  inst.: 12941858 (ipc=15.2) sim_rate=39217 (inst/sec) elapsed = 0:0:05:30 / Wed Mar  2 01:21:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (326334,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(326335,340784)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (326575,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(326576,340784)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (326714,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(326715,340784)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(229,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (326797,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(326798,340784)
GPGPU-Sim uArch: cycles simulated: 667784  inst.: 12971127 (ipc=15.2) sim_rate=39187 (inst/sec) elapsed = 0:0:05:31 / Wed Mar  2 01:21:08 2016
GPGPU-Sim uArch: cycles simulated: 669784  inst.: 13001102 (ipc=15.2) sim_rate=39159 (inst/sec) elapsed = 0:0:05:32 / Wed Mar  2 01:21:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (329581,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(329582,340784)
GPGPU-Sim uArch: cycles simulated: 671784  inst.: 13031918 (ipc=15.2) sim_rate=39134 (inst/sec) elapsed = 0:0:05:33 / Wed Mar  2 01:21:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (331133,340784), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(331134,340784)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (332765,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(332766,340784)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(200,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 673784  inst.: 13061056 (ipc=15.2) sim_rate=39104 (inst/sec) elapsed = 0:0:05:34 / Wed Mar  2 01:21:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (333329,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(333330,340784)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (333453,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(333454,340784)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (334323,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(334324,340784)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (334809,340784), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(334810,340784)
GPGPU-Sim uArch: cycles simulated: 675784  inst.: 13096032 (ipc=15.3) sim_rate=39092 (inst/sec) elapsed = 0:0:05:35 / Wed Mar  2 01:21:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (335224,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(335225,340784)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (335964,340784), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(335965,340784)
GPGPU-Sim uArch: cycles simulated: 677784  inst.: 13129847 (ipc=15.3) sim_rate=39076 (inst/sec) elapsed = 0:0:05:36 / Wed Mar  2 01:21:13 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (337562,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(337563,340784)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (337937,340784), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(337938,340784)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (337952,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(337953,340784)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (338013,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(338014,340784)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (338388,340784), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(338389,340784)
GPGPU-Sim uArch: cycles simulated: 679284  inst.: 13155200 (ipc=15.3) sim_rate=39036 (inst/sec) elapsed = 0:0:05:37 / Wed Mar  2 01:21:14 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(243,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (339204,340784), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(339205,340784)
GPGPU-Sim uArch: cycles simulated: 681284  inst.: 13189199 (ipc=15.3) sim_rate=39021 (inst/sec) elapsed = 0:0:05:38 / Wed Mar  2 01:21:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (341635,340784), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(341636,340784)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (342148,340784), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(342149,340784)
GPGPU-Sim uArch: cycles simulated: 683284  inst.: 13216651 (ipc=15.3) sim_rate=38987 (inst/sec) elapsed = 0:0:05:39 / Wed Mar  2 01:21:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (343019,340784), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(343020,340784)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (343155,340784), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(343156,340784)
GPGPU-Sim uArch: cycles simulated: 685284  inst.: 13246276 (ipc=15.3) sim_rate=38959 (inst/sec) elapsed = 0:0:05:40 / Wed Mar  2 01:21:17 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(181,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 686784  inst.: 13263509 (ipc=15.2) sim_rate=38895 (inst/sec) elapsed = 0:0:05:41 / Wed Mar  2 01:21:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (346127,340784), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(346128,340784)
GPGPU-Sim uArch: cycles simulated: 688784  inst.: 13291833 (ipc=15.2) sim_rate=38865 (inst/sec) elapsed = 0:0:05:42 / Wed Mar  2 01:21:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (349057,340784), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(349058,340784)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (349218,340784), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(349219,340784)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (349470,340784), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(349471,340784)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (349500,340784), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(349501,340784)
GPGPU-Sim uArch: cycles simulated: 690784  inst.: 13323881 (ipc=15.2) sim_rate=38845 (inst/sec) elapsed = 0:0:05:43 / Wed Mar  2 01:21:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (351322,340784), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(169,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 692784  inst.: 13355447 (ipc=15.3) sim_rate=38823 (inst/sec) elapsed = 0:0:05:44 / Wed Mar  2 01:21:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (352601,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (353655,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (353796,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (353891,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (354285,340784), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 695284  inst.: 13391728 (ipc=15.2) sim_rate=38816 (inst/sec) elapsed = 0:0:05:45 / Wed Mar  2 01:21:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (354617,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (355397,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (355460,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (355996,340784), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697284  inst.: 13421814 (ipc=15.2) sim_rate=38791 (inst/sec) elapsed = 0:0:05:46 / Wed Mar  2 01:21:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (356540,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (357068,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (357654,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358099,340784), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(248,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (358336,340784), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 699284  inst.: 13447937 (ipc=15.2) sim_rate=38754 (inst/sec) elapsed = 0:0:05:47 / Wed Mar  2 01:21:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358974,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (359251,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (359565,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (360084,340784), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (360256,340784), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 701784  inst.: 13472667 (ipc=15.2) sim_rate=38714 (inst/sec) elapsed = 0:0:05:48 / Wed Mar  2 01:21:25 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (361141,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (362299,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (362573,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (363143,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (363235,340784), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 704284  inst.: 13500575 (ipc=15.2) sim_rate=38683 (inst/sec) elapsed = 0:0:05:49 / Wed Mar  2 01:21:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (363836,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (364021,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (364349,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (364417,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (364464,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (364716,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (364824,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (365007,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365073,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (365136,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (365291,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (365588,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (365935,340784), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 706784  inst.: 13524974 (ipc=15.1) sim_rate=38642 (inst/sec) elapsed = 0:0:05:50 / Wed Mar  2 01:21:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366085,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (366178,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (367402,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (367447,340784), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(240,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (367658,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (367676,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (367713,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (367774,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (368453,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (368517,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (368837,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (368875,340784), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 709784  inst.: 13553085 (ipc=15.1) sim_rate=38612 (inst/sec) elapsed = 0:0:05:51 / Wed Mar  2 01:21:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (369155,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (369317,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (369437,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (369451,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (369615,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (369701,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (369882,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (369908,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (369944,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (369982,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (370062,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (370090,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (370164,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (370352,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (370448,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (370544,340784), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (370596,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (370675,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (370691,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (370895,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (371048,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (371381,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (371460,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (371514,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (371546,340784), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (371644,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (371946,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (372220,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (372249,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (372318,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (372456,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (372712,340784), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (372848,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (373046,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (373074,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (373109,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (373303,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (373412,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (374127,340784), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (374749,340784), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 374750
gpu_sim_insn = 5590982
gpu_ipc =      14.9192
gpu_tot_sim_cycle = 715534
gpu_tot_sim_insn = 13578261
gpu_tot_ipc =      18.9764
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1819150
gpu_stall_icnt2sh    = 4462820
gpu_total_sim_rate=38684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789227
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77119, Miss = 65197, Miss_rate = 0.845, Pending_hits = 4434, Reservation_fails = 570175
	L1D_cache_core[1]: Access = 74867, Miss = 62942, Miss_rate = 0.841, Pending_hits = 4391, Reservation_fails = 561690
	L1D_cache_core[2]: Access = 76703, Miss = 64430, Miss_rate = 0.840, Pending_hits = 4353, Reservation_fails = 575911
	L1D_cache_core[3]: Access = 80342, Miss = 67594, Miss_rate = 0.841, Pending_hits = 4567, Reservation_fails = 579681
	L1D_cache_core[4]: Access = 76588, Miss = 64458, Miss_rate = 0.842, Pending_hits = 4421, Reservation_fails = 569704
	L1D_cache_core[5]: Access = 76072, Miss = 64159, Miss_rate = 0.843, Pending_hits = 4395, Reservation_fails = 575540
	L1D_cache_core[6]: Access = 80763, Miss = 67965, Miss_rate = 0.842, Pending_hits = 4516, Reservation_fails = 584172
	L1D_cache_core[7]: Access = 76797, Miss = 64708, Miss_rate = 0.843, Pending_hits = 4429, Reservation_fails = 569042
	L1D_cache_core[8]: Access = 77276, Miss = 65419, Miss_rate = 0.847, Pending_hits = 4421, Reservation_fails = 577270
	L1D_cache_core[9]: Access = 77540, Miss = 65068, Miss_rate = 0.839, Pending_hits = 4464, Reservation_fails = 572915
	L1D_cache_core[10]: Access = 77511, Miss = 65432, Miss_rate = 0.844, Pending_hits = 4480, Reservation_fails = 578320
	L1D_cache_core[11]: Access = 77306, Miss = 64950, Miss_rate = 0.840, Pending_hits = 4491, Reservation_fails = 579367
	L1D_cache_core[12]: Access = 79805, Miss = 67350, Miss_rate = 0.844, Pending_hits = 4563, Reservation_fails = 586422
	L1D_cache_core[13]: Access = 77306, Miss = 64983, Miss_rate = 0.841, Pending_hits = 4449, Reservation_fails = 572476
	L1D_cache_core[14]: Access = 74949, Miss = 63245, Miss_rate = 0.844, Pending_hits = 4263, Reservation_fails = 562334
	L1D_total_cache_accesses = 1160944
	L1D_total_cache_misses = 977900
	L1D_total_cache_miss_rate = 0.8423
	L1D_total_cache_pending_hits = 66637
	L1D_total_cache_reservation_fails = 8615019
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117482
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 571901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6179191
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2435828
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788231
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2177, 2087, 2093, 2367, 1966, 2341, 2113, 2174, 2071, 1841, 2334, 1853, 2315, 2259, 2289, 1679, 2216, 2065, 2066, 1864, 1879, 1569, 2256, 2038, 2201, 1934, 1618, 1644, 2597, 1920, 1896, 1951, 1770, 2394, 1973, 2158, 2621, 2193, 1860, 2139, 1618, 1534, 2079, 1179, 1510, 1657, 1168, 1637, 
gpgpu_n_tot_thrd_icount = 46794048
gpgpu_n_tot_w_icount = 1462314
gpgpu_n_stall_shd_mem = 9417172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 571901
gpgpu_n_mem_write_global = 408573
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1820970
gpgpu_n_store_insn = 665036
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333361
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9414015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15682892	W0_Idle:816316	W0_Scoreboard:2744170	W1:351892	W2:166400	W3:106820	W4:77672	W5:60015	W6:53680	W7:47072	W8:44094	W9:42144	W10:36084	W11:33369	W12:31278	W13:27453	W14:22381	W15:18981	W16:17117	W17:14206	W18:13374	W19:13252	W20:12388	W21:11716	W22:12967	W23:15062	W24:14205	W25:10971	W26:9278	W27:7087	W28:4019	W29:2101	W30:823	W31:93	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4575208 {8:571901,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16362216 {40:408314,72:87,136:172,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77778536 {136:571901,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3268584 {8:408573,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 602 
maxdqlatency = 0 
maxmflatency = 1266 
averagemflatency = 398 
max_icnt2mem_latency = 991 
max_icnt2sh_latency = 714276 
mrq_lat_table:39663 	3420 	1067 	3418 	4688 	809 	358 	167 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118150 	680470 	181822 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65465 	27394 	74837 	316275 	230003 	262551 	4024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33823 	265846 	254887 	17252 	108 	0 	0 	2 	9 	38 	943 	8958 	18824 	44340 	99314 	169655 	66490 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	1353 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        29        18        25        26        20        32        35        37        33        20        36        32        32        37        34 
dram[1]:        36        38        33        24        23        15        30        30        41        27        23        24        38        35        39        40 
dram[2]:        31        32        61        44        24        26        32        32        30        34        24        28        32        32        39        57 
dram[3]:        21        25        30        37        32        27        31        28        28        18        26        26        32        32        33        34 
dram[4]:        32        31        31        34        25        21        32        32        33        35        23        22        33        32        33        33 
dram[5]:        40        42        30        43        22        22        26        26        28        27        22        24        32        31        32        32 
maximum service time to same row:
dram[0]:     65292     60188     65568     32551     55794     48186     41153     39540     82600     46835     51142     87747    106789     72116     90251     99879 
dram[1]:     54330     63042     64221     68478    101553     67512     44156     44413     61619     78658     65191     77178     97878    125916     68634     95139 
dram[2]:     52387     38336     68730     71128     57306     56285     45808     67138     48220     58953     81353     93067     52169     65296    115700    139706 
dram[3]:     42265     40698    101605     87731     46497     47358     60844     47328     48632     40535     48291    102215     56687     85535     65172     67450 
dram[4]:     58680     78500     50696     55456     53999     56973     70761     60898     50243     41648     58765     74084    100922     75895     67073     98447 
dram[5]:     83213     62056    110524    105703    126859     56872     51750     57006     69079     35890     48270     49786     86672     89436    137850    136459 
average row accesses per activate:
dram[0]:  3.890411  3.039130  3.197183  3.037037  4.314516  3.912162  3.400000  3.461929  4.597015  4.661870  3.316456  4.041322  5.639344  5.260870  7.229167  7.040000 
dram[1]:  3.931035  4.608108  3.777174  3.632184  3.035176  3.082474  3.523077  3.327189  3.255708  3.391960  3.565476  3.307229  4.284091  5.530303  5.078948  7.320755 
dram[2]:  3.326531  3.659459  4.586957  4.026144  3.637584  3.620482  4.103896  4.676259  3.802395  3.469388  3.065217  3.295181  5.765625  5.464789  7.060000  6.888889 
dram[3]:  3.165049  2.925110  4.823944  4.595745  3.773050  4.174825  4.470968  3.655555  3.882353  3.323810  2.950000  3.035714  5.264706  4.876712  5.921875  4.789474 
dram[4]:  4.026316  4.134752  3.974843  3.916667  3.788080  3.888158  3.703030  3.929577  4.545455  4.623288  3.423077  4.122807  4.888889  4.750000  7.306122  8.657895 
dram[5]:  3.266332  3.380711  3.364532  3.312500  3.357542  3.313187  4.168831  4.096774  3.457711  3.204545  3.356688  3.509554  5.901639  5.500000  6.226415  5.928571 
average row locality = 53609/13834 = 3.875163
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       412       473       477       468       410       431       532       509       469       486       422       411       333       346       345       352 
dram[1]:       465       465       468       462       451       453       527       540       525       497       457       428       355       349       385       387 
dram[2]:       453       467       453       437       414       438       479       484       485       510       455       447       358       372       351       368 
dram[3]:       445       454       467       450       402       432       514       488       499       519       459       414       338       342       377       361 
dram[4]:       433       422       445       438       432       435       478       438       495       504       430       387       338       330       357       329 
dram[5]:       452       461       487       490       434       451       481       486       514       510       429       432       340       337       330       332 
total reads: 41679
bank skew: 540/329 = 1.64
chip skew: 7214/6691 = 1.08
number of total write accesses:
dram[0]:       156       226       204       188       125       148       182       173       147       162       102        78        11        17         2         0 
dram[1]:       219       217       227       170       153       145       160       182       188       178       142       121        22        16         1         1 
dram[2]:       199       210       180       179       128       163       153       166       150       170       109       100        11        16         2         4 
dram[3]:       207       210       218       198       130       165       179       170       161       179       131        96        20        14         2         3 
dram[4]:       179       161       187       173       140       156       133       120       155       171       104        83        14        12         1         0 
dram[5]:       198       205       196       199       167       152       161       149       181       195        98       119        20        15         0         0 
total reads: 11930
min_bank_accesses = 0!
chip skew: 2142/1789 = 1.20
average mf latency per bank:
dram[0]:       3411      2795      3267      3364      4247      3845      3373      3357      3489      3398      7766      8592     18087     17245     24521     24257
dram[1]:       2931      2942      3251      3695      3956      4076      3600      3488      3276      3400      6795      7879     16811     17749     22670     23185
dram[2]:       3033      2905      3406      3479      4226      3837      3731      3643      3512      3278      7119      7927     16661     16767     23633     23333
dram[3]:       3055      2941      3178      3421      4184      3803      3466      3665      3327      3070      6766      8204     17113     18053     22364     23596
dram[4]:       4123      3391      4445      3569      5346      3930      5194      4212      4497      3177     47604      9145     23950     18872     31857     26157
dram[5]:       2968      3021      3096      3260      3601      3750      3440      3760      3015      3154      7803      7795     16859     18344     24720     25827
maximum mf latency per bank:
dram[0]:        902       831       907       852       904      1062       953       868       850       981       889       951       959       901       889       999
dram[1]:        921       958      1055      1009       888      1059       954       990      1020       957       888       907       981       906       942       934
dram[2]:        879      1024       942       938       930       972       881       923       848       861       871       921       960       869       911       958
dram[3]:        946       973       891       959       843       800       929       893       879       990       926      1056       881       959       941       932
dram[4]:       1110      1009      1072       870      1110       868      1216       963      1002       894      1252       917      1096      1004      1266       951
dram[5]:        892      1012       881       902      1030       895       852       933       934       921       912      1151       931       929      1082      1015

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944500 n_nop=923493 n_act=2264 n_pre=2248 n_req=8797 n_rd=13752 n_write=2743 bw_util=0.06986
n_activity=150855 dram_eff=0.4374
bk0: 824a 936792i bk1: 946a 933472i bk2: 954a 934388i bk3: 936a 934132i bk4: 820a 937335i bk5: 862a 936197i bk6: 1064a 933202i bk7: 1018a 933038i bk8: 938a 935645i bk9: 972a 935777i bk10: 844a 936007i bk11: 822a 937490i bk12: 666a 940214i bk13: 692a 939785i bk14: 690a 940740i bk15: 704a 941061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0649645
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944500 n_nop=921989 n_act=2520 n_pre=2504 n_req=9356 n_rd=14428 n_write=3059 bw_util=0.07406
n_activity=162557 dram_eff=0.4303
bk0: 930a 935094i bk1: 930a 935567i bk2: 936a 934449i bk3: 924a 935373i bk4: 902a 935024i bk5: 906a 934923i bk6: 1054a 934339i bk7: 1080a 933177i bk8: 1050a 933346i bk9: 994a 933971i bk10: 914a 935519i bk11: 856a 935997i bk12: 710a 939665i bk13: 698a 940424i bk14: 770a 940282i bk15: 774a 941144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0469497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944500 n_nop=923365 n_act=2232 n_pre=2216 n_req=8911 n_rd=13942 n_write=2745 bw_util=0.07067
n_activity=149917 dram_eff=0.4452
bk0: 906a 934949i bk1: 934a 934978i bk2: 906a 936103i bk3: 874a 935870i bk4: 828a 936733i bk5: 876a 935536i bk6: 958a 935020i bk7: 968a 935029i bk8: 970a 935653i bk9: 1020a 934259i bk10: 910a 935614i bk11: 894a 935859i bk12: 716a 940013i bk13: 744a 939590i bk14: 702a 940812i bk15: 736a 941106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0638052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944500 n_nop=922897 n_act=2364 n_pre=2348 n_req=9044 n_rd=13922 n_write=2969 bw_util=0.07153
n_activity=155611 dram_eff=0.4342
bk0: 890a 934504i bk1: 908a 933632i bk2: 934a 935287i bk3: 900a 935507i bk4: 804a 936950i bk5: 864a 935890i bk6: 1028a 934665i bk7: 976a 934365i bk8: 998a 935311i bk9: 1038a 933927i bk10: 918a 935118i bk11: 828a 936404i bk12: 676a 940039i bk13: 684a 940290i bk14: 754a 940539i bk15: 722a 940798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0464584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944500 n_nop=924575 n_act=2008 n_pre=1992 n_req=8480 n_rd=13382 n_write=2543 bw_util=0.06744
n_activity=145742 dram_eff=0.4371
bk0: 866a 935781i bk1: 844a 936577i bk2: 890a 935340i bk3: 876a 935834i bk4: 864a 936216i bk5: 870a 935698i bk6: 956a 934853i bk7: 876a 936180i bk8: 990a 935799i bk9: 1008a 935294i bk10: 860a 935975i bk11: 774a 937896i bk12: 676a 939915i bk13: 660a 939875i bk14: 714a 940977i bk15: 658a 941361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0665103
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944500 n_nop=922744 n_act=2446 n_pre=2430 n_req=9021 n_rd=13932 n_write=2948 bw_util=0.07149
n_activity=155053 dram_eff=0.4355
bk0: 904a 934740i bk1: 922a 934021i bk2: 974a 934416i bk3: 980a 933920i bk4: 868a 934815i bk5: 902a 935289i bk6: 962a 934491i bk7: 972a 935168i bk8: 1028a 933261i bk9: 1020a 933207i bk10: 858a 936276i bk11: 864a 936406i bk12: 680a 940423i bk13: 674a 940486i bk14: 660a 941130i bk15: 664a 941164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0582128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77875, Miss = 3400, Miss_rate = 0.044, Pending_hits = 15, Reservation_fails = 249
L2_cache_bank[1]: Access = 78382, Miss = 3476, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 421
L2_cache_bank[2]: Access = 78200, Miss = 3633, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 110
L2_cache_bank[3]: Access = 79185, Miss = 3581, Miss_rate = 0.045, Pending_hits = 10, Reservation_fails = 2
L2_cache_bank[4]: Access = 77455, Miss = 3448, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 11
L2_cache_bank[5]: Access = 78422, Miss = 3523, Miss_rate = 0.045, Pending_hits = 16, Reservation_fails = 226
L2_cache_bank[6]: Access = 77927, Miss = 3501, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 1
L2_cache_bank[7]: Access = 78662, Miss = 3460, Miss_rate = 0.044, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[8]: Access = 117873, Miss = 3408, Miss_rate = 0.029, Pending_hits = 14, Reservation_fails = 557
L2_cache_bank[9]: Access = 79093, Miss = 3283, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 244
L2_cache_bank[10]: Access = 78312, Miss = 3467, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 59
L2_cache_bank[11]: Access = 79163, Miss = 3499, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 1
L2_total_cache_accesses = 980549
L2_total_cache_misses = 41679
L2_total_cache_miss_rate = 0.0425
L2_total_cache_pending_hits = 155
L2_total_cache_reservation_fails = 1882
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1539
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3268423
icnt_total_pkts_simt_to_mem=1389725
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.1702
	minimum = 6
	maximum = 736
Network latency average = 40.3263
	minimum = 6
	maximum = 527
Slowest packet = 906623
Flit latency average = 27.6708
	minimum = 6
	maximum = 526
Slowest flit = 4123367
Fragmentation average = 0.0997178
	minimum = 0
	maximum = 419
Injected packet rate average = 0.104513
	minimum = 0.0916664 (at node 4)
	maximum = 0.156424 (at node 23)
Accepted packet rate average = 0.104513
	minimum = 0.0916664 (at node 4)
	maximum = 0.156424 (at node 23)
Injected flit rate average = 0.259812
	minimum = 0.123541 (at node 4)
	maximum = 0.459784 (at node 23)
Accepted flit rate average= 0.259812
	minimum = 0.14895 (at node 25)
	maximum = 0.356347 (at node 6)
Injected packet length average = 2.48594
Accepted packet length average = 2.48594
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.2063 (6 samples)
	minimum = 6 (6 samples)
	maximum = 339.667 (6 samples)
Network latency average = 23.7588 (6 samples)
	minimum = 6 (6 samples)
	maximum = 267.167 (6 samples)
Flit latency average = 18.278 (6 samples)
	minimum = 6 (6 samples)
	maximum = 264.833 (6 samples)
Fragmentation average = 0.0390176 (6 samples)
	minimum = 0 (6 samples)
	maximum = 162.333 (6 samples)
Injected packet rate average = 0.0533371 (6 samples)
	minimum = 0.0406021 (6 samples)
	maximum = 0.109689 (6 samples)
Accepted packet rate average = 0.0533371 (6 samples)
	minimum = 0.0406021 (6 samples)
	maximum = 0.109689 (6 samples)
Injected flit rate average = 0.12365 (6 samples)
	minimum = 0.0582829 (6 samples)
	maximum = 0.243302 (6 samples)
Accepted flit rate average = 0.12365 (6 samples)
	minimum = 0.0755766 (6 samples)
	maximum = 0.218055 (6 samples)
Injected packet size average = 2.31827 (6 samples)
Accepted packet size average = 2.31827 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 51 sec (351 sec)
gpgpu_simulation_rate = 38684 (inst/sec)
gpgpu_simulation_rate = 2038 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,715534)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,715534)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,715534)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,715534)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,715534)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,715534)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,715534)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(31,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(50,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(79,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 716034  inst.: 13884305 (ipc=612.1) sim_rate=39444 (inst/sec) elapsed = 0:0:05:52 / Wed Mar  2 01:21:29 2016
GPGPU-Sim uArch: cycles simulated: 716534  inst.: 13900505 (ipc=322.2) sim_rate=39378 (inst/sec) elapsed = 0:0:05:53 / Wed Mar  2 01:21:30 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(25,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 718034  inst.: 13921014 (ipc=137.1) sim_rate=39324 (inst/sec) elapsed = 0:0:05:54 / Wed Mar  2 01:21:31 2016
GPGPU-Sim uArch: cycles simulated: 720034  inst.: 13941701 (ipc=80.8) sim_rate=39272 (inst/sec) elapsed = 0:0:05:55 / Wed Mar  2 01:21:32 2016
GPGPU-Sim uArch: cycles simulated: 722034  inst.: 13962872 (ipc=59.2) sim_rate=39221 (inst/sec) elapsed = 0:0:05:56 / Wed Mar  2 01:21:33 2016
GPGPU-Sim uArch: cycles simulated: 724034  inst.: 13982730 (ipc=47.6) sim_rate=39167 (inst/sec) elapsed = 0:0:05:57 / Wed Mar  2 01:21:34 2016
GPGPU-Sim uArch: cycles simulated: 725534  inst.: 14001191 (ipc=42.3) sim_rate=39109 (inst/sec) elapsed = 0:0:05:58 / Wed Mar  2 01:21:35 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(4,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 727534  inst.: 14026403 (ipc=37.3) sim_rate=39070 (inst/sec) elapsed = 0:0:05:59 / Wed Mar  2 01:21:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12286,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12287,715534)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13915,715534), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13916,715534)
GPGPU-Sim uArch: cycles simulated: 729534  inst.: 14054024 (ipc=34.0) sim_rate=39038 (inst/sec) elapsed = 0:0:06:00 / Wed Mar  2 01:21:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15658,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15659,715534)
GPGPU-Sim uArch: cycles simulated: 731534  inst.: 14081581 (ipc=31.5) sim_rate=39007 (inst/sec) elapsed = 0:0:06:01 / Wed Mar  2 01:21:38 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16150,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16151,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16550,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16551,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16552,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16553,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16581,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16582,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17045,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17046,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17083,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17084,715534)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(67,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17151,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17152,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17586,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17587,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17909,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17910,715534)
GPGPU-Sim uArch: cycles simulated: 733534  inst.: 14120655 (ipc=30.1) sim_rate=39007 (inst/sec) elapsed = 0:0:06:02 / Wed Mar  2 01:21:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18318,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18319,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18362,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18363,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18982,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18983,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19064,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19065,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19230,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19231,715534)
GPGPU-Sim uArch: cycles simulated: 735034  inst.: 14153819 (ipc=29.5) sim_rate=38991 (inst/sec) elapsed = 0:0:06:03 / Wed Mar  2 01:21:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19507,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19508,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20020,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20021,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20126,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20127,715534)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20822,715534), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20823,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21075,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21076,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21090,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21091,715534)
GPGPU-Sim uArch: cycles simulated: 737034  inst.: 14195484 (ipc=28.7) sim_rate=38998 (inst/sec) elapsed = 0:0:06:04 / Wed Mar  2 01:21:41 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(61,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22294,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22295,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22672,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22673,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23480,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23481,715534)
GPGPU-Sim uArch: cycles simulated: 739034  inst.: 14229597 (ipc=27.7) sim_rate=38985 (inst/sec) elapsed = 0:0:06:05 / Wed Mar  2 01:21:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23501,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23502,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23968,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23969,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24511,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24512,715534)
GPGPU-Sim uArch: cycles simulated: 741034  inst.: 14272247 (ipc=27.2) sim_rate=38995 (inst/sec) elapsed = 0:0:06:06 / Wed Mar  2 01:21:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25653,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25654,715534)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(99,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27161,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27162,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27412,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27413,715534)
GPGPU-Sim uArch: cycles simulated: 743034  inst.: 14314993 (ipc=26.8) sim_rate=39005 (inst/sec) elapsed = 0:0:06:07 / Wed Mar  2 01:21:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27589,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27590,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28796,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28797,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29224,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(29225,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29226,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(29227,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29311,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29312,715534)
GPGPU-Sim uArch: cycles simulated: 745034  inst.: 14362856 (ipc=26.6) sim_rate=39029 (inst/sec) elapsed = 0:0:06:08 / Wed Mar  2 01:21:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29561,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29562,715534)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29593,715534), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29594,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29726,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29727,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29949,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29950,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29990,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29991,715534)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(109,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30168,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30169,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (30400,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(30401,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30478,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30479,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30540,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30541,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31089,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31090,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31093,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31094,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31096,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(31097,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31466,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31467,715534)
GPGPU-Sim uArch: cycles simulated: 747034  inst.: 14432265 (ipc=27.1) sim_rate=39111 (inst/sec) elapsed = 0:0:06:09 / Wed Mar  2 01:21:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31807,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31808,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31869,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31870,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31947,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(31948,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32141,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32142,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32247,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32248,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32295,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32296,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (32344,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(32345,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (32359,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(32360,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32403,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32404,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (32633,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(32634,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32684,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(32685,715534)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(144,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32793,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32794,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (32965,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(32966,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33077,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33078,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33189,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33190,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (33267,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(33268,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33316,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33317,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33385,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33386,715534)
GPGPU-Sim uArch: cycles simulated: 749034  inst.: 14523093 (ipc=28.2) sim_rate=39251 (inst/sec) elapsed = 0:0:06:10 / Wed Mar  2 01:21:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33513,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33514,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33630,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33631,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33649,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33650,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33659,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33660,715534)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33689,715534), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33690,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33733,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33734,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33760,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33761,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33778,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33779,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33902,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33903,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33905,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33906,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33933,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33934,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33941,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33942,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34089,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34090,715534)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(104,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (34386,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(34387,715534)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34446,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34447,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34460,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34461,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (34675,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(34676,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34713,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34714,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34784,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34785,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34968,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34969,715534)
GPGPU-Sim uArch: cycles simulated: 750534  inst.: 14612009 (ipc=29.5) sim_rate=39385 (inst/sec) elapsed = 0:0:06:11 / Wed Mar  2 01:21:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35076,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35077,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35138,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35139,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35253,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35254,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35419,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35420,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35494,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(35495,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35499,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35500,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35503,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35504,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35582,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35583,715534)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35587,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35588,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (35634,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(35635,715534)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35653,715534), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35654,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35666,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35667,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35668,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35669,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35676,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35677,715534)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35761,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35762,715534)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(192,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35916,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(35917,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35992,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35993,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36040,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36041,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36146,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36147,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36176,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36177,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36266,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36267,715534)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36292,715534), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36293,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36334,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36335,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36542,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36543,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36567,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36568,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (36708,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(36709,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36724,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36725,715534)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36870,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36871,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36998,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36999,715534)
GPGPU-Sim uArch: cycles simulated: 752534  inst.: 14740338 (ipc=31.4) sim_rate=39624 (inst/sec) elapsed = 0:0:06:12 / Wed Mar  2 01:21:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37050,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37051,715534)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37218,715534), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37219,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37264,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37265,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37277,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37278,715534)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(198,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37572,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37573,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37633,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37634,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37768,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37769,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38016,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38017,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38037,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38038,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38161,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38162,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38199,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38200,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38204,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38205,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38235,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38236,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38292,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38293,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38321,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38322,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38430,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38431,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (38437,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(38438,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38469,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38470,715534)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38490,715534), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38491,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38525,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38526,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38559,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38560,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38624,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(38625,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (38628,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(38629,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38629,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38630,715534)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38752,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38753,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38758,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38759,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38781,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38782,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38794,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38795,715534)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(232,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38840,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38841,715534)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38847,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38848,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38856,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38857,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38876,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38877,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38883,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38884,715534)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38908,715534), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38909,715534)
GPGPU-Sim uArch: cycles simulated: 754534  inst.: 14883901 (ipc=33.5) sim_rate=39903 (inst/sec) elapsed = 0:0:06:13 / Wed Mar  2 01:21:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39061,715534), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39062,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39073,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39074,715534)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39084,715534), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39085,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39086,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39087,715534)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39125,715534), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39126,715534)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39133,715534), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39134,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39137,715534), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39138,715534)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39176,715534), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39177,715534)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39181,715534), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39182,715534)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39203,715534), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39204,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39242,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39243,715534)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39248,715534), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39249,715534)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39273,715534), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39274,715534)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39302,715534), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39303,715534)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39330,715534), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39331,715534)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39338,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39342,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39361,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39368,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39407,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39422,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39455,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39516,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39537,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39552,715534), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(250,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39593,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39607,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39616,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39688,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39689,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39706,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39751,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39761,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39788,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39792,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39794,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39817,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39850,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39897,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39906,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39929,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39931,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39943,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39964,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40030,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40034,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40034,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40044,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40056,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40065,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40090,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40095,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40125,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40161,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40179,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40197,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40270,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40279,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40329,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40352,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40377,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40443,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40453,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40496,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40502,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40537,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40544,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40564,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40587,715534), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40599,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40664,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40690,715534), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40711,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40778,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40857,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40865,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40927,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40939,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40946,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40969,715534), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 756534  inst.: 14969440 (ipc=33.9) sim_rate=40025 (inst/sec) elapsed = 0:0:06:14 / Wed Mar  2 01:21:51 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41004,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41010,715534), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41033,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41040,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41055,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41066,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41212,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41228,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41258,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41264,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41274,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41287,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41313,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41393,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41459,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41520,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41566,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41601,715534), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (41774,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41965,715534), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41971,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42365,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42467,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42530,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42894,715534), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42895
gpu_sim_insn = 1393427
gpu_ipc =      32.4846
gpu_tot_sim_cycle = 758429
gpu_tot_sim_insn = 14971688
gpu_tot_ipc =      19.7404
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1946416
gpu_stall_icnt2sh    = 4785277
gpu_total_sim_rate=40031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 897720
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 81777, Miss = 68561, Miss_rate = 0.838, Pending_hits = 4624, Reservation_fails = 600170
	L1D_cache_core[1]: Access = 79516, Miss = 66236, Miss_rate = 0.833, Pending_hits = 4593, Reservation_fails = 589689
	L1D_cache_core[2]: Access = 81440, Miss = 67689, Miss_rate = 0.831, Pending_hits = 4561, Reservation_fails = 602032
	L1D_cache_core[3]: Access = 85038, Miss = 70964, Miss_rate = 0.834, Pending_hits = 4762, Reservation_fails = 607966
	L1D_cache_core[4]: Access = 81120, Miss = 67748, Miss_rate = 0.835, Pending_hits = 4611, Reservation_fails = 598418
	L1D_cache_core[5]: Access = 80893, Miss = 67580, Miss_rate = 0.835, Pending_hits = 4587, Reservation_fails = 604447
	L1D_cache_core[6]: Access = 85333, Miss = 71200, Miss_rate = 0.834, Pending_hits = 4736, Reservation_fails = 611442
	L1D_cache_core[7]: Access = 81668, Miss = 68190, Miss_rate = 0.835, Pending_hits = 4656, Reservation_fails = 597398
	L1D_cache_core[8]: Access = 81965, Miss = 68896, Miss_rate = 0.841, Pending_hits = 4616, Reservation_fails = 608061
	L1D_cache_core[9]: Access = 82153, Miss = 68396, Miss_rate = 0.833, Pending_hits = 4664, Reservation_fails = 602286
	L1D_cache_core[10]: Access = 82107, Miss = 68704, Miss_rate = 0.837, Pending_hits = 4694, Reservation_fails = 606275
	L1D_cache_core[11]: Access = 82091, Miss = 68310, Miss_rate = 0.832, Pending_hits = 4705, Reservation_fails = 606679
	L1D_cache_core[12]: Access = 84453, Miss = 70663, Miss_rate = 0.837, Pending_hits = 4795, Reservation_fails = 612852
	L1D_cache_core[13]: Access = 82329, Miss = 68511, Miss_rate = 0.832, Pending_hits = 4674, Reservation_fails = 599237
	L1D_cache_core[14]: Access = 79624, Miss = 66591, Miss_rate = 0.836, Pending_hits = 4481, Reservation_fails = 589314
	L1D_total_cache_accesses = 1231507
	L1D_total_cache_misses = 1028239
	L1D_total_cache_miss_rate = 0.8349
	L1D_total_cache_pending_hits = 69759
	L1D_total_cache_reservation_fails = 9036266
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127073
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6594582
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126593
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2441684
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 896724
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2539, 2313, 2325, 2681, 2199, 2601, 2423, 2452, 2207, 2090, 2549, 2113, 2575, 2496, 2515, 2004, 2387, 2404, 2193, 2242, 2135, 1839, 2420, 2303, 2451, 2211, 1819, 1916, 2847, 2164, 2218, 2121, 2063, 2749, 2194, 2362, 2842, 2323, 2196, 2420, 1818, 1699, 2233, 1401, 1743, 1841, 1396, 1796, 
gpgpu_n_tot_thrd_icount = 52691360
gpgpu_n_tot_w_icount = 1646605
gpgpu_n_stall_shd_mem = 9876758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618332
gpgpu_n_mem_write_global = 413126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1967249
gpgpu_n_store_insn = 679457
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484747
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9873601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16395174	W0_Idle:829010	W0_Scoreboard:3080983	W1:415185	W2:193121	W3:122751	W4:89936	W5:69402	W6:60453	W7:52499	W8:48378	W9:44399	W10:37369	W11:34342	W12:32152	W13:28062	W14:22784	W15:19751	W16:17640	W17:14696	W18:13607	W19:13608	W20:12659	W21:11916	W22:13123	W23:15155	W24:14205	W25:10971	W26:9278	W27:7087	W28:4019	W29:2101	W30:823	W31:93	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4946656 {8:618332,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16544336 {40:412867,72:87,136:172,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84093152 {136:618332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305008 {8:413126,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 602 
maxdqlatency = 0 
maxmflatency = 1266 
averagemflatency = 397 
max_icnt2mem_latency = 991 
max_icnt2sh_latency = 755397 
mrq_lat_table:45956 	3880 	1295 	3881 	5500 	1185 	669 	320 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130803 	710269 	190349 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83276 	30821 	79482 	325939 	240134 	267740 	4141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36089 	292730 	271585 	17835 	108 	0 	0 	2 	9 	38 	943 	8958 	18824 	44340 	99314 	169655 	71043 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	1428 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        29        18        25        26        21        32        35        37        33        20        36        32        32        37        34 
dram[1]:        36        38        50        24        23        15        30        30        41        27        23        24        38        35        39        40 
dram[2]:        31        32        61        44        24        26        32        32        30        34        24        28        32        32        39        57 
dram[3]:        21        25        30        37        32        27        31        28        28        18        26        26        32        32        33        34 
dram[4]:        32        31        31        34        25        21        32        32        33        35        23        22        33        32        33        33 
dram[5]:        40        42        30        43        22        22        27        26        28        27        22        24        32        31        32        32 
maximum service time to same row:
dram[0]:     65292     60188     65568     32551     55794     48186     41153     39540     82600     46835     51142     87747    106789     72116     90251     99879 
dram[1]:     54330     63042     64221     68478    101553     67512     44156     44413     61619     78658     65191     77178     97878    125916     68634     95139 
dram[2]:     52387     38336     68730     71128     57306     56285     45808     67138     48220     58953     81353     93067     52169     65296    115700    139706 
dram[3]:     42265     40698    101605     87731     46497     47358     60844     47328     48632     40535     48291    102215     56687     85535     65172     67450 
dram[4]:     58680     78500     50696     55456     53999     56973     70761     60898     50243     41648     58765     74084    100922     75895     67073     98447 
dram[5]:     83213     62056    110524    105703    126859     56872     51750     57006     69079     35890     48270     49786     86672     89436    137850    136459 
average row accesses per activate:
dram[0]:  3.534759  3.007663  3.137652  3.035856  4.340425  3.922156  3.585903  3.550459  4.432099  4.518293  3.116505  3.656626  4.450980  4.586538  6.578125  6.786885 
dram[1]:  3.635514  4.434286  3.587156  3.512438  3.100000  3.226415  3.534562  3.359504  3.235060  3.304721  3.449761  3.178744  3.821705  4.818182  5.275862  7.370968 
dram[2]:  3.178723  3.546729  4.424242  3.988571  3.614458  3.673684  4.089386  4.750000  3.741117  3.566210  2.986547  3.172249  5.010204  4.883495  6.409091  6.289855 
dram[3]:  3.044534  2.889313  4.318919  4.301775  3.742331  4.029412  4.374302  3.708543  3.709360  3.183673  2.903766  2.949074  4.163793  4.370370  5.909091  5.046512 
dram[4]:  3.972067  3.976608  3.626263  3.620513  3.783626  3.959302  3.791444  4.163399  4.523809  4.640718  3.263959  3.710692  4.504673  4.088496  7.785714  8.822222 
dram[5]:  3.174468  3.326180  3.323404  3.089494  3.389163  3.356097  4.311377  3.983607  3.364807  3.231707  3.105263  3.323383  4.462963  4.946237  6.793103  6.836066 
average row locality = 62713/16597 = 3.778574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       487       543       550       544       477       498       620       589       545       558       512       503       427       445       419       414 
dram[1]:       542       539       530       517       519       534       595       621       605       572       553       517       453       448       458       456 
dram[2]:       528       533       526       493       463       521       560       560       560       582       540       544       463       472       421       430 
dram[3]:       523       527       545       511       470       508       593       559       572       580       544       514       448       442       453       431 
dram[4]:       508       495       509       511       499       511       561       509       578       584       513       484       449       432       435       397 
dram[5]:       527       544       559       564       509       528       552       565       584       581       526       521       442       432       394       417 
total reads: 49226
bank skew: 621/394 = 1.58
chip skew: 8459/7975 = 1.06
number of total write accesses:
dram[0]:       174       242       225       218       135       157       194       185       173       183       130       104        27        32         2         0 
dram[1]:       236       237       252       189       163       150       172       192       207       198       168       141        40        29         1         1 
dram[2]:       219       226       204       205       137       177       172       181       177       199       126       119        28        31         2         4 
dram[3]:       229       230       254       216       140       177       190       179       181       200       150       123        35        30         2         3 
dram[4]:       203       185       209       195       148       170       148       128       182       191       130       106        33        30         1         0 
dram[5]:       219       231       222       230       179       160       168       164       200       214       123       147        40        28         0         0 
total reads: 13487
min_bank_accesses = 0!
chip skew: 2376/2059 = 1.15
average mf latency per bank:
dram[0]:       3051      2588      2980      2980      3825      3488      3059      3043      3104      3055      6598      7131     14509     13767     21853     22030
dram[1]:       2681      2688      2967      3378      3583      3659      3299      3173      2967      3057      5840      6747     13529     14182     20448     20958
dram[2]:       2743      2679      3048      3148      3881      3419      3308      3276      3126      2929      6200      6759     13107     13685     21068     21538
dram[3]:       2750      2701      2810      3167      3748      3454      3149      3339      2997      2821      5915      6823     13357     14561     20039     21565
dram[4]:       3706      3069      4064      3228      4865      3550      4611      3806      3963      2878     40261      7549     18512     14951     28209     23730
dram[5]:       2677      2701      2806      2940      3222      3382      3151      3375      2762      2881      6528      6632     13184     14856     22138     22094
maximum mf latency per bank:
dram[0]:        902       831       907       852       913      1062       953       868       850       981       907       951       959       901       889       999
dram[1]:        921       958      1055      1009       888      1059       954       990      1020       957       888       907       981       906       942       934
dram[2]:        879      1024       942       938       930       972       881       923       848       861       871       921       960       880       911       958
dram[3]:        946       973       891      1065       843       924       929       941       879       990       926      1056       881      1041       941      1045
dram[4]:       1110      1009      1072       870      1110       888      1216       963      1052       916      1252       965      1096      1004      1266       951
dram[5]:        892      1012       881       902      1030       895       852       933       934       921       912      1151       931       929      1082      1015

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001121 n_nop=976199 n_act=2728 n_pre=2712 n_req=10312 n_rd=16262 n_write=3220 bw_util=0.07784
n_activity=174248 dram_eff=0.4472
bk0: 974a 990924i bk1: 1086a 988514i bk2: 1100a 989061i bk3: 1088a 988368i bk4: 954a 992765i bk5: 996a 991333i bk6: 1240a 988257i bk7: 1178a 988295i bk8: 1090a 990080i bk9: 1116a 989876i bk10: 1024a 989783i bk11: 1006a 991016i bk12: 854a 994814i bk13: 890a 993766i bk14: 838a 995988i bk15: 828a 996593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0908661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001121 n_nop=974779 n_act=2976 n_pre=2960 n_req=10835 n_rd=16918 n_write=3488 bw_util=0.08153
n_activity=185796 dram_eff=0.4393
bk0: 1084a 990056i bk1: 1078a 990704i bk2: 1060a 989160i bk3: 1034a 990230i bk4: 1038a 990386i bk5: 1068a 990299i bk6: 1190a 989401i bk7: 1242a 988368i bk8: 1210a 988191i bk9: 1144a 988601i bk10: 1106a 990117i bk11: 1034a 990509i bk12: 906a 994156i bk13: 896a 995071i bk14: 916a 996013i bk15: 912a 996994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0555228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001121 n_nop=976179 n_act=2664 n_pre=2648 n_req=10403 n_rd=16392 n_write=3238 bw_util=0.07843
n_activity=172268 dram_eff=0.4558
bk0: 1056a 989757i bk1: 1066a 989172i bk2: 1052a 990494i bk3: 986a 990482i bk4: 926a 992478i bk5: 1042a 990848i bk6: 1120a 989619i bk7: 1120a 989871i bk8: 1120a 989956i bk9: 1164a 988715i bk10: 1080a 990090i bk11: 1088a 990076i bk12: 926a 994472i bk13: 944a 993981i bk14: 842a 996358i bk15: 860a 996745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.088299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001121 n_nop=975542 n_act=2864 n_pre=2848 n_req=10559 n_rd=16440 n_write=3427 bw_util=0.07938
n_activity=179322 dram_eff=0.4432
bk0: 1046a 989297i bk1: 1054a 988641i bk2: 1090a 989836i bk3: 1022a 990632i bk4: 940a 992373i bk5: 1016a 991091i bk6: 1186a 989977i bk7: 1118a 989637i bk8: 1144a 990349i bk9: 1160a 988598i bk10: 1088a 989589i bk11: 1028a 990576i bk12: 896a 994389i bk13: 884a 994856i bk14: 906a 996267i bk15: 862a 996579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0557325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001121 n_nop=977267 n_act=2438 n_pre=2422 n_req=10034 n_rd=15950 n_write=3044 bw_util=0.07589
n_activity=168056 dram_eff=0.4521
bk0: 1016a 990107i bk1: 990a 991087i bk2: 1018a 989905i bk3: 1022a 990218i bk4: 998a 991718i bk5: 1022a 990575i bk6: 1122a 989310i bk7: 1018a 991388i bk8: 1156a 990474i bk9: 1168a 990149i bk10: 1026a 990267i bk11: 968a 991736i bk12: 898a 993856i bk13: 864a 993757i bk14: 870a 996463i bk15: 794a 997030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0930337
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001121 n_nop=975355 n_act=2927 n_pre=2911 n_req=10570 n_rd=16490 n_write=3438 bw_util=0.07962
n_activity=179064 dram_eff=0.4452
bk0: 1054a 989235i bk1: 1088a 988280i bk2: 1118a 989007i bk3: 1128a 987817i bk4: 1018a 989939i bk5: 1056a 990538i bk6: 1104a 989807i bk7: 1130a 990021i bk8: 1168a 988126i bk9: 1162a 988155i bk10: 1052a 990017i bk11: 1042a 990953i bk12: 884a 994460i bk13: 864a 995400i bk14: 788a 996898i bk15: 834a 996975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0714869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82144, Miss = 4037, Miss_rate = 0.049, Pending_hits = 16, Reservation_fails = 252
L2_cache_bank[1]: Access = 82486, Miss = 4094, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 640
L2_cache_bank[2]: Access = 82339, Miss = 4255, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 110
L2_cache_bank[3]: Access = 83238, Miss = 4204, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 2
L2_cache_bank[4]: Access = 81520, Miss = 4061, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 11
L2_cache_bank[5]: Access = 82624, Miss = 4135, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 341
L2_cache_bank[6]: Access = 82149, Miss = 4148, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 1
L2_cache_bank[7]: Access = 83022, Miss = 4072, Miss_rate = 0.049, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[8]: Access = 122613, Miss = 4052, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 877
L2_cache_bank[9]: Access = 83472, Miss = 3923, Miss_rate = 0.047, Pending_hits = 14, Reservation_fails = 672
L2_cache_bank[10]: Access = 82428, Miss = 4093, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 59
L2_cache_bank[11]: Access = 83498, Miss = 4152, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 1
L2_total_cache_accesses = 1031533
L2_total_cache_misses = 49226
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 159
L2_total_cache_reservation_fails = 2967
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2624
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3505131
icnt_total_pkts_simt_to_mem=1445262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.831
	minimum = 6
	maximum = 511
Network latency average = 32.1085
	minimum = 6
	maximum = 490
Slowest packet = 1963813
Flit latency average = 20.6259
	minimum = 6
	maximum = 490
Slowest flit = 4731009
Fragmentation average = 0.0363349
	minimum = 0
	maximum = 440
Injected packet rate average = 0.0880427
	minimum = 0.076559 (at node 6)
	maximum = 0.110502 (at node 23)
Accepted packet rate average = 0.0880427
	minimum = 0.076559 (at node 6)
	maximum = 0.110502 (at node 23)
Injected flit rate average = 0.252335
	minimum = 0.0838326 (at node 4)
	maximum = 0.479193 (at node 24)
Accepted flit rate average= 0.252335
	minimum = 0.101947 (at node 18)
	maximum = 0.384707 (at node 13)
Injected packet length average = 2.86605
Accepted packet length average = 2.86605
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.4384 (7 samples)
	minimum = 6 (7 samples)
	maximum = 364.143 (7 samples)
Network latency average = 24.9516 (7 samples)
	minimum = 6 (7 samples)
	maximum = 299 (7 samples)
Flit latency average = 18.6135 (7 samples)
	minimum = 6 (7 samples)
	maximum = 297 (7 samples)
Fragmentation average = 0.0386344 (7 samples)
	minimum = 0 (7 samples)
	maximum = 202 (7 samples)
Injected packet rate average = 0.0582951 (7 samples)
	minimum = 0.0457388 (7 samples)
	maximum = 0.109805 (7 samples)
Accepted packet rate average = 0.0582951 (7 samples)
	minimum = 0.0457388 (7 samples)
	maximum = 0.109805 (7 samples)
Injected flit rate average = 0.142033 (7 samples)
	minimum = 0.0619329 (7 samples)
	maximum = 0.277001 (7 samples)
Accepted flit rate average = 0.142033 (7 samples)
	minimum = 0.0793438 (7 samples)
	maximum = 0.241863 (7 samples)
Injected packet size average = 2.43646 (7 samples)
Accepted packet size average = 2.43646 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 14 sec (374 sec)
gpgpu_simulation_rate = 40031 (inst/sec)
gpgpu_simulation_rate = 2027 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,758429)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,758429)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,758429)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,758429)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,758429)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,758429)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,758429)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(32,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(57,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (395,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(396,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (492,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(493,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (493,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(494,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (495,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(496,758429)
GPGPU-Sim uArch: cycles simulated: 758929  inst.: 15244382 (ipc=545.4) sim_rate=40651 (inst/sec) elapsed = 0:0:06:15 / Wed Mar  2 01:21:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (509,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(510,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (510,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(511,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (511,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(512,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (518,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(519,758429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (521,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (521,758429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(522,758429)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(522,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (522,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (522,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(523,758429)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(523,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (525,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(526,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (529,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(530,758429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (532,758429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(533,758429)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (533,758429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(534,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (545,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(546,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (552,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(553,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (562,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(563,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (565,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (565,758429), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(566,758429)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(567,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (569,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(570,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (571,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(572,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (572,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (572,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(573,758429)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(573,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (573,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(574,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (575,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (575,758429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(576,758429)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(576,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (577,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (577,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(578,758429)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(578,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (578,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(579,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (583,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(584,758429)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (588,758429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(589,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (591,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (591,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(592,758429)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(592,758429)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(121,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (620,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (620,758429), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(621,758429)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(622,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (623,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(624,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (673,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(674,758429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (791,758429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(792,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (795,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(796,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (799,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(800,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (828,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(829,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (831,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(832,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (836,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(837,758429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (847,758429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(848,758429)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(130,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (852,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(853,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (879,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(880,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (881,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(882,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (891,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(892,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (898,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(899,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (900,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(901,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (904,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(905,758429)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (905,758429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(906,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (911,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(912,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (914,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(915,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (918,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(919,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (919,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(920,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (939,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(940,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (947,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (947,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(948,758429)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(948,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (960,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(961,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (965,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(966,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (970,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(971,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (989,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(990,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (997,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(998,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1000,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1001,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1005,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1006,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1018,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1019,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1038,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1039,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1049,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1050,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1051,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1052,758429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1052,758429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1053,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1054,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1055,758429)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(155,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1110,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1111,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1111,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1111,758429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1112,758429)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1112,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1112,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1113,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1118,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1119,758429)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1123,758429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1124,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1139,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1140,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1148,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1149,758429)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1156,758429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1157,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1160,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1161,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1165,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1166,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1169,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1170,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1189,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1190,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1194,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1195,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1199,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1200,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1210,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1211,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1230,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1231,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1234,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1235,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1239,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1240,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1240,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1241,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1247,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1248,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1252,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1253,758429)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1261,758429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1262,758429)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(77,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1304,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1305,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1305,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1306,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1306,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1307,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1307,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1307,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1308,758429)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1308,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1311,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1312,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1314,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1315,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1322,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1323,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1323,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1324,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1344,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1345,758429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1353,758429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1354,758429)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1368,758429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1369,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1372,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1373,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1374,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1375,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1388,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1389,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1391,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1391,758429), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1392,758429)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1393,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1401,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1402,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1407,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1408,758429)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1408,758429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1409,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1421,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1422,758429)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1424,758429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1425,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1428,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1429,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1431,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1432,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1436,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1437,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1442,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1443,758429)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1449,758429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1450,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1465,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1466,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1468,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1469,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1470,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1471,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1473,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1474,758429)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(208,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1487,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1488,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1491,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1492,758429)
GPGPU-Sim uArch: cycles simulated: 759929  inst.: 15703832 (ipc=488.1) sim_rate=41765 (inst/sec) elapsed = 0:0:06:16 / Wed Mar  2 01:21:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1516,758429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1517,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1517,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1517,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1518,758429)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1518,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1523,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1524,758429)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1534,758429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1535,758429)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1545,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1546,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1552,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1553,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1573,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1574,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1576,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1577,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1579,758429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1580,758429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1594,758429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1595,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1595,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1596,758429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1598,758429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1599,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1609,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1609,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1610,758429)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1610,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1612,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1612,758429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1613,758429)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1613,758429)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1619,758429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1620,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1629,758429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1630,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1631,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1632,758429)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1632,758429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1633,758429)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1642,758429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1643,758429)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1663,758429), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(230,0,0) tid=(168,0,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1664,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1666,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1667,758429)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1671,758429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1672,758429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1681,758429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1682,758429)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1686,758429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1687,758429)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1693,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1693,758429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1694,758429)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1694,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1699,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1700,758429)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1707,758429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1708,758429)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1717,758429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1718,758429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1718,758429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1719,758429)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1728,758429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1729,758429)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1729,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1729,758429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1730,758429)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1730,758429)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1731,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1736,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1736,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1739,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1739,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1747,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1749,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1750,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1760,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1769,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1774,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1786,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1798,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1811,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1814,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1816,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1822,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1835,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1835,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1837,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1852,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1859,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1861,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1863,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1867,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1868,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1872,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1881,758429), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1888,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1888,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1889,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1890,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1896,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1898,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1918,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1920,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1929,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1929,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1940,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1941,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1941,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1943,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1946,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1947,758429), 2 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(249,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1970,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1975,758429), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1985,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1986,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2004,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2020,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2024,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2069,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2069,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2080,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2108,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2131,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2148,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2156,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2179,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2189,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2204,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2205,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2223,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2242,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2249,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2256,758429), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2258,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2273,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2289,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2330,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2369,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2369,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2378,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 760929  inst.: 15895815 (ipc=369.7) sim_rate=42163 (inst/sec) elapsed = 0:0:06:17 / Wed Mar  2 01:21:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2503,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2544,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2561,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2575,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2609,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2634,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2667,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2673,758429), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2733,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3024,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3032,758429), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3062,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3165,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3208,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3300,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3425,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3567,758429), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3568
gpu_sim_insn = 925128
gpu_ipc =     259.2848
gpu_tot_sim_cycle = 761997
gpu_tot_sim_insn = 15896816
gpu_tot_ipc =      20.8620
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1946416
gpu_stall_icnt2sh    = 4785753
gpu_total_sim_rate=42166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 920188
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82033, Miss = 68656, Miss_rate = 0.837, Pending_hits = 4738, Reservation_fails = 600170
	L1D_cache_core[1]: Access = 79748, Miss = 66326, Miss_rate = 0.832, Pending_hits = 4695, Reservation_fails = 589689
	L1D_cache_core[2]: Access = 81662, Miss = 67770, Miss_rate = 0.830, Pending_hits = 4657, Reservation_fails = 602032
	L1D_cache_core[3]: Access = 85288, Miss = 71047, Miss_rate = 0.833, Pending_hits = 4894, Reservation_fails = 607966
	L1D_cache_core[4]: Access = 81391, Miss = 67848, Miss_rate = 0.834, Pending_hits = 4731, Reservation_fails = 598418
	L1D_cache_core[5]: Access = 81147, Miss = 67685, Miss_rate = 0.834, Pending_hits = 4677, Reservation_fails = 604447
	L1D_cache_core[6]: Access = 85569, Miss = 71278, Miss_rate = 0.833, Pending_hits = 4862, Reservation_fails = 611442
	L1D_cache_core[7]: Access = 81864, Miss = 68263, Miss_rate = 0.834, Pending_hits = 4734, Reservation_fails = 597398
	L1D_cache_core[8]: Access = 82157, Miss = 68956, Miss_rate = 0.839, Pending_hits = 4730, Reservation_fails = 608061
	L1D_cache_core[9]: Access = 82407, Miss = 68500, Miss_rate = 0.831, Pending_hits = 4750, Reservation_fails = 602286
	L1D_cache_core[10]: Access = 82310, Miss = 68777, Miss_rate = 0.836, Pending_hits = 4796, Reservation_fails = 606275
	L1D_cache_core[11]: Access = 82315, Miss = 68392, Miss_rate = 0.831, Pending_hits = 4813, Reservation_fails = 606679
	L1D_cache_core[12]: Access = 84689, Miss = 70760, Miss_rate = 0.836, Pending_hits = 4873, Reservation_fails = 612852
	L1D_cache_core[13]: Access = 82549, Miss = 68604, Miss_rate = 0.831, Pending_hits = 4752, Reservation_fails = 599237
	L1D_cache_core[14]: Access = 79885, Miss = 66695, Miss_rate = 0.835, Pending_hits = 4595, Reservation_fails = 589314
	L1D_total_cache_accesses = 1235014
	L1D_total_cache_misses = 1029557
	L1D_total_cache_miss_rate = 0.8336
	L1D_total_cache_pending_hits = 71297
	L1D_total_cache_reservation_fails = 9036266
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6594582
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2441684
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919192
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2629, 2403, 2415, 2771, 2319, 2691, 2513, 2542, 2282, 2165, 2624, 2188, 2650, 2571, 2590, 2079, 2402, 2419, 2208, 2257, 2150, 1928, 2435, 2318, 2466, 2311, 1834, 2016, 2862, 2179, 2263, 2136, 2138, 2824, 2269, 2437, 2917, 2398, 2271, 2495, 1833, 1714, 2248, 1416, 1758, 1856, 1411, 1929, 
gpgpu_n_tot_thrd_icount = 53898528
gpgpu_n_tot_w_icount = 1684329
gpgpu_n_stall_shd_mem = 9876885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619535
gpgpu_n_mem_write_global = 413333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2034064
gpgpu_n_store_insn = 679696
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616175
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9873728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16396015	W0_Idle:836426	W0_Scoreboard:3118646	W1:421485	W2:193606	W3:122918	W4:89988	W5:69402	W6:60453	W7:52499	W8:48378	W9:44399	W10:37369	W11:34342	W12:32152	W13:28062	W14:22784	W15:19751	W16:17640	W17:14696	W18:13607	W19:13608	W20:12659	W21:11916	W22:13123	W23:15155	W24:14205	W25:10971	W26:9278	W27:7087	W28:4019	W29:2101	W30:823	W31:93	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4956280 {8:619535,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16552616 {40:413074,72:87,136:172,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84256760 {136:619535,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306664 {8:413333,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 602 
maxdqlatency = 0 
maxmflatency = 1266 
averagemflatency = 396 
max_icnt2mem_latency = 991 
max_icnt2sh_latency = 760467 
mrq_lat_table:46076 	3894 	1305 	3893 	5520 	1212 	672 	320 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132023 	710459 	190349 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84669 	30838 	79482 	325939 	240134 	267740 	4141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36883 	293111 	271613 	17835 	108 	0 	0 	2 	9 	38 	943 	8958 	18824 	44340 	99314 	169655 	71250 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	1428 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        29        18        25        26        21        32        35        37        33        20        36        32        32        37        34 
dram[1]:        36        38        50        24        23        15        30        30        41        27        23        24        38        35        39        40 
dram[2]:        31        32        61        44        24        26        32        32        30        34        24        28        32        32        39        57 
dram[3]:        21        25        30        37        32        27        31        28        28        18        26        26        32        32        33        34 
dram[4]:        32        31        31        34        25        21        32        32        33        35        23        22        33        32        33        33 
dram[5]:        40        42        30        43        22        22        27        26        28        27        22        24        32        31        32        32 
maximum service time to same row:
dram[0]:     65292     60188     65568     32551     55794     48186     41153     39540     82600     46835     51142     87747    106789     72116     90251     99879 
dram[1]:     54330     63042     64221     68478    101553     67512     44156     44413     61619     78658     65191     77178     97878    125916     68634     95139 
dram[2]:     52387     38336     68730     71128     57306     56285     45808     67138     48220     58953     81353     93067     52169     65296    115700    139706 
dram[3]:     42265     40698    101605     87731     46497     47358     60844     47328     48632     40535     48291    102215     56687     85535     65172     67450 
dram[4]:     58680     78500     50696     55456     53999     56973     70761     60898     50243     41648     58765     74084    100922     75895     67073     98447 
dram[5]:     83213     62056    110524    105703    126859     56872     51750     57006     69079     35890     48270     49786     86672     89436    137850    136459 
average row accesses per activate:
dram[0]:  3.534759  3.007663  3.137652  3.043825  4.340425  3.904762  3.585903  3.527273  4.432099  4.481928  3.164251  3.712575  4.417476  4.586538  6.578125  6.693548 
dram[1]:  3.635514  4.434286  3.587156  3.517413  3.100000  3.215962  3.534562  3.359504  3.226191  3.294872  3.485714  3.217391  3.821705  4.780000  5.275862  7.370968 
dram[2]:  3.178723  3.534884  4.415663  3.977273  3.614458  3.673684  4.089386  4.726115  3.727273  3.570776  3.017857  3.185714  4.979798  4.846154  6.409091  6.214286 
dram[3]:  3.044534  2.893130  4.301075  4.294117  3.742331  4.029412  4.374302  3.681592  3.705882  3.178862  2.917355  2.968036  4.136752  4.279279  5.909091  5.046512 
dram[4]:  3.972067  3.976608  3.613065  3.625641  3.783626  3.959302  3.791444  4.142857  4.494118  4.640718  3.280000  3.722222  4.472222  4.088496  7.666667  8.652174 
dram[5]:  3.165254  3.326180  3.323404  3.085271  3.389163  3.356097  4.291667  3.967391  3.363248  3.222672  3.142180  3.376238  4.431193  4.946237  6.694915  6.741935 
average row locality = 62919/16662 = 3.776197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       487       543       550       544       477       499       620       591       545       560       525       516       428       445       419       415 
dram[1]:       542       539       530       517       519       535       595       621       606       573       564       525       453       449       458       456 
dram[2]:       528       534       526       493       463       521       560       561       561       583       550       550       465       473       421       431 
dram[3]:       523       527       546       511       470       508       593       561       575       582       556       527       449       445       453       431 
dram[4]:       508       495       509       511       499       511       561       510       582       584       526       497       450       432       436       398 
dram[5]:       528       544       559       565       509       528       553       566       587       582       540       535       443       432       395       418 
total reads: 49416
bank skew: 621/395 = 1.57
chip skew: 8482/8009 = 1.06
number of total write accesses:
dram[0]:       174       242       225       220       135       157       194       185       173       184       130       104        27        32         2         0 
dram[1]:       236       237       252       190       163       150       172       192       207       198       168       141        40        29         1         1 
dram[2]:       219       226       207       207       137       177       172       181       177       199       126       119        28        31         2         4 
dram[3]:       229       231       254       219       140       177       190       179       181       200       150       123        35        30         2         3 
dram[4]:       203       185       210       196       148       170       148       128       182       191       130       106        33        30         1         0 
dram[5]:       219       231       222       231       179       160       168       164       200       214       123       147        40        28         0         0 
total reads: 13503
min_bank_accesses = 0!
chip skew: 2377/2061 = 1.15
average mf latency per bank:
dram[0]:       3051      2588      2980      2973      3825      3484      3059      3036      3104      3044      6477      6992     14492     13783     21865     21987
dram[1]:       2681      2688      2967      3373      3583      3655      3300      3173      2964      3054      5760      6676     13542     14165     20462     20967
dram[2]:       2744      2676      3035      3139      3881      3419      3308      3272      3122      2925      6117      6707     13068     13672     21075     21496
dram[3]:       2750      2698      2807      3155      3748      3454      3150      3331      2987      2815      5824      6698     13347     14483     20050     21576
dram[4]:       3706      3070      4059      3223      4865      3551      4611      3801      3944      2878     39475      7397     18488     14963     28153     23682
dram[5]:       2675      2701      2807      2933      3222      3382      3147      3371      2753      2879      6400      6507     13171     14868     22096     22050
maximum mf latency per bank:
dram[0]:        902       831       907       852       913      1062       953       868       850       981       907       951       959       901       889       999
dram[1]:        921       958      1055      1009       888      1059       954       990      1020       957       888       907       981       906       942       934
dram[2]:        879      1024       942       938       930       972       881       923       848       861       871       921       960       880       911       958
dram[3]:        946       973       891      1065       843       924       929       941       879       990       926      1056       881      1041       941      1045
dram[4]:       1110      1009      1072       870      1110       888      1216       963      1052       916      1252       965      1096      1004      1266       951
dram[5]:        892      1012       881       902      1030       895       852       933       934       921       912      1151       931       929      1082      1015

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005830 n_nop=980819 n_act=2737 n_pre=2721 n_req=10348 n_rd=16328 n_write=3225 bw_util=0.07776
n_activity=174868 dram_eff=0.4473
bk0: 974a 995632i bk1: 1086a 993224i bk2: 1100a 993771i bk3: 1088a 992965i bk4: 954a 997478i bk5: 998a 996017i bk6: 1240a 992969i bk7: 1182a 992950i bk8: 1090a 994789i bk9: 1120a 994520i bk10: 1050a 994380i bk11: 1032a 995557i bk12: 856a 999489i bk13: 890a 998470i bk14: 838a 1000694i bk15: 830a 1001273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0909438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005830 n_nop=979430 n_act=2981 n_pre=2965 n_req=10859 n_rd=16964 n_write=3490 bw_util=0.08134
n_activity=186202 dram_eff=0.4394
bk0: 1084a 994766i bk1: 1078a 995414i bk2: 1060a 993870i bk3: 1034a 994920i bk4: 1038a 995096i bk5: 1070a 994980i bk6: 1190a 994110i bk7: 1242a 993077i bk8: 1212a 992871i bk9: 1146a 993280i bk10: 1128a 994740i bk11: 1050a 995125i bk12: 906a 998865i bk13: 898a 999752i bk14: 916a 1000721i bk15: 912a 1001703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0554776
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005830 n_nop=980810 n_act=2674 n_pre=2658 n_req=10432 n_rd=16440 n_write=3248 bw_util=0.0783
n_activity=172748 dram_eff=0.4559
bk0: 1056a 994466i bk1: 1068a 993854i bk2: 1052a 995101i bk3: 986a 995088i bk4: 926a 997182i bk5: 1042a 995556i bk6: 1120a 994328i bk7: 1122a 994552i bk8: 1122a 994636i bk9: 1166a 993419i bk10: 1100a 994724i bk11: 1100a 994703i bk12: 930a 999149i bk13: 946a 998660i bk14: 842a 1001067i bk15: 862a 1001427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0883817
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005830 n_nop=980137 n_act=2880 n_pre=2864 n_req=10600 n_rd=16514 n_write=3435 bw_util=0.07933
n_activity=180014 dram_eff=0.4433
bk0: 1046a 994003i bk1: 1054a 993330i bk2: 1092a 994519i bk3: 1022a 995221i bk4: 940a 997083i bk5: 1016a 995802i bk6: 1186a 994689i bk7: 1122a 994291i bk8: 1150a 995019i bk9: 1164a 993280i bk10: 1112a 994164i bk11: 1054a 995095i bk12: 898a 999066i bk13: 890a 999475i bk14: 906a 1000965i bk15: 862a 1001282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0558852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005830 n_nop=981878 n_act=2451 n_pre=2435 n_req=10070 n_rd=16018 n_write=3048 bw_util=0.07582
n_activity=168678 dram_eff=0.4521
bk0: 1016a 994814i bk1: 990a 995795i bk2: 1018a 994504i bk3: 1022a 994908i bk4: 998a 996428i bk5: 1022a 995285i bk6: 1122a 994020i bk7: 1020a 996072i bk8: 1164a 995116i bk9: 1168a 994860i bk10: 1052a 994820i bk11: 994a 996240i bk12: 900a 998530i bk13: 864a 998464i bk14: 872a 1001143i bk15: 796a 1001709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0930217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005830 n_nop=979960 n_act=2939 n_pre=2923 n_req=10610 n_rd=16568 n_write=3440 bw_util=0.07957
n_activity=179666 dram_eff=0.4454
bk0: 1056a 993915i bk1: 1088a 992989i bk2: 1118a 993718i bk3: 1130a 992495i bk4: 1018a 994648i bk5: 1056a 995249i bk6: 1106a 994488i bk7: 1132a 994701i bk8: 1174a 992795i bk9: 1164a 992827i bk10: 1080a 994591i bk11: 1070a 995495i bk12: 886a 999131i bk13: 864a 1000105i bk14: 790a 1001577i bk15: 836a 1001654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0716334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82258, Miss = 4051, Miss_rate = 0.049, Pending_hits = 16, Reservation_fails = 252
L2_cache_bank[1]: Access = 82612, Miss = 4113, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 640
L2_cache_bank[2]: Access = 82456, Miss = 4267, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 110
L2_cache_bank[3]: Access = 83348, Miss = 4215, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 2
L2_cache_bank[4]: Access = 81626, Miss = 4074, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 11
L2_cache_bank[5]: Access = 82733, Miss = 4146, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 341
L2_cache_bank[6]: Access = 82282, Miss = 4165, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 1
L2_cache_bank[7]: Access = 83146, Miss = 4092, Miss_rate = 0.049, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[8]: Access = 122730, Miss = 4071, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 877
L2_cache_bank[9]: Access = 83584, Miss = 3938, Miss_rate = 0.047, Pending_hits = 14, Reservation_fails = 672
L2_cache_bank[10]: Access = 82561, Miss = 4114, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 59
L2_cache_bank[11]: Access = 83607, Miss = 4170, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 1
L2_total_cache_accesses = 1032943
L2_total_cache_misses = 49416
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 159
L2_total_cache_reservation_fails = 2967
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2624
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3511353
icnt_total_pkts_simt_to_mem=1446879
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.7578
	minimum = 6
	maximum = 38
Network latency average = 9.2156
	minimum = 6
	maximum = 33
Slowest packet = 2063370
Flit latency average = 7.96428
	minimum = 6
	maximum = 29
Slowest flit = 4952744
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0292725
	minimum = 0.017657 (at node 8)
	maximum = 0.0372758 (at node 21)
Accepted packet rate average = 0.0292725
	minimum = 0.017657 (at node 8)
	maximum = 0.0372758 (at node 21)
Injected flit rate average = 0.0813714
	minimum = 0.0193386 (at node 8)
	maximum = 0.169563 (at node 21)
Accepted flit rate average= 0.0813714
	minimum = 0.0336323 (at node 19)
	maximum = 0.136211 (at node 14)
Injected packet length average = 2.77979
Accepted packet length average = 2.77979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7283 (8 samples)
	minimum = 6 (8 samples)
	maximum = 323.375 (8 samples)
Network latency average = 22.9846 (8 samples)
	minimum = 6 (8 samples)
	maximum = 265.75 (8 samples)
Flit latency average = 17.2823 (8 samples)
	minimum = 6 (8 samples)
	maximum = 263.5 (8 samples)
Fragmentation average = 0.0338051 (8 samples)
	minimum = 0 (8 samples)
	maximum = 176.75 (8 samples)
Injected packet rate average = 0.0546673 (8 samples)
	minimum = 0.0422286 (8 samples)
	maximum = 0.100739 (8 samples)
Accepted packet rate average = 0.0546673 (8 samples)
	minimum = 0.0422286 (8 samples)
	maximum = 0.100739 (8 samples)
Injected flit rate average = 0.134451 (8 samples)
	minimum = 0.0566086 (8 samples)
	maximum = 0.263571 (8 samples)
Accepted flit rate average = 0.134451 (8 samples)
	minimum = 0.0736298 (8 samples)
	maximum = 0.228656 (8 samples)
Injected packet size average = 2.45944 (8 samples)
Accepted packet size average = 2.45944 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 17 sec (377 sec)
gpgpu_simulation_rate = 42166 (inst/sec)
gpgpu_simulation_rate = 2021 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,761997)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,761997)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,761997)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,761997)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,761997)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,761997)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,761997)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(32,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(51,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(23,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (373,761997), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,761997)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,761997)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,761997)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(374,761997)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (375,761997), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(376,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,761997)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,761997)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (384,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (384,761997), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(385,761997)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(385,761997)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,761997), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(386,761997)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (390,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (390,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (390,761997), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(391,761997)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,761997)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(391,761997)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(391,761997)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (391,761997), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(392,761997)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (393,761997), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(394,761997)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (399,761997), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(400,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (400,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(401,761997)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (404,761997), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(405,761997)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (407,761997), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(408,761997)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (410,761997), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(411,761997)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (413,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (413,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (413,761997), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(414,761997)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(414,761997)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(415,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (416,761997), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(417,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (417,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (417,761997), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(418,761997)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(419,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (423,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(424,761997)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (439,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (439,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (439,761997), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(440,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (440,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (440,761997), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(441,761997)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(441,761997)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(442,761997)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(442,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (446,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (446,761997), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(447,761997)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(448,761997)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (450,761997), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(451,761997)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (454,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (454,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (454,761997), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(455,761997)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(456,761997)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(457,761997)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (457,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (457,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (457,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (457,761997), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(458,761997)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(458,761997)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(459,761997)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(459,761997)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (463,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (463,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (463,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (463,761997), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(464,761997)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(464,761997)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(465,761997)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(465,761997)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (469,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (469,761997), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(470,761997)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(471,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (472,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (472,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(473,761997)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(473,761997)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (475,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (475,761997), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(476,761997)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(477,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (477,761997), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(478,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (479,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (479,761997), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(480,761997)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(481,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (483,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(484,761997)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (484,761997), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(485,761997)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (490,761997), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(491,761997)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(102,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 762497  inst.: 16258928 (ipc=724.2) sim_rate=43013 (inst/sec) elapsed = 0:0:06:18 / Wed Mar  2 01:21:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (550,761997), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(551,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (555,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(556,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (564,761997), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(565,761997)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (565,761997), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(566,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (566,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(567,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,761997), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,761997)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (574,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (574,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (574,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (574,761997), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(575,761997)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(575,761997)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(576,761997)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(576,761997)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (576,761997), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(577,761997)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (579,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (579,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (579,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (579,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (579,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (579,761997), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(580,761997)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(580,761997)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(580,761997)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(581,761997)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(581,761997)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(581,761997)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (584,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (584,761997), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(585,761997)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(586,761997)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (588,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,761997), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(589,761997)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(590,761997)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (598,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (598,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (598,761997), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(599,761997)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(599,761997)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(600,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (601,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(602,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (603,761997), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(604,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (604,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(605,761997)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (606,761997), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(607,761997)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(138,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (617,761997), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(618,761997)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(151,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (750,761997), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(751,761997)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (752,761997), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(753,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (762,761997), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(763,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (768,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (768,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(769,761997)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(769,761997)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (771,761997), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(772,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (779,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(780,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (785,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(786,761997)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (787,761997), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(788,761997)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (790,761997), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(791,761997)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (791,761997), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(792,761997)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (794,761997), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(795,761997)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (800,761997), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(801,761997)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (802,761997), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(803,761997)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (808,761997), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(809,761997)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (810,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,761997), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(811,761997)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(812,761997)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (815,761997), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(816,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (821,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(822,761997)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (823,761997), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(824,761997)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (830,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (830,761997), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(831,761997)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(831,761997)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (837,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (837,761997), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(838,761997)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(838,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (843,761997), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(844,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (845,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(846,761997)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (854,761997), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(855,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (863,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(864,761997)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (864,761997), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(865,761997)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (869,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,761997), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(870,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (870,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(871,761997)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(871,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (872,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (872,761997), 4 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(192,0,0) tid=(234,0,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(873,761997)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(874,761997)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (879,761997), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(880,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (882,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(883,761997)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (889,761997), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(890,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (892,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(893,761997)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (897,761997), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(898,761997)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (898,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (898,761997), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(899,761997)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(899,761997)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (901,761997), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(902,761997)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (905,761997), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(906,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (908,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(909,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (912,761997), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(913,761997)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (915,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (915,761997), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(916,761997)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (916,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (916,761997), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(917,761997)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(917,761997)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(918,761997)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (925,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (925,761997), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(926,761997)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(926,761997)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (926,761997), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(927,761997)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (927,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (927,761997), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(928,761997)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(928,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (930,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(931,761997)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (938,761997), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(939,761997)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (940,761997), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(941,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (941,761997), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(942,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (943,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(944,761997)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (948,761997), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(949,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (965,761997), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(966,761997)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(233,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 762997  inst.: 16630864 (ipc=734.0) sim_rate=43880 (inst/sec) elapsed = 0:0:06:19 / Wed Mar  2 01:21:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1005,761997), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1006,761997)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1007,761997), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1008,761997)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1008,761997), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1009,761997)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1010,761997), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1011,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1014,761997), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1015,761997)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1023,761997), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1024,761997)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1025,761997), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1026,761997)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1031,761997), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1032,761997)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1034,761997), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1035,761997)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1036,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1036,761997), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1037,761997)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1038,761997)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1045,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1045,761997), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1046,761997)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1046,761997)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1047,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1047,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1047,761997), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1048,761997)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1048,761997)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1048,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1048,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1053,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1053,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1056,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1058,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1061,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1061,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1067,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1067,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1073,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1081,761997), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(223,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1126,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1127,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1130,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1134,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1140,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1141,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1143,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1154,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1163,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1166,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1167,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1167,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1169,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1171,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1173,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1174,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1180,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1186,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1186,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1187,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1188,761997), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1190,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1197,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1198,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1199,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1205,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1208,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1210,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1212,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1219,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1225,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1233,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1233,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1238,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1239,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1240,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1241,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1251,761997), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1252,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1253,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1256,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1258,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1259,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1270,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1277,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1277,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1277,761997), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1278,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1284,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1285,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1293,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1294,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1296,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1298,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1306,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1307,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1311,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1314,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1314,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1314,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1327,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1329,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1347,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1353,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1355,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1357,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1360,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1361,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1363,761997), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1385,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1396,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1396,761997), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1411,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1413,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1427,761997), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1428
gpu_sim_insn = 917504
gpu_ipc =     642.5098
gpu_tot_sim_cycle = 763425
gpu_tot_sim_insn = 16814320
gpu_tot_ipc =      22.0248
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1946416
gpu_stall_icnt2sh    = 4786032
gpu_total_sim_rate=44364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 938620
	L1I_total_cache_misses = 996
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82177, Miss = 68692, Miss_rate = 0.836, Pending_hits = 4846, Reservation_fails = 600170
	L1D_cache_core[1]: Access = 79876, Miss = 66357, Miss_rate = 0.831, Pending_hits = 4788, Reservation_fails = 589689
	L1D_cache_core[2]: Access = 81790, Miss = 67798, Miss_rate = 0.829, Pending_hits = 4741, Reservation_fails = 602032
	L1D_cache_core[3]: Access = 85424, Miss = 71079, Miss_rate = 0.832, Pending_hits = 4990, Reservation_fails = 607966
	L1D_cache_core[4]: Access = 81527, Miss = 67881, Miss_rate = 0.833, Pending_hits = 4830, Reservation_fails = 598418
	L1D_cache_core[5]: Access = 81283, Miss = 67719, Miss_rate = 0.833, Pending_hits = 4779, Reservation_fails = 604447
	L1D_cache_core[6]: Access = 85705, Miss = 71312, Miss_rate = 0.832, Pending_hits = 4964, Reservation_fails = 611442
	L1D_cache_core[7]: Access = 82000, Miss = 68295, Miss_rate = 0.833, Pending_hits = 4830, Reservation_fails = 597398
	L1D_cache_core[8]: Access = 82301, Miss = 68992, Miss_rate = 0.838, Pending_hits = 4838, Reservation_fails = 608061
	L1D_cache_core[9]: Access = 82543, Miss = 68532, Miss_rate = 0.830, Pending_hits = 4846, Reservation_fails = 602286
	L1D_cache_core[10]: Access = 82454, Miss = 68811, Miss_rate = 0.835, Pending_hits = 4898, Reservation_fails = 606275
	L1D_cache_core[11]: Access = 82451, Miss = 68426, Miss_rate = 0.830, Pending_hits = 4915, Reservation_fails = 606679
	L1D_cache_core[12]: Access = 84825, Miss = 70793, Miss_rate = 0.835, Pending_hits = 4972, Reservation_fails = 612852
	L1D_cache_core[13]: Access = 82685, Miss = 68637, Miss_rate = 0.830, Pending_hits = 4851, Reservation_fails = 599237
	L1D_cache_core[14]: Access = 80021, Miss = 66725, Miss_rate = 0.834, Pending_hits = 4685, Reservation_fails = 589314
	L1D_total_cache_accesses = 1237062
	L1D_total_cache_misses = 1030049
	L1D_total_cache_miss_rate = 0.8327
	L1D_total_cache_pending_hits = 72773
	L1D_total_cache_reservation_fails = 9036266
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135573
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6594582
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135093
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2441684
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 937624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2674, 2448, 2460, 2816, 2364, 2736, 2558, 2587, 2327, 2210, 2669, 2233, 2695, 2616, 2635, 2124, 2447, 2464, 2253, 2302, 2195, 1973, 2480, 2363, 2511, 2356, 1879, 2061, 2907, 2224, 2308, 2181, 2183, 2869, 2314, 2482, 2962, 2443, 2316, 2540, 1878, 1759, 2293, 1461, 1803, 1901, 1456, 1974, 
gpgpu_n_tot_thrd_icount = 54881568
gpgpu_n_tot_w_icount = 1715049
gpgpu_n_stall_shd_mem = 9876885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620027
gpgpu_n_mem_write_global = 413333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2099600
gpgpu_n_store_insn = 679696
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747247
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9873728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16396796	W0_Idle:836912	W0_Scoreboard:3126885	W1:421485	W2:193606	W3:122918	W4:89988	W5:69402	W6:60453	W7:52499	W8:48378	W9:44399	W10:37369	W11:34342	W12:32152	W13:28062	W14:22784	W15:19751	W16:17640	W17:14696	W18:13607	W19:13608	W20:12659	W21:11916	W22:13123	W23:15155	W24:14205	W25:10971	W26:9278	W27:7087	W28:4019	W29:2101	W30:823	W31:93	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4960216 {8:620027,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16552616 {40:413074,72:87,136:172,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84323672 {136:620027,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306664 {8:413333,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 602 
maxdqlatency = 0 
maxmflatency = 1266 
averagemflatency = 396 
max_icnt2mem_latency = 991 
max_icnt2sh_latency = 760467 
mrq_lat_table:46076 	3894 	1305 	3893 	5520 	1212 	672 	320 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132515 	710459 	190349 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85161 	30838 	79482 	325939 	240134 	267740 	4141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37220 	293259 	271620 	17835 	108 	0 	0 	2 	9 	38 	943 	8958 	18824 	44340 	99314 	169655 	71250 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	1428 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        29        18        25        26        21        32        35        37        33        20        36        32        32        37        34 
dram[1]:        36        38        50        24        23        15        30        30        41        27        23        24        38        35        39        40 
dram[2]:        31        32        61        44        24        26        32        32        30        34        24        28        32        32        39        57 
dram[3]:        21        25        30        37        32        27        31        28        28        18        26        26        32        32        33        34 
dram[4]:        32        31        31        34        25        21        32        32        33        35        23        22        33        32        33        33 
dram[5]:        40        42        30        43        22        22        27        26        28        27        22        24        32        31        32        32 
maximum service time to same row:
dram[0]:     65292     60188     65568     32551     55794     48186     41153     39540     82600     46835     51142     87747    106789     72116     90251     99879 
dram[1]:     54330     63042     64221     68478    101553     67512     44156     44413     61619     78658     65191     77178     97878    125916     68634     95139 
dram[2]:     52387     38336     68730     71128     57306     56285     45808     67138     48220     58953     81353     93067     52169     65296    115700    139706 
dram[3]:     42265     40698    101605     87731     46497     47358     60844     47328     48632     40535     48291    102215     56687     85535     65172     67450 
dram[4]:     58680     78500     50696     55456     53999     56973     70761     60898     50243     41648     58765     74084    100922     75895     67073     98447 
dram[5]:     83213     62056    110524    105703    126859     56872     51750     57006     69079     35890     48270     49786     86672     89436    137850    136459 
average row accesses per activate:
dram[0]:  3.534759  3.007663  3.137652  3.043825  4.340425  3.904762  3.585903  3.527273  4.432099  4.481928  3.164251  3.712575  4.417476  4.586538  6.578125  6.693548 
dram[1]:  3.635514  4.434286  3.587156  3.517413  3.100000  3.215962  3.534562  3.359504  3.226191  3.294872  3.485714  3.217391  3.821705  4.780000  5.275862  7.370968 
dram[2]:  3.178723  3.534884  4.415663  3.977273  3.614458  3.673684  4.089386  4.726115  3.727273  3.570776  3.017857  3.185714  4.979798  4.846154  6.409091  6.214286 
dram[3]:  3.044534  2.893130  4.301075  4.294117  3.742331  4.029412  4.374302  3.681592  3.705882  3.178862  2.917355  2.968036  4.136752  4.279279  5.909091  5.046512 
dram[4]:  3.972067  3.976608  3.613065  3.625641  3.783626  3.959302  3.791444  4.142857  4.494118  4.640718  3.280000  3.722222  4.472222  4.088496  7.666667  8.652174 
dram[5]:  3.165254  3.326180  3.323404  3.085271  3.389163  3.356097  4.291667  3.967391  3.363248  3.222672  3.142180  3.376238  4.431193  4.946237  6.694915  6.741935 
average row locality = 62919/16662 = 3.776197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       487       543       550       544       477       499       620       591       545       560       525       516       428       445       419       415 
dram[1]:       542       539       530       517       519       535       595       621       606       573       564       525       453       449       458       456 
dram[2]:       528       534       526       493       463       521       560       561       561       583       550       550       465       473       421       431 
dram[3]:       523       527       546       511       470       508       593       561       575       582       556       527       449       445       453       431 
dram[4]:       508       495       509       511       499       511       561       510       582       584       526       497       450       432       436       398 
dram[5]:       528       544       559       565       509       528       553       566       587       582       540       535       443       432       395       418 
total reads: 49416
bank skew: 621/395 = 1.57
chip skew: 8482/8009 = 1.06
number of total write accesses:
dram[0]:       174       242       225       220       135       157       194       185       173       184       130       104        27        32         2         0 
dram[1]:       236       237       252       190       163       150       172       192       207       198       168       141        40        29         1         1 
dram[2]:       219       226       207       207       137       177       172       181       177       199       126       119        28        31         2         4 
dram[3]:       229       231       254       219       140       177       190       179       181       200       150       123        35        30         2         3 
dram[4]:       203       185       210       196       148       170       148       128       182       191       130       106        33        30         1         0 
dram[5]:       219       231       222       231       179       160       168       164       200       214       123       147        40        28         0         0 
total reads: 13503
min_bank_accesses = 0!
chip skew: 2377/2061 = 1.15
average mf latency per bank:
dram[0]:       3051      2588      2980      2973      3825      3484      3059      3036      3104      3044      6482      6998     14498     13789     21865     21987
dram[1]:       2681      2688      2967      3373      3583      3655      3300      3173      2964      3054      5764      6681     13548     14171     20462     20967
dram[2]:       2744      2676      3035      3139      3881      3419      3308      3272      3122      2925      6121      6712     13075     13677     21075     21496
dram[3]:       2750      2698      2807      3155      3748      3454      3150      3331      2987      2815      5829      6704     13353     14489     20050     21576
dram[4]:       3706      3070      4059      3223      4865      3551      4611      3801      3944      2878     39480      7403     18495     14969     28153     23682
dram[5]:       2675      2701      2807      2933      3222      3382      3147      3371      2753      2879      6406      6512     13176     14874     22096     22050
maximum mf latency per bank:
dram[0]:        902       831       907       852       913      1062       953       868       850       981       907       951       959       901       889       999
dram[1]:        921       958      1055      1009       888      1059       954       990      1020       957       888       907       981       906       942       934
dram[2]:        879      1024       942       938       930       972       881       923       848       861       871       921       960       880       911       958
dram[3]:        946       973       891      1065       843       924       929       941       879       990       926      1056       881      1041       941      1045
dram[4]:       1110      1009      1072       870      1110       888      1216       963      1052       916      1252       965      1096      1004      1266       951
dram[5]:        892      1012       881       902      1030       895       852       933       934       921       912      1151       931       929      1082      1015

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007714 n_nop=982703 n_act=2737 n_pre=2721 n_req=10348 n_rd=16328 n_write=3225 bw_util=0.07761
n_activity=174868 dram_eff=0.4473
bk0: 974a 997516i bk1: 1086a 995108i bk2: 1100a 995655i bk3: 1088a 994849i bk4: 954a 999362i bk5: 998a 997901i bk6: 1240a 994853i bk7: 1182a 994834i bk8: 1090a 996673i bk9: 1120a 996404i bk10: 1050a 996264i bk11: 1032a 997441i bk12: 856a 1001373i bk13: 890a 1000354i bk14: 838a 1002578i bk15: 830a 1003157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0907738
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007714 n_nop=981314 n_act=2981 n_pre=2965 n_req=10859 n_rd=16964 n_write=3490 bw_util=0.08119
n_activity=186202 dram_eff=0.4394
bk0: 1084a 996650i bk1: 1078a 997298i bk2: 1060a 995754i bk3: 1034a 996804i bk4: 1038a 996980i bk5: 1070a 996864i bk6: 1190a 995994i bk7: 1242a 994961i bk8: 1212a 994755i bk9: 1146a 995164i bk10: 1128a 996624i bk11: 1050a 997009i bk12: 906a 1000749i bk13: 898a 1001636i bk14: 916a 1002605i bk15: 912a 1003587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0553738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007714 n_nop=982694 n_act=2674 n_pre=2658 n_req=10432 n_rd=16440 n_write=3248 bw_util=0.07815
n_activity=172748 dram_eff=0.4559
bk0: 1056a 996350i bk1: 1068a 995738i bk2: 1052a 996985i bk3: 986a 996972i bk4: 926a 999066i bk5: 1042a 997440i bk6: 1120a 996212i bk7: 1122a 996436i bk8: 1122a 996520i bk9: 1166a 995303i bk10: 1100a 996608i bk11: 1100a 996587i bk12: 930a 1001033i bk13: 946a 1000544i bk14: 842a 1002951i bk15: 862a 1003311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0882165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007714 n_nop=982021 n_act=2880 n_pre=2864 n_req=10600 n_rd=16514 n_write=3435 bw_util=0.07919
n_activity=180014 dram_eff=0.4433
bk0: 1046a 995887i bk1: 1054a 995214i bk2: 1092a 996403i bk3: 1022a 997105i bk4: 940a 998967i bk5: 1016a 997686i bk6: 1186a 996573i bk7: 1122a 996175i bk8: 1150a 996903i bk9: 1164a 995164i bk10: 1112a 996048i bk11: 1054a 996979i bk12: 898a 1000950i bk13: 890a 1001359i bk14: 906a 1002849i bk15: 862a 1003166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0557807
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007714 n_nop=983762 n_act=2451 n_pre=2435 n_req=10070 n_rd=16018 n_write=3048 bw_util=0.07568
n_activity=168678 dram_eff=0.4521
bk0: 1016a 996698i bk1: 990a 997679i bk2: 1018a 996388i bk3: 1022a 996792i bk4: 998a 998312i bk5: 1022a 997169i bk6: 1122a 995904i bk7: 1020a 997956i bk8: 1164a 997000i bk9: 1168a 996744i bk10: 1052a 996704i bk11: 994a 998124i bk12: 900a 1000414i bk13: 864a 1000348i bk14: 872a 1003027i bk15: 796a 1003593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0928478
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007714 n_nop=981844 n_act=2939 n_pre=2923 n_req=10610 n_rd=16568 n_write=3440 bw_util=0.07942
n_activity=179666 dram_eff=0.4454
bk0: 1056a 995799i bk1: 1088a 994873i bk2: 1118a 995602i bk3: 1130a 994379i bk4: 1018a 996532i bk5: 1056a 997133i bk6: 1106a 996372i bk7: 1132a 996585i bk8: 1174a 994679i bk9: 1164a 994711i bk10: 1080a 996475i bk11: 1070a 997379i bk12: 886a 1001015i bk13: 864a 1001989i bk14: 790a 1003461i bk15: 836a 1003538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0714995

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82296, Miss = 4051, Miss_rate = 0.049, Pending_hits = 16, Reservation_fails = 252
L2_cache_bank[1]: Access = 82653, Miss = 4113, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 640
L2_cache_bank[2]: Access = 82498, Miss = 4267, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 110
L2_cache_bank[3]: Access = 83388, Miss = 4215, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 2
L2_cache_bank[4]: Access = 81668, Miss = 4074, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 11
L2_cache_bank[5]: Access = 82775, Miss = 4146, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 341
L2_cache_bank[6]: Access = 82322, Miss = 4165, Miss_rate = 0.051, Pending_hits = 19, Reservation_fails = 1
L2_cache_bank[7]: Access = 83186, Miss = 4092, Miss_rate = 0.049, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[8]: Access = 122774, Miss = 4071, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 877
L2_cache_bank[9]: Access = 83625, Miss = 3938, Miss_rate = 0.047, Pending_hits = 14, Reservation_fails = 672
L2_cache_bank[10]: Access = 82601, Miss = 4114, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 59
L2_cache_bank[11]: Access = 83649, Miss = 4170, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 1
L2_total_cache_accesses = 1033435
L2_total_cache_misses = 49416
L2_total_cache_miss_rate = 0.0478
L2_total_cache_pending_hits = 159
L2_total_cache_reservation_fails = 2967
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2624
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3513813
icnt_total_pkts_simt_to_mem=1447371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.78963
	minimum = 6
	maximum = 38
Network latency average = 9.11077
	minimum = 6
	maximum = 33
Slowest packet = 2066115
Flit latency average = 7.6311
	minimum = 6
	maximum = 29
Slowest flit = 4958712
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0255213
	minimum = 0.0196078 (at node 2)
	maximum = 0.0308123 (at node 23)
Accepted packet rate average = 0.0255213
	minimum = 0.0196078 (at node 2)
	maximum = 0.0308123 (at node 23)
Injected flit rate average = 0.076564
	minimum = 0.0196078 (at node 2)
	maximum = 0.154062 (at node 23)
Accepted flit rate average= 0.076564
	minimum = 0.0266106 (at node 15)
	maximum = 0.12605 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.8462 (9 samples)
	minimum = 6 (9 samples)
	maximum = 291.667 (9 samples)
Network latency average = 21.4431 (9 samples)
	minimum = 6 (9 samples)
	maximum = 239.889 (9 samples)
Flit latency average = 16.21 (9 samples)
	minimum = 6 (9 samples)
	maximum = 237.444 (9 samples)
Fragmentation average = 0.030049 (9 samples)
	minimum = 0 (9 samples)
	maximum = 157.111 (9 samples)
Injected packet rate average = 0.0514288 (9 samples)
	minimum = 0.0397151 (9 samples)
	maximum = 0.0929695 (9 samples)
Accepted packet rate average = 0.0514288 (9 samples)
	minimum = 0.0397151 (9 samples)
	maximum = 0.0929695 (9 samples)
Injected flit rate average = 0.128019 (9 samples)
	minimum = 0.0524974 (9 samples)
	maximum = 0.251403 (9 samples)
Accepted flit rate average = 0.128019 (9 samples)
	minimum = 0.0684055 (9 samples)
	maximum = 0.217256 (9 samples)
Injected packet size average = 2.48924 (9 samples)
Accepted packet size average = 2.48924 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 19 sec (379 sec)
gpgpu_simulation_rate = 44364 (inst/sec)
gpgpu_simulation_rate = 2014 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 378379.562500 (ms)
Result stored in result.txt
