<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="css/html5reset.css">
    <link href="dist/css/lightbox.css" rel="stylesheet" />
    <link rel="stylesheet" href="css/style.css">
    <title>Han Zheng</title>
</head>
<body>
    <div class="skip"><a href="#main-content">Skip to Main Content</a></div>
    <header>
        <a class="logo__link" href="index.html">Han Zheng</a>
        <nav>
            <ul>
                <li><a href = "index.html" >Home</a></li>
                <li class="active"><a href = "resume.html">Resume</a></li>
                <!-- <li><a href = "project.html">Projects</a></li> -->
                <li><a href = "life.html">Life</a></li>               
            </ul>
        </nav>
    </header>

    <main id = "main-content">
        <div class="edu">
            <h2>Education</h2>
            <div class="item">
                <div class="photo">
                  <div>
                    <img src="images/umich.png" alt="UMich Logo" />
                    <span>
                        Aug 2022 <br>
                        &#9662;<br>
                        Apr 2024
                        </span>
                      </div>
                    </div>
                    <div class="details">
                      <div>
                        <h2>University of Michigan, Ann Arbor, MI</h2>
                        <h2>Master of Science in Electrical & Computer Engineering (Intergrated Circuit and VLSI track)</h2>
                        <ul>
                            <li>Relevant course: VLSI Design I, Monolith Amplifier Circuits, Computer Architecture, Programming I, VLSI for ML and Wireless Comm</li>
                        </ul>
                        </div>
                </div>
            </div>
            <div class="item">
                <div class="photo">
                  <div>
                    <img src="images/liver.jpeg" alt="liverpool Logo" />
                    <span>
                        Aug 2018 <br>
                        &#9662;<br>
                        Aug 2022
                        </span>
                      </div>
                    </div>
                    <div class="details">
                      <div>
                        <h2>University of Liverpool, UK</h2>
                        <h2>Bachelor of Engineering in Telecommunications Engineering, First Class, GPA: 3.86/4.0</h2>
                        <ul>
                            <li>Honors & Awards: Outstanding Student (2020), University Academic Excellence Award (Top 5%, Year 2020/2021)</li>
                        </ul>
                        </div>
                </div>
            </div>
        </div>
        <div class="container">       
            <div>
                <h2>Skills</h2>
                <p>Technical: Python, Cadence Virtuoso, System Verilog, Verilog, C, MATLAB, LaTeX, ARM assembly language, Advanced Design System (ADS), Origin, LTspice, AHDL, Microsoft Office</p>
                <p>Languages: Mandarin (Native), English (Advanced)</p>
            </div>
            <div>
                <h2>A Two-staged 16-bit RISC Processor Integrated with a Fully Customized Near-Memory Computing SRAM, Umich</h2>
                <ol>
                    <li>Finished schematics, layout design and verification for a 16-bit 2-staged pipelined RISC processor including a Register file, a logarithmic
                        shifter, and ALU with Carry-Select Adder</li>
                    <li>Using Innovus for APR and physical design of the RISC Processor, complete chip-level integration of subblock and pad ring</li>
                    <li>Designed an in/near-memory compute SRAM with Bit-Serial Logic/Arithmetic Operations for in/near-memory Computing</li>
                </ol>
                </div>
                <div>
                <h2>An R10K-style, Two-way superscalar, RISC-V Processor, UMich</h2>
                <ol>
                    <li>Designed and synthesized a MIPS R10K style renaming, Out-of-Order microprocessor supporting RISC-V ISA</li>
                    <li>Implemented 2-way superscalar with branch prediction, Load and Store Queue and Victim Caches</li>
                    <li>Validated and integrated components such as I-cache, D-cache, Reservation Station, Reorder Buffer, Physical Register File, Free List</li>
                    <li>Completed the project with System Verilog, synthesized under 20ns clock period with average CPI=3.4</li>
                </ol>
                </div>
                <div>
                <h2>An Automatic Gain Control (AGC) Amplifier for Ultra Wideband Applications, UMich</h2>
                <ol>
                    <li>Designed an AGC system consisting of Variable Gain Amplifier (VGA), Peak Detector, Error Amplifier, Loop Filter and Bandgap Voltage Reference using Cadence Virtuoso in CMOS IBM 130nm process with 2.84mW power consumption</li>
                    <li>Achieved the VGA performance with 26.5dB gain range and 460MHZ bandwidth, the 2-stage operational amplifier with 53dB gain, 102.52MHz GBW and 60.325Â° phase margin under miller compensation</li>
                    <li>Analyzed and calculated transistor sizing by specification and opeartion mode, compressed the AGC system overall gain to be stable with the closed-loop feedback to the control voltage of VGA</li>
                </ol>
                </div>
        </div>
        <div>
            <a href="file/Zheng_Han_resume.pdf">Download Resume</a>
            <!--  download="Zheng_Han_resume.pdf" -->
        </div>
    </main>
    <footer>
        <p class="thanks">
          Thanks for visiting! <i></i>
        </p>
        <a href="#main-content">Back to Top</a>
    </footer>
    <script src="dist/js/lightbox-plus-jquery.js"></script>
    <script src="https://kit.fontawesome.com/0f891d3f87.js" crossorigin="anonymous"></script>
</body>
</html>