{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724803906862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724803906862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 18:11:46 2024 " "Processing started: Tue Aug 27 18:11:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724803906862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803906862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_measurement -c frequency_measurement " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_measurement -c frequency_measurement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803906862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724803907132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724803907132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "Selector.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/Selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb_tb " "Found entity 1: multiplier_nb_tb" {  } { { "multiplier_nb_tb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb_tb " "Found entity 1: full_subtractor_nb_tb" {  } { { "full_subtractor_nb_tb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_nb_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_1b " "Found entity 1: full_subtractor_1b" {  } { { "full_subtractor_1b.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb_tb " "Found entity 1: full_adder_nb_tb" {  } { { "full_adder_nb_tb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_nb_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1b " "Found entity 1: full_adder_1b" {  } { { "full_adder_1b.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb " "Found entity 1: multiplier_nb" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb " "Found entity 1: full_subtractor_nb" {  } { { "full_subtractor_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb " "Found entity 1: full_adder_nb" {  } { { "full_adder_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724803912799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_measurement.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_measurement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_measurement " "Found entity 1: frequency_measurement" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop1.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop1 " "Found entity 1: FlipFlop1" {  } { { "FlipFlop1.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/FlipFlop1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop2.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop2 " "Found entity 1: FlipFlop2" {  } { { "FlipFlop2.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/FlipFlop2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803912799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803912799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_measurement " "Elaborating entity \"frequency_measurement\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724803912831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop1 FlipFlop1:ff1 " "Elaborating entity \"FlipFlop1\" for hierarchy \"FlipFlop1:ff1\"" {  } { { "frequency_measurement.sv" "ff1" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:my_alu\"" {  } { { "frequency_measurement.sv" "my_alu" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.sv(85) " "Verilog HDL assignment warning at ALU.sv(85): truncated value with size 64 to match size of target (32)" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912855 "|frequency_measurement|ALU:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|full_adder_nb:adder_inst " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|full_adder_nb:adder_inst\"" {  } { { "ALU.sv" "adder_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1b ALU:my_alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder " "Elaborating entity \"full_adder_1b\" for hierarchy \"ALU:my_alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder\"" {  } { { "full_adder_nb.sv" "gen_adder\[0\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_nb ALU:my_alu\|full_subtractor_nb:subtractor_inst " "Elaborating entity \"full_subtractor_nb\" for hierarchy \"ALU:my_alu\|full_subtractor_nb:subtractor_inst\"" {  } { { "ALU.sv" "subtractor_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_1b ALU:my_alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor " "Elaborating entity \"full_subtractor_1b\" for hierarchy \"ALU:my_alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor\"" {  } { { "full_subtractor_nb.sv" "gen_subtractor\[0\].subtractor" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_nb ALU:my_alu\|multiplier_nb:multiplier_inst " "Elaborating entity \"multiplier_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\"" {  } { { "ALU.sv" "multiplier_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 31 to match size of target (30)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912888 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 29 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 30 to match size of target (29)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912888 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 28 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 29 to match size of target (28)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912888 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 28 to match size of target (27)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912897 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 27 to match size of target (26)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912897 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 26 to match size of target (25)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912897 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 25 to match size of target (24)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912897 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 24 to match size of target (23)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912897 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 23 to match size of target (22)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912899 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 21 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 22 to match size of target (21)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 21 to match size of target (20)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 20 to match size of target (19)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 19 to match size of target (18)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 18 to match size of target (17)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 17 to match size of target (16)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 16 to match size of target (15)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 15 to match size of target (14)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 14 to match size of target (13)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 13 to match size of target (12)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 12 to match size of target (11)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 11 to match size of target (10)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 10 to match size of target (9)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912900 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 9 to match size of target (8)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 8 to match size of target (7)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 7 to match size of target (6)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 6 to match size of target (5)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 5 to match size of target (4)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 4 to match size of target (3)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 3 to match size of target (2)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 2 to match size of target (1)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803912905 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[1\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[2\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[3\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[4\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[5\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[6\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803912999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[7\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[8\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[9\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[10\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[11\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[12\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[13\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[14\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[15\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[16\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[16\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[16\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[17\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[17\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[17\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[18\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[18\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[18\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[19\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[19\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[19\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[20\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[20\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[20\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[21\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[21\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[21\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[22\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[22\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[22\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[23\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[23\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[23\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[24\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[24\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[24\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[25\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[25\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[25\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[26\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[26\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[26\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[27\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[27\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[27\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[28\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[28\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[28\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[29\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[29\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[29\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[30\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[30\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[30\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[31\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[31\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[31\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ALU:my_alu\|Decoder:decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"ALU:my_alu\|Decoder:decoder_inst\"" {  } { { "ALU.sv" "decoder_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop2 FlipFlop2:ff2 " "Elaborating entity \"FlipFlop2\" for hierarchy \"FlipFlop2:ff2\"" {  } { { "frequency_measurement.sv" "ff2" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803913422 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:my_alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:my_alu\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803914920 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:my_alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:my_alu\|Mod0\"" {  } { { "ALU.sv" "Mod0" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803914920 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724803914920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:my_alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:my_alu\|lpm_divide:Div0\"" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803914966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:my_alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:my_alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803914966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803914966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803914966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803914966 ""}  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724803914966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803914986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803914986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803915003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803915003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803915049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803915049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:my_alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:my_alu\|lpm_divide:Mod0\"" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803915143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:my_alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:my_alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803915143 ""}  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724803915143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803915167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803915167 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724803915543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags_seg\[4\] GND " "Pin \"flags_seg\[4\]\" is stuck at GND" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724803918837 "|frequency_measurement|flags_seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_seg\[5\] GND " "Pin \"flags_seg\[5\]\" is stuck at GND" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724803918837 "|frequency_measurement|flags_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_seg\[6\] GND " "Pin \"flags_seg\[6\]\" is stuck at GND" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724803918837 "|frequency_measurement|flags_seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724803918837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724803918976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/output_files/frequency_measurement.map.smsg " "Generated suppressed messages file C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/output_files/frequency_measurement.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803923619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724803923936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803923936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change_mode\[0\] " "No output dependent on input pin \"change_mode\[0\]\"" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803924115 "|frequency_measurement|change_mode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change_mode\[1\] " "No output dependent on input pin \"change_mode\[1\]\"" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803924115 "|frequency_measurement|change_mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724803924115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4880 " "Implemented 4880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724803924124 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724803924124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4780 " "Implemented 4780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724803924124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724803924124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724803924156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 18:12:04 2024 " "Processing ended: Tue Aug 27 18:12:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724803924156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724803924156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724803924156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803924156 ""}
