#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 21 10:02:38 2025
# Process ID: 17584
# Current directory: C:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.runs/impl_1
# Command line: vivado.exe -log filtro_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source filtro_wrapper.tcl -notrace
# Log file: C:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.runs/impl_1/filtro_wrapper.vdi
# Journal file: C:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source filtro_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aidag/filtroSobel/Sobel'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/aidag/filtroSobel/Sobel/solution1/impl/ip/tmp.srcs/sources_1/ip'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top filtro_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_gpio_0_0/filtro_axi_gpio_0_0.dcp' for cell 'filtro_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_vdma_0_0/filtro_axi_vdma_0_0.dcp' for cell 'filtro_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_image_filter_0_0/filtro_image_filter_0_0.dcp' for cell 'filtro_i/image_filter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_processing_system7_0_0/filtro_processing_system7_0_0.dcp' for cell 'filtro_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_rst_ps7_0_100M_0/filtro_rst_ps7_0_100M_0.dcp' for cell 'filtro_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_xbar_1/filtro_xbar_1.dcp' for cell 'filtro_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_auto_pc_0/filtro_auto_pc_0.dcp' for cell 'filtro_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_processing_system7_0_0/filtro_processing_system7_0_0.xdc] for cell 'filtro_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_processing_system7_0_0/filtro_processing_system7_0_0.xdc] for cell 'filtro_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_vdma_0_0/filtro_axi_vdma_0_0.xdc] for cell 'filtro_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_vdma_0_0/filtro_axi_vdma_0_0.xdc] for cell 'filtro_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_gpio_0_0/filtro_axi_gpio_0_0_board.xdc] for cell 'filtro_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_gpio_0_0/filtro_axi_gpio_0_0_board.xdc] for cell 'filtro_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_gpio_0_0/filtro_axi_gpio_0_0.xdc] for cell 'filtro_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_gpio_0_0/filtro_axi_gpio_0_0.xdc] for cell 'filtro_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_rst_ps7_0_100M_0/filtro_rst_ps7_0_100M_0_board.xdc] for cell 'filtro_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_rst_ps7_0_100M_0/filtro_rst_ps7_0_100M_0_board.xdc] for cell 'filtro_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_rst_ps7_0_100M_0/filtro_rst_ps7_0_100M_0.xdc] for cell 'filtro_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_rst_ps7_0_100M_0/filtro_rst_ps7_0_100M_0.xdc] for cell 'filtro_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/aidag/Downloads/Hackster-master/Hackster-master/Sobel_zybo_z7/block_compile.srcs/constrs_1/new/cosnt.xdc]
WARNING: [Vivado 12-584] No ports matched 'boton'. [C:/Users/aidag/Downloads/Hackster-master/Hackster-master/Sobel_zybo_z7/block_compile.srcs/constrs_1/new/cosnt.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidag/Downloads/Hackster-master/Hackster-master/Sobel_zybo_z7/block_compile.srcs/constrs_1/new/cosnt.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'boton'. [C:/Users/aidag/Downloads/Hackster-master/Hackster-master/Sobel_zybo_z7/block_compile.srcs/constrs_1/new/cosnt.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidag/Downloads/Hackster-master/Hackster-master/Sobel_zybo_z7/block_compile.srcs/constrs_1/new/cosnt.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/aidag/Downloads/Hackster-master/Hackster-master/Sobel_zybo_z7/block_compile.srcs/constrs_1/new/cosnt.xdc]
Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_vdma_0_0/filtro_axi_vdma_0_0_clocks.xdc] for cell 'filtro_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ip/filtro_axi_vdma_0_0/filtro_axi_vdma_0_0_clocks.xdc] for cell 'filtro_i/axi_vdma_0/U0'
Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Users/aidag/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'filtro_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__floating_point_v7_1_5' instantiated as 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U74/image_filter_ap_dadd_3_full_dsp_64_u/U0'. 5 instances of this cell are unresolved black boxes. [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ipshared/ade2/hdl/ip/image_filter_ap_dadd_3_full_dsp_64.vhd:204]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'floating_point_v7_1_5_HD1' instantiated as 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_sitotde_U79/image_filter_ap_sitodp_4_no_dsp_32_u/U0' [c:/Users/aidag/filtroSobel/p1/vivado/filtro/filtro.srcs/sources_1/bd/filtro/ipshared/ade2/hdl/ip/image_filter_ap_sitodp_4_no_dsp_32.vhd:199]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 786.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

17 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 786.008 ; gain = 409.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U74/image_filter_ap_dadd_3_full_dsp_64_u/U0' of type 'filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__floating_point_v7_1_5' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_daddrcU_U75/image_filter_ap_dadd_3_full_dsp_64_u/U0' of type 'filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__floating_point_v7_1_5' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_dmulsc4_U76/image_filter_ap_dmul_4_max_dsp_64_u/U0' of type 'filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__floating_point_v7_1_5' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_dmulsc4_U77/image_filter_ap_dmul_4_max_dsp_64_u/U0' of type 'filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__floating_point_v7_1_5' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_sitotde_U78/image_filter_ap_sitodp_4_no_dsp_32_u/U0' of type 'filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__filtro_image_filter_0_0__floating_point_v7_1_5' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'filtro_i/image_filter_0/inst/AddWeighted_U0/image_filter_sitotde_U79/image_filter_ap_sitodp_4_no_dsp_32_u/U0' of type 'floating_point_v7_1_5_HD1' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 6 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 789.418 ; gain = 3.410
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 3 Warnings, 4 Critical Warnings and 7 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 10:03:15 2025...
