$date
	Sat Mar  1 11:05:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module weight_stationary_pe $end
$var wire 1 ! clk $end
$var wire 16 " input_in [15:0] $end
$var wire 1 # load_weight $end
$var wire 16 $ psum_in [15:0] $end
$var wire 1 % reset $end
$var wire 1 & valid $end
$var wire 16 ' weight [15:0] $end
$var parameter 32 ( DATA_WIDTH $end
$var reg 16 ) input_out [15:0] $end
$var reg 16 * psum_out [15:0] $end
$var reg 16 + weight_reg [15:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 (
$end
#0
$dumpvars
bx +
bx *
bx )
bz '
z&
z%
bz $
z#
bz "
1!
$end
#5
0!
#10
b0 +
b0 *
b0 )
1!
b0 $
b0 '
b0 "
0&
0#
1%
#15
0!
#20
b1010 +
1!
b1010 '
1#
0%
#25
0!
#30
b101 )
b110100 *
1!
1&
b10 $
b101 "
0#
#35
0!
#40
1!
0&
#45
0!
#50
b11 )
b100010 *
1!
1&
b100 $
b11 "
#55
0!
#60
1!
0&
#65
0!
#71
