{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637212559578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637212559578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 21:15:59 2021 " "Processing started: Wed Nov 17 21:15:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637212559578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212559578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212559578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637212559958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637212559958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write Write regfile.v(4) " "Verilog HDL Declaration information at regfile.v(4): object \"write\" differs only in case from object \"Write\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 3 3 " "Found 3 design units, including 3 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566498 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566498 ""} { "Info" "ISGN_ENTITY_NAME" "3 flip " "Found entity 3: flip" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212566498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_top.v 4 4 " "Found 4 design units, including 4 entities, in source file lab5_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_top " "Found entity 1: lab5_top" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566508 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566508 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566508 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loada LoadA datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loada\" differs only in case from object \"LoadA\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadb LoadB datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loadb\" differs only in case from object \"LoadB\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loadc LoadC datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loadc\" differs only in case from object \"LoadC\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "loads LoadS datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"loads\" differs only in case from object \"LoadS\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shift Shift datapath.v(4) " "Verilog HDL Declaration information at datapath.v(4): object \"shift\" differs only in case from object \"Shift\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566508 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "datapath.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637212566508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212566508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_top " "Elaborating entity \"lab5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637212566528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "lab5_top.v" "IN" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:DATA " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:DATA\"" {  } { { "lab5_top.v" "DATA" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:CTRL " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:CTRL\"" {  } { { "lab5_top.v" "CTRL" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "lab5_top.v" "DP" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE datapath:DP\|vDFFE:LoadA " "Elaborating entity \"vDFFE\" for hierarchy \"datapath:DP\|vDFFE:LoadA\"" {  } { { "datapath.v" "LoadA" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE datapath:DP\|vDFFE:LoadS " "Elaborating entity \"vDFFE\" for hierarchy \"datapath:DP\|vDFFE:LoadS\"" {  } { { "datapath.v" "LoadS" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566538 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(25) " "Verilog HDL Case Statement information at regfile.v(25): all case item expressions in this case statement are onehot" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637212566538 "|lab5_top|datapath:DP|regfile:REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip datapath:DP\|regfile:REGFILE\|flip:r0 " "Elaborating entity \"flip\" for hierarchy \"datapath:DP\|regfile:REGFILE\|flip:r0\"" {  } { { "regfile.v" "r0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec datapath:DP\|regfile:REGFILE\|Dec:Write " "Elaborating entity \"Dec\" for hierarchy \"datapath:DP\|regfile:REGFILE\|Dec:Write\"" {  } { { "regfile.v" "Write" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(58) " "Verilog HDL assignment warning at regfile.v(58): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/regfile.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637212566548 "|lab5_top|datapath:DP|regfile:REGFILE|Dec:Write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:DP\|shifter:Shift " "Elaborating entity \"shifter\" for hierarchy \"datapath:DP\|shifter:Shift\"" {  } { { "datapath.v" "Shift" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab5_top.v" "H0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212566548 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637212567058 "|lab5_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637212567058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637212567118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/output_files/lab5_top.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/output_files/lab5_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212567338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637212567438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637212567438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637212567478 "|lab5_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637212567478 "|lab5_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab5_top.v" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab5/lab5_top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637212567478 "|lab5_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637212567478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "449 " "Implemented 449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637212567478 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637212567478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "382 " "Implemented 382 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637212567478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637212567478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637212567498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 21:16:07 2021 " "Processing ended: Wed Nov 17 21:16:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637212567498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637212567498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637212567498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637212567498 ""}
