[options]
mode prove
depth 8


[engines]
smtbmc yices

[script]
read_verilog -sv -DFIXEDPOINTADDSUB -formal template_formal.v
prep -top FixedPointAddSub

[files]
template_formal.v
