

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4'
================================================================
* Date:           Tue Feb 25 14:23:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1298|     1298|  12.980 us|  12.980 us|  1298|  1298|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4  |     1296|     1296|         2|          1|          1|  1296|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [tools.cpp:62->top.cpp:46]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [tools.cpp:59->top.cpp:46]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [tools.cpp:56->top.cpp:46]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten73 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten94 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv_a, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add17_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add17_i"   --->   Operation 13 'read' 'add17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add22_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add22_i"   --->   Operation 14 'read' 'add22_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bound58_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound58"   --->   Operation 15 'read' 'bound58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%div12_i_cast_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %div12_i_cast"   --->   Operation 16 'read' 'div12_i_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound65_read = read i92 @_ssdm_op_Read.ap_auto.i92, i92 %bound65"   --->   Operation 17 'read' 'bound65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound78_read = read i120 @_ssdm_op_Read.ap_auto.i120, i120 %bound78"   --->   Operation 18 'read' 'bound78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.36ns)   --->   "%store_ln0 = store i120 0, i120 %indvar_flatten94"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 20 [1/1] (0.36ns)   --->   "%store_ln0 = store i92 0, i92 %indvar_flatten73"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 21 [1/1] (0.36ns)   --->   "%store_ln56 = store i32 0, i32 %y" [tools.cpp:56->top.cpp:46]   --->   Operation 21 'store' 'store_ln56' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 22 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten60"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 23 [1/1] (0.36ns)   --->   "%store_ln59 = store i32 0, i32 %x" [tools.cpp:59->top.cpp:46]   --->   Operation 23 'store' 'store_ln59' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%store_ln62 = store i28 0, i28 %k" [tools.cpp:62->top.cpp:46]   --->   Operation 24 'store' 'store_ln62' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body15.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.96>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_2 = load i28 %k" [tools.cpp:62->top.cpp:46]   --->   Operation 26 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i60 %indvar_flatten60" [tools.cpp:59->top.cpp:46]   --->   Operation 27 'load' 'indvar_flatten60_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten73_load = load i92 %indvar_flatten73" [tools.cpp:56->top.cpp:46]   --->   Operation 28 'load' 'indvar_flatten73_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten94_load = load i120 %indvar_flatten94" [tools.cpp:53->top.cpp:46]   --->   Operation 29 'load' 'indvar_flatten94_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.26ns)   --->   "%icmp_ln53 = icmp_eq  i120 %indvar_flatten94_load, i120 %bound78_read" [tools.cpp:53->top.cpp:46]   --->   Operation 30 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.26ns)   --->   "%add_ln53 = add i120 %indvar_flatten94_load, i120 1" [tools.cpp:53->top.cpp:46]   --->   Operation 31 'add' 'add_ln53' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc33.i.loopexit, void %_Z11SamePaddingRN3hls6streamI7ap_uintILi128EELi0EEES4_jjjjb.exit.loopexit.exitStub" [tools.cpp:53->top.cpp:46]   --->   Operation 32 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_load = load i32 %x" [tools.cpp:56->top.cpp:46]   --->   Operation 33 'load' 'x_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [tools.cpp:53->top.cpp:46]   --->   Operation 34 'load' 'y_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1296, i64 1296, i64 1296"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.11ns)   --->   "%icmp_ln56 = icmp_eq  i92 %indvar_flatten73_load, i92 %bound65_read" [tools.cpp:56->top.cpp:46]   --->   Operation 37 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln53)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.21ns)   --->   "%select_ln53 = select i1 %icmp_ln56, i32 0, i32 %y_load" [tools.cpp:53->top.cpp:46]   --->   Operation 38 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln62 = icmp_eq  i28 %div12_i_cast_read, i28 0" [tools.cpp:62->top.cpp:46]   --->   Operation 39 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%icmp_ln62_1 = icmp_eq  i28 %k_2, i28 %div12_i_cast_read" [tools.cpp:62->top.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln53_1 = select i1 %icmp_ln56, i1 %icmp_ln62, i1 %icmp_ln62_1" [tools.cpp:53->top.cpp:46]   --->   Operation 41 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.94ns)   --->   "%icmp_ln59 = icmp_eq  i60 %bound58_read, i60 0" [tools.cpp:59->top.cpp:46]   --->   Operation 42 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.94ns)   --->   "%icmp_ln59_1 = icmp_eq  i60 %indvar_flatten60_load, i60 %bound58_read" [tools.cpp:59->top.cpp:46]   --->   Operation 43 'icmp' 'icmp_ln59_1' <Predicate = (!icmp_ln53)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.25ns)   --->   "%select_ln53_2 = select i1 %icmp_ln56, i1 %icmp_ln59, i1 %icmp_ln59_1" [tools.cpp:53->top.cpp:46]   --->   Operation 44 'select' 'select_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.79ns)   --->   "%y_2 = add i32 %select_ln53, i32 1" [tools.cpp:56->top.cpp:46]   --->   Operation 45 'add' 'y_2' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.11ns)   --->   "%or_ln56 = or i1 %select_ln53_2, i1 %icmp_ln56" [tools.cpp:56->top.cpp:46]   --->   Operation 46 'or' 'or_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.21ns)   --->   "%select_ln56 = select i1 %or_ln56, i32 0, i32 %x_load" [tools.cpp:56->top.cpp:46]   --->   Operation 47 'select' 'select_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %select_ln53_2, i1 %icmp_ln62, i1 %select_ln53_1" [tools.cpp:56->top.cpp:46]   --->   Operation 48 'select' 'select_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.21ns)   --->   "%select_ln56_2 = select i1 %select_ln53_2, i32 %y_2, i32 %select_ln53" [tools.cpp:56->top.cpp:46]   --->   Operation 49 'select' 'select_ln56_2' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%x_2 = add i32 %select_ln56, i32 1" [tools.cpp:59->top.cpp:46]   --->   Operation 50 'add' 'x_2' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.21ns)   --->   "%select_ln59 = select i1 %select_ln56_1, i32 %x_2, i32 %select_ln56" [tools.cpp:59->top.cpp:46]   --->   Operation 51 'select' 'select_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%cmp20_i = icmp_eq  i32 %select_ln56_2, i32 0" [tools.cpp:56->top.cpp:46]   --->   Operation 52 'icmp' 'cmp20_i' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%ult = icmp_ult  i32 %select_ln56_2, i32 %add22_i_read" [tools.cpp:56->top.cpp:46]   --->   Operation 53 'icmp' 'ult' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%rev = xor i1 %ult, i1 1" [tools.cpp:56->top.cpp:46]   --->   Operation 54 'xor' 'rev' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%tmp10 = or i1 %cmp20_i, i1 %rev" [tools.cpp:56->top.cpp:46]   --->   Operation 55 'or' 'tmp10' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%cmp16_i = icmp_eq  i32 %select_ln59, i32 0" [tools.cpp:59->top.cpp:46]   --->   Operation 56 'icmp' 'cmp16_i' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%ult11 = icmp_ult  i32 %select_ln59, i32 %add17_i_read" [tools.cpp:59->top.cpp:46]   --->   Operation 57 'icmp' 'ult11' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%rev12 = xor i1 %ult11, i1 1" [tools.cpp:59->top.cpp:46]   --->   Operation 58 'xor' 'rev12' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node brmerge10_i)   --->   "%tmp9 = or i1 %rev12, i1 %cmp16_i" [tools.cpp:59->top.cpp:46]   --->   Operation 59 'or' 'tmp9' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.11ns) (out node of the LUT)   --->   "%brmerge10_i = or i1 %tmp9, i1 %tmp10" [tools.cpp:59->top.cpp:46]   --->   Operation 60 'or' 'brmerge10_i' <Predicate = (!icmp_ln53)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:62->top.cpp:46]   --->   Operation 61 'specpipeline' 'specpipeline_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.36ns)   --->   "%br_ln65 = br i1 %brmerge10_i, void %if.else.i, void %for.inc.i11" [tools.cpp:65->top.cpp:46]   --->   Operation 62 'br' 'br_ln65' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln62 = add i28 %k_2, i28 1" [tools.cpp:62->top.cpp:46]   --->   Operation 63 'add' 'add_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%or_ln62 = or i1 %select_ln56_1, i1 %select_ln53_2" [tools.cpp:62->top.cpp:46]   --->   Operation 64 'or' 'or_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node k_3)   --->   "%or_ln62_1 = or i1 %or_ln62, i1 %icmp_ln56" [tools.cpp:62->top.cpp:46]   --->   Operation 65 'or' 'or_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.30ns) (out node of the LUT)   --->   "%k_3 = select i1 %or_ln62_1, i28 1, i28 %add_ln62" [tools.cpp:62->top.cpp:46]   --->   Operation 66 'select' 'k_3' <Predicate = (!icmp_ln53)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.94ns)   --->   "%add_ln59_1 = add i60 %indvar_flatten60_load, i60 1" [tools.cpp:59->top.cpp:46]   --->   Operation 67 'add' 'add_ln59_1' <Predicate = (!icmp_ln53)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln59_1 = select i1 %or_ln56, i60 1, i60 %add_ln59_1" [tools.cpp:59->top.cpp:46]   --->   Operation 68 'select' 'select_ln59_1' <Predicate = (!icmp_ln53)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.11ns)   --->   "%add_ln56_1 = add i92 %indvar_flatten73_load, i92 1" [tools.cpp:56->top.cpp:46]   --->   Operation 69 'add' 'add_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.34ns)   --->   "%select_ln56_3 = select i1 %icmp_ln56, i92 1, i92 %add_ln56_1" [tools.cpp:56->top.cpp:46]   --->   Operation 70 'select' 'select_ln56_3' <Predicate = (!icmp_ln53)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.36ns)   --->   "%store_ln53 = store i120 %add_ln53, i120 %indvar_flatten94" [tools.cpp:53->top.cpp:46]   --->   Operation 71 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 72 [1/1] (0.36ns)   --->   "%store_ln56 = store i92 %select_ln56_3, i92 %indvar_flatten73" [tools.cpp:56->top.cpp:46]   --->   Operation 72 'store' 'store_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 73 [1/1] (0.36ns)   --->   "%store_ln56 = store i32 %select_ln56_2, i32 %y" [tools.cpp:56->top.cpp:46]   --->   Operation 73 'store' 'store_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 74 [1/1] (0.36ns)   --->   "%store_ln59 = store i60 %select_ln59_1, i60 %indvar_flatten60" [tools.cpp:59->top.cpp:46]   --->   Operation 74 'store' 'store_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 75 [1/1] (0.36ns)   --->   "%store_ln59 = store i32 %select_ln59, i32 %x" [tools.cpp:59->top.cpp:46]   --->   Operation 75 'store' 'store_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 76 [1/1] (0.36ns)   --->   "%store_ln62 = store i28 %k_3, i28 %k" [tools.cpp:62->top.cpp:46]   --->   Operation 76 'store' 'store_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.36>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.28>
ST_3 : Operation 77 [1/1] (1.46ns)   --->   "%conv_a_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv_a" [tools.cpp:71->top.cpp:46]   --->   Operation 77 'read' 'conv_a_read' <Predicate = (!icmp_ln53 & !brmerge10_i)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_3 : Operation 78 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc.i11"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln53 & !brmerge10_i)> <Delay = 0.36>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%outData = phi i128 %conv_a_read, void %if.else.i, i128 0, void %for.inc33.i.loopexit" [tools.cpp:71->top.cpp:46]   --->   Operation 79 'phi' 'outData' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.45ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %conv3_samepad, i128 %outData" [tools.cpp:73->top.cpp:46]   --->   Operation 80 'write' 'write_ln73' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body15.i" [tools.cpp:62->top.cpp:46]   --->   Operation 81 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound78]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_samepad]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bound65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div12_i_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add22_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add17_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0110]
x                     (alloca           ) [ 0110]
indvar_flatten60      (alloca           ) [ 0110]
y                     (alloca           ) [ 0110]
indvar_flatten73      (alloca           ) [ 0110]
indvar_flatten94      (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
add17_i_read          (read             ) [ 0110]
add22_i_read          (read             ) [ 0110]
bound58_read          (read             ) [ 0110]
div12_i_cast_read     (read             ) [ 0110]
bound65_read          (read             ) [ 0110]
bound78_read          (read             ) [ 0110]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln56            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln62            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
k_2                   (load             ) [ 0000]
indvar_flatten60_load (load             ) [ 0000]
indvar_flatten73_load (load             ) [ 0000]
indvar_flatten94_load (load             ) [ 0000]
icmp_ln53             (icmp             ) [ 0111]
add_ln53              (add              ) [ 0000]
br_ln53               (br               ) [ 0000]
x_load                (load             ) [ 0000]
y_load                (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln56             (icmp             ) [ 0000]
select_ln53           (select           ) [ 0000]
icmp_ln62             (icmp             ) [ 0000]
icmp_ln62_1           (icmp             ) [ 0000]
select_ln53_1         (select           ) [ 0000]
icmp_ln59             (icmp             ) [ 0000]
icmp_ln59_1           (icmp             ) [ 0000]
select_ln53_2         (select           ) [ 0000]
y_2                   (add              ) [ 0000]
or_ln56               (or               ) [ 0000]
select_ln56           (select           ) [ 0000]
select_ln56_1         (select           ) [ 0000]
select_ln56_2         (select           ) [ 0000]
x_2                   (add              ) [ 0000]
select_ln59           (select           ) [ 0000]
cmp20_i               (icmp             ) [ 0000]
ult                   (icmp             ) [ 0000]
rev                   (xor              ) [ 0000]
tmp10                 (or               ) [ 0000]
cmp16_i               (icmp             ) [ 0000]
ult11                 (icmp             ) [ 0000]
rev12                 (xor              ) [ 0000]
tmp9                  (or               ) [ 0000]
brmerge10_i           (or               ) [ 0111]
specpipeline_ln62     (specpipeline     ) [ 0000]
br_ln65               (br               ) [ 0111]
add_ln62              (add              ) [ 0000]
or_ln62               (or               ) [ 0000]
or_ln62_1             (or               ) [ 0000]
k_3                   (select           ) [ 0000]
add_ln59_1            (add              ) [ 0000]
select_ln59_1         (select           ) [ 0000]
add_ln56_1            (add              ) [ 0000]
select_ln56_3         (select           ) [ 0000]
store_ln53            (store            ) [ 0000]
store_ln56            (store            ) [ 0000]
store_ln56            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln62            (store            ) [ 0000]
conv_a_read           (read             ) [ 0000]
br_ln0                (br               ) [ 0000]
outData               (phi              ) [ 0101]
write_ln73            (write            ) [ 0000]
br_ln62               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound78">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound78"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_samepad">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_samepad"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bound65">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound65"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="div12_i_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div12_i_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bound58">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add22_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add22_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add17_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add17_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_a">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_a"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i92"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i120"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="k_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten60_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten60/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten73_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten73/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten94_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten94/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add17_i_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add17_i_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add22_i_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add22_i_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="bound58_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="60" slack="0"/>
<pin id="110" dir="0" index="1" bw="60" slack="0"/>
<pin id="111" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound58_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="div12_i_cast_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="28" slack="0"/>
<pin id="117" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div12_i_cast_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bound65_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="92" slack="0"/>
<pin id="122" dir="0" index="1" bw="92" slack="0"/>
<pin id="123" dir="1" index="2" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound65_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bound78_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="120" slack="0"/>
<pin id="128" dir="0" index="1" bw="120" slack="0"/>
<pin id="129" dir="1" index="2" bw="120" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound78_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_a_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="0"/>
<pin id="135" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_a_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln73_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="0" index="2" bw="128" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="outData_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="128" slack="1"/>
<pin id="147" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="outData (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="outData_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="128" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outData/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="120" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="92" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln56_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="60" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln59_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln62_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="28" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="k_2_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="28" slack="1"/>
<pin id="190" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten60_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="60" slack="1"/>
<pin id="193" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten60_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten73_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="92" slack="1"/>
<pin id="196" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten73_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten94_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="120" slack="1"/>
<pin id="199" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten94_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln53_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="120" slack="0"/>
<pin id="202" dir="0" index="1" bw="120" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln53_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="120" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="x_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="y_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln56_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="92" slack="0"/>
<pin id="219" dir="0" index="1" bw="92" slack="1"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln53_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln62_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="28" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln62_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="28" slack="0"/>
<pin id="237" dir="0" index="1" bw="28" slack="1"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln53_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln59_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="60" slack="1"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln59_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="60" slack="0"/>
<pin id="255" dir="0" index="1" bw="60" slack="1"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln53_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="y_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln56_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln56_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln56_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln56_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="x_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln59_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="cmp20_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp20_i/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="ult_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="rev_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp10_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="cmp16_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp16_i/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ult11_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult11/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="rev12_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev12/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="brmerge10_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge10_i/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln62_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="28" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln62_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln62_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="k_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="28" slack="0"/>
<pin id="390" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln59_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="60" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln59_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="60" slack="0"/>
<pin id="404" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln56_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="92" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln56_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="92" slack="0"/>
<pin id="418" dir="1" index="3" bw="92" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_3/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln53_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="120" slack="0"/>
<pin id="424" dir="0" index="1" bw="120" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln56_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="92" slack="0"/>
<pin id="429" dir="0" index="1" bw="92" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln56_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln59_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="60" slack="0"/>
<pin id="439" dir="0" index="1" bw="60" slack="1"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln59_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln62_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="28" slack="0"/>
<pin id="449" dir="0" index="1" bw="28" slack="1"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="k_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="28" slack="0"/>
<pin id="454" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="459" class="1005" name="x_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten60_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="60" slack="0"/>
<pin id="468" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten60 "/>
</bind>
</comp>

<comp id="473" class="1005" name="y_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="480" class="1005" name="indvar_flatten73_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="92" slack="0"/>
<pin id="482" dir="1" index="1" bw="92" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten73 "/>
</bind>
</comp>

<comp id="487" class="1005" name="indvar_flatten94_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="120" slack="0"/>
<pin id="489" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten94 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add17_i_read_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add17_i_read "/>
</bind>
</comp>

<comp id="499" class="1005" name="add22_i_read_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add22_i_read "/>
</bind>
</comp>

<comp id="504" class="1005" name="bound58_read_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="60" slack="1"/>
<pin id="506" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="bound58_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="div12_i_cast_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="28" slack="1"/>
<pin id="512" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="div12_i_cast_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="bound65_read_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="92" slack="1"/>
<pin id="518" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="bound65_read "/>
</bind>
</comp>

<comp id="521" class="1005" name="bound78_read_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="120" slack="1"/>
<pin id="523" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="bound78_read "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln53_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="530" class="1005" name="brmerge10_i_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge10_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="132" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="149" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="194" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="214" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="188" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="217" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="230" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="191" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="217" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="248" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="222" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="258" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="217" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="211" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="258" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="230" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="240" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="258" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="266" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="222" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="278" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="286" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="278" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="294" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="294" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="316" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="308" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="22" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="308" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="339" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="333" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="188" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="286" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="258" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="217" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="368" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="191" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="272" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="62" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="394" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="194" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="64" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="217" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="205" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="414" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="294" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="400" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="308" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="386" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="72" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="462"><net_src comp="76" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="469"><net_src comp="80" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="476"><net_src comp="84" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="483"><net_src comp="88" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="490"><net_src comp="92" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="497"><net_src comp="96" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="502"><net_src comp="102" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="507"><net_src comp="108" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="513"><net_src comp="114" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="519"><net_src comp="120" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="524"><net_src comp="126" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="529"><net_src comp="200" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="362" pin="2"/><net_sink comp="530" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_samepad | {3 }
 - Input state : 
	Port: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 : bound78 | {1 }
	Port: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 : bound65 | {1 }
	Port: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 : div12_i_cast | {1 }
	Port: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 : bound58 | {1 }
	Port: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 : add22_i | {1 }
	Port: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 : add17_i | {1 }
	Port: top_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_56_2_VITIS_LOOP_59_3_VITIS_LOOP_62_4 : conv_a | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln56 : 1
		store_ln0 : 1
		store_ln59 : 1
		store_ln62 : 1
	State 2
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		icmp_ln56 : 1
		select_ln53 : 2
		icmp_ln62_1 : 1
		select_ln53_1 : 2
		icmp_ln59_1 : 1
		select_ln53_2 : 2
		y_2 : 3
		or_ln56 : 3
		select_ln56 : 3
		select_ln56_1 : 3
		select_ln56_2 : 4
		x_2 : 4
		select_ln59 : 5
		cmp20_i : 5
		ult : 5
		rev : 6
		tmp10 : 6
		cmp16_i : 6
		ult11 : 6
		rev12 : 7
		tmp9 : 7
		brmerge10_i : 7
		br_ln65 : 7
		add_ln62 : 1
		or_ln62 : 4
		or_ln62_1 : 4
		k_3 : 4
		add_ln59_1 : 1
		select_ln59_1 : 3
		add_ln56_1 : 1
		select_ln56_3 : 2
		store_ln53 : 2
		store_ln56 : 3
		store_ln56 : 5
		store_ln59 : 4
		store_ln59 : 6
		store_ln62 : 5
	State 3
		outData : 1
		write_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln53_fu_200       |    0    |   127   |
|          |        icmp_ln56_fu_217       |    0    |    99   |
|          |        icmp_ln62_fu_230       |    0    |    35   |
|          |       icmp_ln62_1_fu_235      |    0    |    35   |
|   icmp   |        icmp_ln59_fu_248       |    0    |    67   |
|          |       icmp_ln59_1_fu_253      |    0    |    67   |
|          |         cmp20_i_fu_316        |    0    |    39   |
|          |           ult_fu_322          |    0    |    39   |
|          |         cmp16_i_fu_339        |    0    |    39   |
|          |          ult11_fu_345         |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |        add_ln53_fu_205        |    0    |   127   |
|          |           y_2_fu_266          |    0    |    39   |
|    add   |           x_2_fu_302          |    0    |    39   |
|          |        add_ln62_fu_368        |    0    |    35   |
|          |       add_ln59_1_fu_394       |    0    |    67   |
|          |       add_ln56_1_fu_408       |    0    |    99   |
|----------|-------------------------------|---------|---------|
|          |       select_ln53_fu_222      |    0    |    32   |
|          |      select_ln53_1_fu_240     |    0    |    2    |
|          |      select_ln53_2_fu_258     |    0    |    2    |
|          |       select_ln56_fu_278      |    0    |    32   |
|  select  |      select_ln56_1_fu_286     |    0    |    2    |
|          |      select_ln56_2_fu_294     |    0    |    32   |
|          |       select_ln59_fu_308      |    0    |    32   |
|          |           k_3_fu_386          |    0    |    28   |
|          |      select_ln59_1_fu_400     |    0    |    58   |
|          |      select_ln56_3_fu_414     |    0    |    84   |
|----------|-------------------------------|---------|---------|
|          |         or_ln56_fu_272        |    0    |    2    |
|          |          tmp10_fu_333         |    0    |    2    |
|    or    |          tmp9_fu_356          |    0    |    2    |
|          |       brmerge10_i_fu_362      |    0    |    2    |
|          |         or_ln62_fu_374        |    0    |    2    |
|          |        or_ln62_1_fu_380       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    xor   |           rev_fu_327          |    0    |    2    |
|          |          rev12_fu_350         |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    add17_i_read_read_fu_96    |    0    |    0    |
|          |    add22_i_read_read_fu_102   |    0    |    0    |
|          |    bound58_read_read_fu_108   |    0    |    0    |
|   read   | div12_i_cast_read_read_fu_114 |    0    |    0    |
|          |    bound65_read_read_fu_120   |    0    |    0    |
|          |    bound78_read_read_fu_126   |    0    |    0    |
|          |    conv_a_read_read_fu_132    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln73_write_fu_138    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1312  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add17_i_read_reg_494  |   32   |
|   add22_i_read_reg_499  |   32   |
|   bound58_read_reg_504  |   60   |
|   bound65_read_reg_516  |   92   |
|   bound78_read_reg_521  |   120  |
|   brmerge10_i_reg_530   |    1   |
|div12_i_cast_read_reg_510|   28   |
|    icmp_ln53_reg_526    |    1   |
| indvar_flatten60_reg_466|   60   |
| indvar_flatten73_reg_480|   92   |
| indvar_flatten94_reg_487|   120  |
|        k_reg_452        |   28   |
|     outData_reg_145     |   128  |
|        x_reg_459        |   32   |
|        y_reg_473        |   32   |
+-------------------------+--------+
|          Total          |   858  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1312  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   858  |    -   |
+-----------+--------+--------+
|   Total   |   858  |  1312  |
+-----------+--------+--------+
