<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_32kx16x8_mb2" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2018 01 18 18:38:14.597" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_32kx16x8_mb2.lpc" type="lpc" modified="2018 01 18 18:38:11.000"/>
		<File name="fifo_32kx16x8_mb2.vhd" type="top_level_vhdl" modified="2018 01 18 18:38:11.000"/>
		<File name="fifo_32kx16x8_mb2_tmpl.vhd" type="template_vhdl" modified="2018 01 18 18:38:11.000"/>
		<File name="tb_fifo_32kx16x8_mb2_tmpl.vhd" type="testbench_vhdl" modified="2018 01 18 18:38:11.000"/>
  </Package>
</DiamondModule>
