# org_verilog
Generate verilog logic code by emacs org-mode

usage:
  perl bin/org_verilog.pl -i doc/demo.json
 

![org](https://github.com/stephen0921/org_verilog/edit/master/image/org.PNG)

![verilog](https://github.com/stephen0921/org_verilog/edit/master/image/verilog.PNG)
