$date
	Thu Sep 22 15:57:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module compare4_tb $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 # e $end
$var wire 1 " g $end
$var wire 1 ! l $end
$var wire 1 ( l2 $end
$var wire 1 ) l1 $end
$var wire 1 * g2 $end
$var wire 1 + g1 $end
$var wire 1 , e2 $end
$var wire 1 - e1 $end
$scope module stage0 $end
$var wire 2 . a0 [1:0] $end
$var wire 2 / b0 [1:0] $end
$var wire 1 - e0 $end
$var wire 1 + g0 $end
$var wire 1 ) l0 $end
$var wire 2 0 i0 [1:0] $end
$upscope $end
$scope module stage1 $end
$var wire 2 1 a0 [1:0] $end
$var wire 2 2 b0 [1:0] $end
$var wire 1 , e0 $end
$var wire 1 * g0 $end
$var wire 1 ( l0 $end
$var wire 2 3 i0 [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 3
b10 2
b0 1
b11 0
b10 /
b10 .
1-
0,
0+
0*
0)
1(
b1010 '
b1000 &
b1010 %
b1000 $
0#
0"
1!
$end
#20
0!
0(
1#
1,
b11 3
b1 /
b1 .
b10 1
b110 %
b110 '
b110 $
b110 &
#40
1(
0#
0-
1"
0,
1+
b1 0
b1 3
b0 /
b11 2
b10 .
b1 1
b11 %
b11 '
b1001 $
b1001 &
#60
0"
0(
1#
1-
0+
1,
b11 0
b11 3
b11 /
b11 .
b11 1
b1111 %
b1111 '
b1111 $
b1111 &
#80
1!
1)
1(
0#
0-
0,
b1 0
b1 3
b10 /
b0 .
b1 1
b1011 %
b1011 '
b1 $
b1 &
#100
