Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: BoardLogicHealthcareSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BoardLogicHealthcareSystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BoardLogicHealthcareSystem"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : BoardLogicHealthcareSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\azm4.v" into library work
Parsing module <azm4>.
Analyzing Verilog file "D:\Phase1 Logic Project\Phase1\Full_Adder.v" into library work
Parsing module <Full_Adder>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\mux.v" into library work
Parsing module <mux>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\multiply.v" into library work
Parsing module <multiply>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\azm6.v" into library work
Parsing module <azm6>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\temperatureCalculator.v" into library work
Parsing module <temperatureCalculator>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\temperatureAnalyzer.v" into library work
Parsing module <temperatureAnalyzer>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\bloodTypeClassification.v" into library work
Parsing module <BloodTypeClassification>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\bloodPHAnalyzer.v" into library work
Parsing module <BloodPHAnalyzer>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\azm6_8bit.v" into library work
Parsing module <azm6_8bit>.
Analyzing Verilog file "D:\Phase1 Logic Project\Phase1\pressureAnalizer.v" into library work
Parsing module <PressureAnalyzer>.
Analyzing Verilog file "D:\Phase1 Logic Project\Phase1\parityErrorChecker.v" into library work
Parsing module <ParityErrorChecker>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\temperatureAbnormalityDetector.v" into library work
Parsing module <TemperatureAbnormalityDetector>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\Register7Bit.v" into library work
Parsing module <Register7Bit>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\PressureAbnormalityDetector.v" into library work
Parsing module <PressureAbnormalityDetector>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\InformationController.v" into library work
Parsing module <InformationController>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\fallingDetector.v" into library work
Parsing module <FallingDetector>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\bloodAbnormalityDetector.v" into library work
Parsing module <BloodAbnormalityDetector>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\NervousShockDetector.v" into library work
Parsing module <NervousShockDetector>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\LogicHealthcareSystemController.v" into library work
Parsing module <LogicHealthcareSystemController>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\HealthcareSystemFirstPhase.v" into library work
Parsing module <HealthcareSystemFirstPhase>.
Analyzing Verilog file "D:\Phase1 Logic Project\Sources\ConfigurationUnit.v" into library work
Parsing module <ConfigurationUnit>.
Parsing VHDL file "D:\Phase1 Logic Project\Logic\BoardLogicHealthcareSystem.vhd" into library work
Parsing entity <BoardLogicHealthcareSystem>.
Parsing architecture <Behavioral> of entity <boardlogichealthcaresystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BoardLogicHealthcareSystem> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module HealthcareSystemFirstPhase

Elaborating module <HealthcareSystemFirstPhase>.

Elaborating module <PressureAbnormalityDetector>.

Elaborating module <ParityErrorChecker>.

Elaborating module <PressureAnalyzer>.

Elaborating module <BloodAbnormalityDetector>.

Elaborating module <BloodPHAnalyzer>.

Elaborating module <decoder>.

Elaborating module <azm4>.
WARNING:HDLCompiler:189 - "D:\Phase1 Logic Project\Sources\bloodPHAnalyzer.v" Line 40: Size mismatch in connection of port <EN>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <BloodTypeClassification>.

Elaborating module <mux>.
WARNING:HDLCompiler:189 - "D:\Phase1 Logic Project\Sources\bloodTypeClassification.v" Line 28: Size mismatch in connection of port <a>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\Phase1 Logic Project\Sources\bloodTypeClassification.v" Line 28: Assignment to out ignored, since the identifier is never used

Elaborating module <FallingDetector>.

Elaborating module <azm6_8bit>.
WARNING:HDLCompiler:872 - "D:\Phase1 Logic Project\Sources\azm6_8bit.v" Line 49: Using initial value of li since it is never assigned

Elaborating module <azm6>.
WARNING:HDLCompiler:1127 - "D:\Phase1 Logic Project\Sources\fallingDetector.v" Line 56: Assignment to li ignored, since the identifier is never used

Elaborating module <TemperatureAbnormalityDetector>.

Elaborating module <temperatureCalculator>.

Elaborating module <multiply>.

Elaborating module <Full_Adder>.
WARNING:HDLCompiler:189 - "D:\Phase1 Logic Project\Sources\multiply.v" Line 71: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Phase1 Logic Project\Sources\multiply.v" Line 85: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Phase1 Logic Project\Sources\multiply.v" Line 93: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\Phase1 Logic Project\Sources\multiply.v" Line 95: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "D:\Phase1 Logic Project\Sources\temperatureCalculator.v" Line 37: Result of 27-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\Phase1 Logic Project\Sources\temperatureCalculator.v" Line 37: Assignment to d ignored, since the identifier is never used

Elaborating module <adder>.

Elaborating module <temperatureAnalyzer>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module NervousShockDetector

Elaborating module <NervousShockDetector(S0=0,S1=1,S2=2,S3=3,S4=4,S5=5,S6=6,S7=7,S8=8,S9=9,S10=10,S11=11,S12=12,S13=13,S14=14,S15=15,S16=16)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module ConfigurationUnit

Elaborating module <ConfigurationUnit>.

Elaborating module <Register7Bit>.

Elaborating module <InformationController>.
WARNING:HDLCompiler:91 - "D:\Phase1 Logic Project\Sources\InformationController.v" Line 63: Signal <confirm> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Phase1 Logic Project\Sources\InformationController.v" Line 72: Signal <confirm> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Phase1 Logic Project\Sources\InformationController.v" Line 76: Signal <confirm> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module LogicHealthcareSystemController

Elaborating module <LogicHealthcareSystemController(s0=0,s1=1,s2=2,s3=3,s4=4,s5=5,s6=6)>.
Back to vhdl to continue elaboration
WARNING:Xst:2972 - "D:\Phase1 Logic Project\Sources\bloodTypeClassification.v" line 28. All outputs of instance <mu1> of block <mux> are unconnected in block <BloodTypeClassification>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BoardLogicHealthcareSystem>.
    Related source file is "D:\Phase1 Logic Project\Logic\BoardLogicHealthcareSystem.vhd".
WARNING:Xst:647 - Input <btns<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <inputdatanerv>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BoardLogicHealthcareSystem> synthesized.

Synthesizing Unit <HealthcareSystemFirstPhase>.
    Related source file is "D:\Phase1 Logic Project\Sources\HealthcareSystemFirstPhase.v".
    Summary:
	no macro.
Unit <HealthcareSystemFirstPhase> synthesized.

Synthesizing Unit <PressureAbnormalityDetector>.
    Related source file is "D:\Phase1 Logic Project\Sources\PressureAbnormalityDetector.v".
    Summary:
	no macro.
Unit <PressureAbnormalityDetector> synthesized.

Synthesizing Unit <ParityErrorChecker>.
    Related source file is "D:\Phase1 Logic Project\Phase1\parityErrorChecker.v".
    Summary:
Unit <ParityErrorChecker> synthesized.

Synthesizing Unit <PressureAnalyzer>.
    Related source file is "D:\Phase1 Logic Project\Phase1\pressureAnalizer.v".
    Summary:
	no macro.
Unit <PressureAnalyzer> synthesized.

Synthesizing Unit <BloodAbnormalityDetector>.
    Related source file is "D:\Phase1 Logic Project\Sources\bloodAbnormalityDetector.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <BloodAbnormalityDetector> synthesized.

Synthesizing Unit <BloodPHAnalyzer>.
    Related source file is "D:\Phase1 Logic Project\Sources\bloodPHAnalyzer.v".
    Summary:
	no macro.
Unit <BloodPHAnalyzer> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "D:\Phase1 Logic Project\Sources\decoder.v".
    Summary:
	no macro.
Unit <decoder> synthesized.

Synthesizing Unit <azm4>.
    Related source file is "D:\Phase1 Logic Project\Sources\azm4.v".
    Summary:
	no macro.
Unit <azm4> synthesized.

Synthesizing Unit <BloodTypeClassification>.
    Related source file is "D:\Phase1 Logic Project\Sources\bloodTypeClassification.v".
WARNING:Xst:647 - Input <bloodType<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Phase1 Logic Project\Sources\bloodTypeClassification.v" line 28: Output port <out> of the instance <mu1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bloodClass> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <BloodTypeClassification> synthesized.

Synthesizing Unit <FallingDetector>.
    Related source file is "D:\Phase1 Logic Project\Sources\fallingDetector.v".
INFO:Xst:3210 - "D:\Phase1 Logic Project\Sources\fallingDetector.v" line 33: Output port <lt> of the instance <com> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FallingDetector> synthesized.

Synthesizing Unit <azm6_8bit>.
    Related source file is "D:\Phase1 Logic Project\Sources\azm6_8bit.v".
WARNING:Xst:647 - Input <g> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <azm6_8bit> synthesized.

Synthesizing Unit <azm6>.
    Related source file is "D:\Phase1 Logic Project\Sources\azm6.v".
WARNING:Xst:647 - Input <e> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <azm6> synthesized.

Synthesizing Unit <TemperatureAbnormalityDetector>.
    Related source file is "D:\Phase1 Logic Project\Sources\temperatureAbnormalityDetector.v".
    Summary:
	no macro.
Unit <TemperatureAbnormalityDetector> synthesized.

Synthesizing Unit <temperatureCalculator>.
    Related source file is "D:\Phase1 Logic Project\Sources\temperatureCalculator.v".
    Summary:
	no macro.
Unit <temperatureCalculator> synthesized.

Synthesizing Unit <multiply>.
    Related source file is "D:\Phase1 Logic Project\Sources\multiply.v".
    Summary:
	no macro.
Unit <multiply> synthesized.

Synthesizing Unit <Full_Adder>.
    Related source file is "D:\Phase1 Logic Project\Phase1\Full_Adder.v".
    Summary:
Unit <Full_Adder> synthesized.

Synthesizing Unit <adder>.
    Related source file is "D:\Phase1 Logic Project\Sources\adder.v".
    Found 8-bit adder for signal <sum> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <temperatureAnalyzer>.
    Related source file is "D:\Phase1 Logic Project\Sources\temperatureAnalyzer.v".
    Found 8-bit comparator greater for signal <GND_23_o_temperature[7]_LessThan_1_o> created at line 27
    Found 8-bit comparator greater for signal <temperature[7]_GND_23_o_LessThan_2_o> created at line 27
    Summary:
	inferred   2 Comparator(s).
Unit <temperatureAnalyzer> synthesized.

Synthesizing Unit <NervousShockDetector>.
    Related source file is "D:\Phase1 Logic Project\Sources\NervousShockDetector.v".
        S0 = 0
        S1 = 1
        S2 = 2
        S3 = 3
        S4 = 4
        S5 = 5
        S6 = 6
        S7 = 7
        S8 = 8
        S9 = 9
        S10 = 10
        S11 = 11
        S12 = 12
        S13 = 13
        S14 = 14
        S15 = 15
        S16 = 16
    Found 5-bit register for signal <Prstate>.
    Found 32x1-bit Read Only RAM for signal <Prstate[4]_GND_25_o_Mux_25_o>
WARNING:Xst:737 - Found 1-bit latch for signal <nervousAbnormality<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nervousAbnormality<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred  19 Multiplexer(s).
Unit <NervousShockDetector> synthesized.

Synthesizing Unit <ConfigurationUnit>.
    Related source file is "D:\Phase1 Logic Project\Sources\ConfigurationUnit.v".
    Summary:
	no macro.
Unit <ConfigurationUnit> synthesized.

Synthesizing Unit <Register7Bit>.
    Related source file is "D:\Phase1 Logic Project\Sources\Register7Bit.v".
    Found 7-bit register for signal <data>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <Register7Bit> synthesized.

Synthesizing Unit <InformationController>.
    Related source file is "D:\Phase1 Logic Project\Sources\InformationController.v".
        key = 8'b11111111
        a = 3'b000
        b = 3'b001
        c = 3'b010
        d = 3'b011
        e = 3'b100
        f = 3'b101
        g = 3'b110
WARNING:Xst:647 - Input <user<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <Prstate>.
    Found 4x2-bit Read Only RAM for signal <_n0066>
WARNING:Xst:737 - Found 1-bit latch for signal <writeRegQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <writeRegP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred  22 Multiplexer(s).
Unit <InformationController> synthesized.

Synthesizing Unit <LogicHealthcareSystemController>.
    Related source file is "D:\Phase1 Logic Project\Sources\LogicHealthcareSystemController.v".
        s0 = 0
        s1 = 1
        s2 = 2
        s3 = 3
        s4 = 4
        s5 = 5
        s6 = 6
    Found 5-bit register for signal <Prstate>.
    Found 8x3-bit Read Only RAM for signal <_n0207>
WARNING:Xst:737 - Found 1-bit latch for signal <Nextstate<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <abnormalityWarning<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <abnormalityWarning<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <abnormalityWarning<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred  15 Multiplexer(s).
Unit <LogicHealthcareSystemController> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x1-bit single-port Read Only RAM                    : 1
 4x2-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 1
 3-bit register                                        : 1
 5-bit register                                        : 2
 7-bit register                                        : 2
# Latches                                              : 19
 1-bit latch                                           : 19
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 54
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 22
 1-bit xor2                                            : 9
 1-bit xor3                                            : 12
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <de2> is unconnected in block <d>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <de5> is unconnected in block <d>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Prstate_3> in Unit <lhscntrl> is equivalent to the following FF/Latch, which will be removed : <Prstate_4> 
WARNING:Xst:1710 - FF/Latch <Nextstate_4> (without init value) has a constant value of 0 in block <lhscntrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Prstate_3> has a constant value of 0 in block <lhscntrl>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <InformationController>.
INFO:Xst:3231 - The small RAM <Mram__n0066> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Prstate<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InformationController> synthesized (advanced).

Synthesizing (advanced) Unit <LogicHealthcareSystemController>.
INFO:Xst:3231 - The small RAM <Mram__n0207> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Prstate<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LogicHealthcareSystemController> synthesized (advanced).

Synthesizing (advanced) Unit <NervousShockDetector>.
INFO:Xst:3231 - The small RAM <Mram_Prstate[4]_GND_25_o_Mux_25_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Prstate>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <NervousShockDetector> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x1-bit single-port distributed Read Only RAM        : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 53
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 22
 1-bit xor2                                            : 9
 1-bit xor3                                            : 12
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Nextstate_4> (without init value) has a constant value of 0 in block <LogicHealthcareSystemController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Prstate_3> has a constant value of 0 in block <LogicHealthcareSystemController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Prstate_4> has a constant value of 0 in block <LogicHealthcareSystemController>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BoardLogicHealthcareSystem> ...

Optimizing unit <multiply> ...

Optimizing unit <InformationController> ...

Optimizing unit <NervousShockDetector> ...

Optimizing unit <LogicHealthcareSystemController> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BoardLogicHealthcareSystem, actual ratio is 0.
Latch nervshpckdet/nervousAbnormality_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BoardLogicHealthcareSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 59
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 14
#      LUT4                        : 3
#      LUT5                        : 7
#      LUT6                        : 25
# FlipFlops/Latches                : 45
#      FD                          : 12
#      FDE                         : 14
#      LD                          : 19
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 32
#      IBUF                        : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  126800     0%  
 Number of Slice LUTs:                   59  out of  63400     0%  
    Number used as Logic:                59  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     68
   Number with an unused Flip Flop:      27  out of     68    39%  
   Number with an unused LUT:             9  out of     68    13%  
   Number of fully used LUT-FF pairs:    32  out of     68    47%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  32  out of    210    15%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                                                                                             | Clock buffer(FF name)                                 | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
clk                                                                                                                                      | IBUF+BUFG                                             | 26    |
confunit/InformationControllerUnit/Prstate[2]_GND_36_o_Mux_19_o(confunit/InformationControllerUnit/Mmux_Prstate[2]_GND_36_o_Mux_19_o11:O)| NONE(*)(confunit/InformationControllerUnit/writeRegP) | 2     |
confunit/InformationControllerUnit/Prstate[2]_GND_37_o_Mux_21_o(confunit/InformationControllerUnit/Mmux_Prstate[2]_GND_37_o_Mux_21_o11:O)| NONE(*)(confunit/InformationControllerUnit/Nxtstate_1)| 3     |
nervshpckdet/Mram_Prstate[4]_GND_25_o_Mux_25_o(nervshpckdet/Mram_Prstate[4]_GND_25_o_Mux_25_o11:O)                                       | NONE(*)(nervshpckdet/Nxtstate_2)                      | 8     |
lhscntrl/_n0159(lhscntrl/out1:O)                                                                                                         | NONE(*)(lhscntrl/abnormalityWarning_0)                | 6     |
-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.794ns (Maximum Frequency: 1260.239MHz)
   Minimum input arrival time before clock: 4.923ns
   Maximum output required time after clock: 1.308ns
   Maximum combinational path delay: 4.422ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.794ns (frequency: 1260.239MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.794ns (Levels of Logic = 1)
  Source:            inputdatanerv (FF)
  Destination:       inputdatanerv (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inputdatanerv to inputdatanerv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.327  inputdatanerv (inputdatanerv)
     LUT3:I2->O            1   0.097   0.000  inputdatanerv_rstpot (inputdatanerv_rstpot)
     FD:D                      0.008          inputdatanerv
    ----------------------------------------
    Total                      0.794ns (0.466ns logic, 0.327ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 15
-------------------------------------------------------------------------
Offset:              0.617ns (Levels of Logic = 2)
  Source:            btns<1> (PAD)
  Destination:       inputdatanerv (FF)
  Destination Clock: clk rising

  Data Path: btns<1> to inputdatanerv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.511  btns_1_IBUF (btns_1_IBUF)
     LUT3:I0->O            1   0.097   0.000  inputdatanerv_rstpot (inputdatanerv_rstpot)
     FD:D                      0.008          inputdatanerv
    ----------------------------------------
    Total                      0.617ns (0.106ns logic, 0.511ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'confunit/InformationControllerUnit/Prstate[2]_GND_37_o_Mux_21_o'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              0.832ns (Levels of Logic = 2)
  Source:            dipsu<7> (PAD)
  Destination:       confunit/InformationControllerUnit/Nxtstate_1 (LATCH)
  Destination Clock: confunit/InformationControllerUnit/Prstate[2]_GND_37_o_Mux_21_o falling

  Data Path: dipsu<7> to confunit/InformationControllerUnit/Nxtstate_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.734  dipsu_7_IBUF (dipsu_7_IBUF)
     LUT5:I0->O            1   0.097   0.000  confunit/InformationControllerUnit/Prstate[2]_Nxtstate[1]_Mux_22_o1 (confunit/InformationControllerUnit/Prstate[2]_Nxtstate[1]_Mux_22_o)
     LD:D                     -0.028          confunit/InformationControllerUnit/Nxtstate_1
    ----------------------------------------
    Total                      0.832ns (0.098ns logic, 0.734ns route)
                                       (11.8% logic, 88.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lhscntrl/_n0159'
  Total number of paths / destination ports: 1856 / 3
-------------------------------------------------------------------------
Offset:              4.923ns (Levels of Logic = 8)
  Source:            dipsu<4> (PAD)
  Destination:       lhscntrl/Nextstate_0 (LATCH)
  Destination Clock: lhscntrl/_n0159 falling

  Data Path: dipsu<4> to lhscntrl/Nextstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.730  dipsu_4_IBUF (dipsu_4_IBUF)
     LUT6:I0->O            2   0.097   0.697  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa3/out1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/d5)
     LUT6:I0->O            4   0.097   0.393  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa7/out1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/f5)
     LUT6:I4->O            2   0.097   0.516  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa6/out1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/f3)
     LUT6:I3->O            2   0.097   0.515  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa9/XOR_0000021_xo<0>1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/a1/Madd_sum_lut<6>)
     LUT6:I3->O            1   0.097   0.693  hcsfp/TemperatureAbnormalityDetectorUnit/Tm_An/temperatureAbnormality2 (hcsfp/TemperatureAbnormalityDetectorUnit/Tm_An/temperatureAbnormality1)
     LUT6:I0->O            4   0.097   0.697  hcsfp/TemperatureAbnormalityDetectorUnit/Tm_An/temperatureAbnormality4 (ledu_3_OBUF)
     LUT6:I1->O            1   0.097   0.000  lhscntrl/Mmux_Prstate[4]_Nextstate[4]_Select_131_o11 (lhscntrl/Prstate[4]_Nextstate[4]_Select_131_o)
     LD:D                     -0.028          lhscntrl/Nextstate_0
    ----------------------------------------
    Total                      4.923ns (0.680ns logic, 4.243ns route)
                                       (13.8% logic, 86.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lhscntrl/_n0159'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            lhscntrl/abnormalityWarning_2 (LATCH)
  Destination:       ledu<7> (PAD)
  Source Clock:      lhscntrl/_n0159 falling

  Data Path: lhscntrl/abnormalityWarning_2 to ledu<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  lhscntrl/abnormalityWarning_2 (lhscntrl/abnormalityWarning_2)
     OBUF:I->O                 0.000          ledu_7_OBUF (ledu<7>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nervshpckdet/Mram_Prstate[4]_GND_25_o_Mux_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            nervshpckdet/nervousAbnormality_0_1 (LATCH)
  Destination:       ledu<4> (PAD)
  Source Clock:      nervshpckdet/Mram_Prstate[4]_GND_25_o_Mux_25_o falling

  Data Path: nervshpckdet/nervousAbnormality_0_1 to ledu<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  nervshpckdet/nervousAbnormality_0_1 (nervshpckdet/nervousAbnormality_0_1)
     OBUF:I->O                 0.000          ledu_4_OBUF (ledu<4>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Offset:              1.308ns (Levels of Logic = 2)
  Source:            confunit/RegisterP/data_2 (FF)
  Destination:       ledu<1> (PAD)
  Source Clock:      clk rising

  Data Path: confunit/RegisterP/data_2 to ledu<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.561  confunit/RegisterP/data_2 (confunit/RegisterP/data_2)
     LUT4:I0->O            3   0.097   0.289  hcsfp/BloodAbnormalityDetectorUnit/BloodPHAnalyzerUnit/abnormalityP1 (hcsfp/BloodAbnormalityDetectorUnit/abnormalityP)
     OBUF:I->O                 0.000          ledu_1_OBUF (ledu<1>)
    ----------------------------------------
    Total                      1.308ns (0.458ns logic, 0.850ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 629 / 11
-------------------------------------------------------------------------
Delay:               4.422ns (Levels of Logic = 8)
  Source:            dipsu<4> (PAD)
  Destination:       ledu<3> (PAD)

  Data Path: dipsu<4> to ledu<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.730  dipsu_4_IBUF (dipsu_4_IBUF)
     LUT6:I0->O            2   0.097   0.697  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa3/out1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/d5)
     LUT6:I0->O            4   0.097   0.393  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa7/out1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/f5)
     LUT6:I4->O            2   0.097   0.515  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa6/out1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/f3)
     LUT6:I3->O            2   0.097   0.515  hcsfp/TemperatureAbnormalityDetectorUnit/cal/m1/fa9/XOR_0000021_xo<0>1 (hcsfp/TemperatureAbnormalityDetectorUnit/cal/a1/Madd_sum_lut<6>)
     LUT6:I3->O            1   0.097   0.693  hcsfp/TemperatureAbnormalityDetectorUnit/Tm_An/temperatureAbnormality2 (hcsfp/TemperatureAbnormalityDetectorUnit/Tm_An/temperatureAbnormality1)
     LUT6:I0->O            4   0.097   0.293  hcsfp/TemperatureAbnormalityDetectorUnit/Tm_An/temperatureAbnormality4 (ledu_3_OBUF)
     OBUF:I->O                 0.000          ledu_3_OBUF (ledu<3>)
    ----------------------------------------
    Total                      4.422ns (0.583ns logic, 3.839ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
clk                                                            |    0.794|         |         |         |
confunit/InformationControllerUnit/Prstate[2]_GND_36_o_Mux_19_o|         |    0.874|         |         |
confunit/InformationControllerUnit/Prstate[2]_GND_37_o_Mux_21_o|         |    0.759|         |         |
lhscntrl/_n0159                                                |         |    0.759|         |         |
nervshpckdet/Mram_Prstate[4]_GND_25_o_Mux_25_o                 |         |    0.759|         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock confunit/InformationControllerUnit/Prstate[2]_GND_36_o_Mux_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.061|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock confunit/InformationControllerUnit/Prstate[2]_GND_37_o_Mux_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.042|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock lhscntrl/_n0159
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
clk                                           |         |         |    1.505|         |
nervshpckdet/Mram_Prstate[4]_GND_25_o_Mux_25_o|         |         |    1.272|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock nervshpckdet/Mram_Prstate[4]_GND_25_o_Mux_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.183|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.74 secs
 
--> 

Total memory usage is 4654540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    7 (   0 filtered)

