Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Mar 13 10:31:02 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_design_wrapper_timing_summary_routed.rpt -pb uart_rx_design_wrapper_timing_summary_routed.pb -rpx uart_rx_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (77)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (77)
-------------------------------
 There are 77 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.939        0.000                      0                  108        0.054        0.000                      0                  108        3.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
CLK                                      {0.000 5.000}      10.000          100.000         
  clkfbout_uart_rx_design_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  sys_clk_uart_rx_design_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin                              {0.000 5.000}      10.000          100.000         
  clkfbout_uart_rx_design_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  sys_clk_uart_rx_design_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                        3.000        0.000                       0                     1  
  clkfbout_uart_rx_design_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
  sys_clk_uart_rx_design_clk_wiz_0_0           5.939        0.000                      0                  108        0.122        0.000                      0                  108        4.500        0.000                       0                    79  
sys_clk_pin                                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_uart_rx_design_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
  sys_clk_uart_rx_design_clk_wiz_0_0_1         5.940        0.000                      0                  108        0.122        0.000                      0                  108        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_uart_rx_design_clk_wiz_0_0_1  sys_clk_uart_rx_design_clk_wiz_0_0          5.939        0.000                      0                  108        0.054        0.000                      0                  108  
sys_clk_uart_rx_design_clk_wiz_0_0    sys_clk_uart_rx_design_clk_wiz_0_0_1        5.939        0.000                      0                  108        0.054        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                             
----------                             ----------                             --------                             
(none)                                 clkfbout_uart_rx_design_clk_wiz_0_0                                           
(none)                                 clkfbout_uart_rx_design_clk_wiz_0_0_1                                         
(none)                                 sys_clk_uart_rx_design_clk_wiz_0_0                                            
(none)                                 sys_clk_uart_rx_design_clk_wiz_0_0_1                                          
(none)                                                                        sys_clk_uart_rx_design_clk_wiz_0_0     
(none)                                                                        sys_clk_uart_rx_design_clk_wiz_0_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0
  To Clock:  clkfbout_uart_rx_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uart_rx_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   uart_rx_design_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.056ns (53.942%)  route 1.755ns (46.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.758 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/O[1]
                         net (fo=1, routed)           0.936     2.694    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[10]
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.303     2.997 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[10]_i_1/O
                         net (fo=1, routed)           0.000     2.997    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[10]
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.029     9.122    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 2.170ns (57.191%)  route 1.624ns (42.809%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.538 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.872 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.805     2.677    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[14]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.303     2.980 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[14]_i_1/O
                         net (fo=1, routed)           0.000     2.980    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[14]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.031     9.124    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.331    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.286 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.286    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.426    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -1.022    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.279    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.234    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.425    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.278    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[3]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.045    -0.233 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    uart_rx_design_i/led_controller/inst/data[3]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.426    uart_rx_design_i/led_controller/inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/Q
                         net (fo=2, routed)           0.144    -0.276    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[6]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_design_i/led_controller/inst/data[6]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.429    uart_rx_design_i/led_controller/inst/led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.999    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.413%)  route 0.161ns (43.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.235    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][4]
    SLICE_X2Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.190    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121    -0.422    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/Q
                         net (fo=4, routed)           0.105    -0.327    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg_n_0_[2]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.099    -0.228 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.228    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0_n_0
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.468    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/Q
                         net (fo=2, routed)           0.199    -0.221    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[5]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.176    uart_rx_design_i/led_controller/inst/data[5]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091    -0.430    uart_rx_design_i/led_controller/inst/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_uart_rx_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   uart_rx_design_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     uart_rx_design_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0_1
  To Clock:  clkfbout_uart_rx_design_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uart_rx_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   uart_rx_design_i/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.067     9.093    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.067     9.093    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.067     9.093    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.067     9.093    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.067     9.094    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.718    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.067     9.094    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.718    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.067     9.094    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.718    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.067     9.094    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.718    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.056ns (53.942%)  route 1.755ns (46.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.758 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/O[1]
                         net (fo=1, routed)           0.936     2.694    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[10]
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.303     2.997 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[10]_i_1/O
                         net (fo=1, routed)           0.000     2.997    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[10]
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.067     9.094    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.029     9.123    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 2.170ns (57.191%)  route 1.624ns (42.809%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.538 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.872 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.805     2.677    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[14]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.303     2.980 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[14]_i_1/O
                         net (fo=1, routed)           0.000     2.980    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[14]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.067     9.094    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.031     9.125    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.941    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.331    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.286 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.286    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.426    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -1.022    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.279    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.234    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.425    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.278    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[3]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.045    -0.233 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    uart_rx_design_i/led_controller/inst/data[3]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.426    uart_rx_design_i/led_controller/inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/Q
                         net (fo=2, routed)           0.144    -0.276    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[6]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_design_i/led_controller/inst/data[6]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.429    uart_rx_design_i/led_controller/inst/led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.999    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.999    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.413%)  route 0.161ns (43.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.235    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][4]
    SLICE_X2Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.190    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121    -0.422    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/Q
                         net (fo=4, routed)           0.105    -0.327    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg_n_0_[2]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.099    -0.228 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.228    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0_n_0
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.468    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/Q
                         net (fo=2, routed)           0.199    -0.221    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[5]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.176    uart_rx_design_i/led_controller/inst/data[5]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091    -0.430    uart_rx_design_i/led_controller/inst/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_uart_rx_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   uart_rx_design_i/clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y24     uart_rx_design_i/clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y100    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.056ns (53.942%)  route 1.755ns (46.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.758 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/O[1]
                         net (fo=1, routed)           0.936     2.694    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[10]
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.303     2.997 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[10]_i_1/O
                         net (fo=1, routed)           0.000     2.997    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[10]
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.029     9.122    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 2.170ns (57.191%)  route 1.624ns (42.809%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.538 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.872 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.805     2.677    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[14]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.303     2.980 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[14]_i_1/O
                         net (fo=1, routed)           0.000     2.980    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[14]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.031     9.124    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.331    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.286 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.286    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.068    -0.478    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.358    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.954    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.279    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.234    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.068    -0.478    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.357    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.278    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[3]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.045    -0.233 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    uart_rx_design_i/led_controller/inst/data[3]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.068    -0.478    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.358    uart_rx_design_i/led_controller/inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/Q
                         net (fo=2, routed)           0.144    -0.276    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[6]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_design_i/led_controller/inst/data[6]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.068    -0.453    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.361    uart_rx_design_i/led_controller/inst/led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.931    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.931    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.413%)  route 0.161ns (43.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.235    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][4]
    SLICE_X2Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.190    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.068    -0.475    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121    -0.354    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/Q
                         net (fo=4, routed)           0.105    -0.327    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg_n_0_[2]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.099    -0.228 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.228    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0_n_0
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.068    -0.492    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.400    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/Q
                         net (fo=2, routed)           0.199    -0.221    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[5]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.176    uart_rx_design_i/led_controller/inst/data[5]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.068    -0.453    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091    -0.362    uart_rx_design_i/led_controller/inst/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.014ns (28.231%)  route 2.578ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.494     2.777    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.605     8.585    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.376     8.716    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.014ns (29.003%)  route 2.482ns (70.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.829     0.492    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.295     0.787 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.635     1.423    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_5_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.124     1.547 f  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3/O
                         net (fo=19, routed)          0.620     2.167    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.117     2.284 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1/O
                         net (fo=8, routed)           0.398     2.681    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data[7]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X2Y98          FDRE (Setup_fdre_C_CE)      -0.376     8.717    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.056ns (53.942%)  route 1.755ns (46.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.758 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/O[1]
                         net (fo=1, routed)           0.936     2.694    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[10]
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.303     2.997 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[10]_i_1/O
                         net (fo=1, routed)           0.000     2.997    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[10]
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X3Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.029     9.122    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@10.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 2.170ns (57.191%)  route 1.624ns (42.809%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[1]/Q
                         net (fo=4, routed)           0.820     0.483    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.310 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.310    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.424 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.424    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.538 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.538    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.872 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks0_carry__2/O[1]
                         net (fo=1, routed)           0.805     2.677    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data0[14]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.303     2.980 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[14]_i_1/O
                         net (fo=1, routed)           0.000     2.980    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[14]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639     6.888    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     8.586    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.068     9.093    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.031     9.124    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.875 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.819    uart_rx_design_i/clk_gen/inst/seq_reg1[0]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.075    -0.873    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.873    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.331    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[0]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.286 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.286    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.068    -0.478    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.358    uart_rx_design_i/led_controller/inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.833    uart_rx_design_i/clk_gen/inst/seq_reg1[6]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)        -0.006    -0.954    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.279    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.234    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.068    -0.478    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.357    uart_rx_design_i/led_controller/inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X3Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[3]/Q
                         net (fo=2, routed)           0.140    -0.278    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[3]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.045    -0.233 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.233    uart_rx_design_i/led_controller/inst/data[3]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.068    -0.478    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120    -0.358    uart_rx_design_i/led_controller/inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[6]/Q
                         net (fo=2, routed)           0.144    -0.276    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[6]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.231 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_design_i/led_controller/inst/data[6]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.068    -0.453    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.361    uart_rx_design_i/led_controller/inst/led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379    -1.310    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.290 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.274    -1.016    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.888 r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    uart_rx_design_i/clk_gen/inst/seq_reg1[1]
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.421    -1.824    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.781 r  uart_rx_design_i/clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.500    -1.281    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0_en_clk
    SLICE_X51Y100        FDRE                                         r  uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.016    
                         clock uncertainty            0.068    -0.948    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.017    -0.931    uart_rx_design_i/clk_gen/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.931    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.413%)  route 0.161ns (43.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X2Y95          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/data_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.235    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[7][4]
    SLICE_X2Y97          LUT3 (Prop_lut3_I2_O)        0.045    -0.190 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.190    uart_rx_design_i/led_controller/inst/data[4]
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.068    -0.475    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.121    -0.354    uart_rx_design_i/led_controller/inst/led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[2]/Q
                         net (fo=4, routed)           0.105    -0.327    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg_n_0_[2]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.099    -0.228 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.228    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit[3]_i_2__0_n_0
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.068    -0.492    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.400    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/curr_bit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_uart_rx_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_uart_rx_design_clk_wiz_0_0_1 rise@0.000ns - sys_clk_uart_rx_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.603    -0.561    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X4Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg[5]/Q
                         net (fo=2, routed)           0.199    -0.221    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data_reg_n_0_[5]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.176    uart_rx_design_i/led_controller/inst/data[5]
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.877    -0.796    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.068    -0.453    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091    -0.362    uart_rx_design_i/led_controller/inst/led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.186    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uart_rx_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uart_rx_design_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/clkfbout_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    uart_rx_design_i/clk_gen/inst/clkfbout_buf_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 4.011ns (59.181%)  route 2.767ns (40.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           2.767     2.408    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     5.963 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.963    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 4.011ns (59.396%)  route 2.742ns (40.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           2.742     2.383    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     5.938 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.938    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 4.008ns (60.349%)  route 2.633ns (39.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           2.633     2.275    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.826 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.826    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 4.038ns (64.357%)  route 2.237ns (35.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           2.237     1.941    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.461 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.461    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.207ns  (logic 4.071ns (65.584%)  route 2.136ns (34.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           2.136     1.840    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.393 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.393    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 4.069ns (66.103%)  route 2.086ns (33.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           2.086     1.791    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.341 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.341    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.990ns  (logic 4.070ns (67.947%)  route 1.920ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           1.920     1.624    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     5.176 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.176    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.902ns  (logic 4.053ns (68.681%)  route 1.848ns (31.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           1.848     1.553    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.088 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.088    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.400ns (77.635%)  route 0.403ns (22.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           0.403     0.008    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.244 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.244    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.416ns (76.594%)  route 0.433ns (23.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           0.433     0.038    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.290 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.290    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.415ns (73.997%)  route 0.497ns (26.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           0.497     0.102    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.353 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.353    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.385ns (71.120%)  route 0.563ns (28.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           0.563     0.167    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.389 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.389    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.417ns (72.298%)  route 0.543ns (27.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           0.543     0.148    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.401 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.401    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.393ns (66.019%)  route 0.717ns (33.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           0.717     0.298    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.550 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.550    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.397ns (63.323%)  route 0.809ns (36.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           0.809     0.390    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.645 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.645    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.397ns (63.019%)  route 0.820ns (36.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           0.820     0.400    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.656 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.656    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 4.011ns (59.181%)  route 2.767ns (40.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           2.767     2.408    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     5.963 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.963    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 4.011ns (59.396%)  route 2.742ns (40.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           2.742     2.383    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     5.938 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.938    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 4.008ns (60.349%)  route 2.633ns (39.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.725    -0.815    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           2.633     2.275    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     5.826 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.826    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 4.038ns (64.357%)  route 2.237ns (35.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           2.237     1.941    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.461 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.461    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.207ns  (logic 4.071ns (65.584%)  route 2.136ns (34.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           2.136     1.840    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     5.393 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.393    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 4.069ns (66.103%)  route 2.086ns (33.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           2.086     1.791    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     5.341 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.341    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.990ns  (logic 4.070ns (67.947%)  route 1.920ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           1.920     1.624    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     5.176 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.176    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.902ns  (logic 4.053ns (68.681%)  route 1.848ns (31.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.726    -0.814    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           1.848     1.553    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.088 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.088    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.400ns (77.635%)  route 0.403ns (22.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[1]/Q
                         net (fo=1, routed)           0.403     0.008    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.244 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.244    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.416ns (76.594%)  route 0.433ns (23.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[4]/Q
                         net (fo=1, routed)           0.433     0.038    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.290 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.290    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.415ns (73.997%)  route 0.497ns (26.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y97          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[3]/Q
                         net (fo=1, routed)           0.497     0.102    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.353 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.353    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.385ns (71.120%)  route 0.563ns (28.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[0]/Q
                         net (fo=1, routed)           0.563     0.167    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.389 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.389    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.417ns (72.298%)  route 0.543ns (27.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.605    -0.559    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  uart_rx_design_i/led_controller/inst/led_reg[2]/Q
                         net (fo=1, routed)           0.543     0.148    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.401 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.401    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.393ns (66.019%)  route 0.717ns (33.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  uart_rx_design_i/led_controller/inst/led_reg[5]/Q
                         net (fo=1, routed)           0.717     0.298    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.550 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.550    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.397ns (63.323%)  route 0.809ns (36.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  uart_rx_design_i/led_controller/inst/led_reg[6]/Q
                         net (fo=1, routed)           0.809     0.390    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.645 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.645    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_design_i/led_controller/inst/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.397ns (63.019%)  route 0.820ns (36.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.604    -0.560    uart_rx_design_i/led_controller/inst/clk
    SLICE_X3Y96          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  uart_rx_design_i/led_controller/inst/led_reg[7]/Q
                         net (fo=1, routed)           0.820     0.400    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.656 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.656    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.428ns  (logic 1.758ns (27.351%)  route 4.670ns (72.649%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.742     6.304    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.428 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.428    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[4]_i_1__0_n_0
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[4]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.239ns  (logic 1.758ns (28.181%)  route 4.481ns (71.819%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.552     6.115    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.239 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.239    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[1]_i_1__0_n_0
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[1]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.238ns  (logic 1.758ns (28.186%)  route 4.480ns (71.814%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.551     6.114    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.238 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.238    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[2]_i_1__0_n_0
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[2]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.213ns  (logic 1.758ns (28.300%)  route 4.454ns (71.700%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.526     6.089    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.124     6.213 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0/O
                         net (fo=1, routed)           0.000     6.213    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0_n_0
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.758ns (29.082%)  route 4.287ns (70.918%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.359     5.922    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.046 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[10]_i_1__0/O
                         net (fo=1, routed)           0.000     6.046    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[10]_i_1__0_n_0
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.758ns (29.082%)  route 4.287ns (70.918%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.359     5.922    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.046 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[12]_i_1__0/O
                         net (fo=1, routed)           0.000     6.046    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[12]_i_1__0_n_0
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.758ns (29.087%)  route 4.286ns (70.913%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.358     5.921    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.045 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[11]_i_1__0/O
                         net (fo=1, routed)           0.000     6.045    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[11]_i_1__0_n_0
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.024ns  (logic 1.758ns (29.187%)  route 4.266ns (70.813%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.337     5.900    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.024 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.024    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[3]_i_1__0_n_0
    SLICE_X5Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X5Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[3]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.758ns (29.903%)  route 4.122ns (70.097%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.193     5.756    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[7]_i_1__0_n_0
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.878ns  (logic 1.758ns (29.913%)  route 4.120ns (70.087%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.191     5.754    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.124     5.878 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.878    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[5]_i_1__0_n_0
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.290ns (36.726%)  route 0.500ns (63.274%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.500     0.746    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.045     0.791 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.791    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[13]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.290ns (34.137%)  route 0.560ns (65.863%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.560     0.806    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.045     0.851 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.851    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.323ns (37.352%)  route 0.541ns (62.648%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  TX_IBUF_inst/O
                         net (fo=21, routed)          0.541     0.819    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/rx
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045     0.864 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[14]_i_1/O
                         net (fo=1, routed)           0.000     0.864    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[14]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.323ns (37.316%)  route 0.542ns (62.684%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  TX_IBUF_inst/O
                         net (fo=21, routed)          0.542     0.820    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/rx
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045     0.865 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[15]_i_1/O
                         net (fo=1, routed)           0.000     0.865    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[15]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_uart_rx_design_clk_wiz_0_0_1

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.428ns  (logic 1.758ns (27.351%)  route 4.670ns (72.649%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.742     6.304    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.428 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.428    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[4]_i_1__0_n_0
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[4]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.239ns  (logic 1.758ns (28.181%)  route 4.481ns (71.819%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.552     6.115    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.239 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.239    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[1]_i_1__0_n_0
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[1]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.238ns  (logic 1.758ns (28.186%)  route 4.480ns (71.814%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.551     6.114    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.238 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.238    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[2]_i_1__0_n_0
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[2]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.213ns  (logic 1.758ns (28.300%)  route 4.454ns (71.700%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.526     6.089    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.124     6.213 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0/O
                         net (fo=1, routed)           0.000     6.213    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_1__0_n_0
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.758ns (29.082%)  route 4.287ns (70.918%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.359     5.922    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.046 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[10]_i_1__0/O
                         net (fo=1, routed)           0.000     6.046    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[10]_i_1__0_n_0
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[10]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.758ns (29.082%)  route 4.287ns (70.918%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.359     5.922    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.046 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[12]_i_1__0/O
                         net (fo=1, routed)           0.000     6.046    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[12]_i_1__0_n_0
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[12]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.758ns (29.087%)  route 4.286ns (70.913%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.358     5.921    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124     6.045 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[11]_i_1__0/O
                         net (fo=1, routed)           0.000     6.045    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[11]_i_1__0_n_0
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y98          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[11]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.024ns  (logic 1.758ns (29.187%)  route 4.266ns (70.813%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.337     5.900    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     6.024 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.024    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[3]_i_1__0_n_0
    SLICE_X5Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.603    -1.417    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X5Y96          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[3]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.758ns (29.903%)  route 4.122ns (70.097%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.193     5.756    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.880    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[7]_i_1__0_n_0
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.878ns  (logic 1.758ns (29.913%)  route 4.120ns (70.087%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  TX_IBUF_inst/O
                         net (fo=21, routed)          2.928     4.439    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/rx
    SLICE_X4Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3/O
                         net (fo=16, routed)          1.191     5.754    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[15]_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.124     5.878 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.878    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks[5]_i_1__0_n_0
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    -3.112    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.021 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          1.604    -1.416    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.290ns (36.726%)  route 0.500ns (63.274%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.500     0.746    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.045     0.791 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.791    uart_rx_design_i/led_controller/inst/data[1]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[1]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[13]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[14]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[15]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[5]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[7]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.245ns (29.672%)  route 0.582ns (70.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.582     0.827    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.875    -0.798    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/clk
    SLICE_X7Y97          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/ticks_reg[8]/C

Slack:                    inf
  Source:                 BAUD_SELECT
                            (input port)
  Destination:            uart_rx_design_i/led_controller/inst/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.290ns (34.137%)  route 0.560ns (65.863%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  BAUD_SELECT (IN)
                         net (fo=0)                   0.000     0.000    BAUD_SELECT
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BAUD_SELECT_IBUF_inst/O
                         net (fo=32, routed)          0.560     0.806    uart_rx_design_i/uart_receiver/inst/uart_rx_115200/baud_sel
    SLICE_X2Y99          LUT3 (Prop_lut3_I1_O)        0.045     0.851 r  uart_rx_design_i/uart_receiver/inst/uart_rx_115200/data[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.851    uart_rx_design_i/led_controller/inst/data[0]
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/led_controller/inst/clk
    SLICE_X2Y99          FDRE                                         r  uart_rx_design_i/led_controller/inst/led_reg[0]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.323ns (37.352%)  route 0.541ns (62.648%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  TX_IBUF_inst/O
                         net (fo=21, routed)          0.541     0.819    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/rx
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045     0.864 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[14]_i_1/O
                         net (fo=1, routed)           0.000     0.864    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[14]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[14]/C

Slack:                    inf
  Source:                 TX
                            (input port)
  Destination:            uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_uart_rx_design_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.323ns (37.316%)  route 0.542ns (62.684%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  TX (IN)
                         net (fo=0)                   0.000     0.000    TX
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  TX_IBUF_inst/O
                         net (fo=21, routed)          0.542     0.820    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/rx
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045     0.865 r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks[15]_i_1/O
                         net (fo=1, routed)           0.000     0.865    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/next_ticks[15]
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_uart_rx_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_design_i/clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uart_rx_design_i/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    uart_rx_design_i/clk_gen/inst/clk_in1_uart_rx_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  uart_rx_design_i/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    uart_rx_design_i/clk_gen/inst/sys_clk_uart_rx_design_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  uart_rx_design_i/clk_gen/inst/clkout1_buf/O
                         net (fo=68, routed)          0.878    -0.795    uart_rx_design_i/uart_receiver/inst/uart_rx_9600/clk
    SLICE_X0Y99          FDRE                                         r  uart_rx_design_i/uart_receiver/inst/uart_rx_9600/ticks_reg[15]/C





