Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Jun  8 02:13:22 2022
| Host         : mecha-9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpt -pb WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.pb -rpx WORDLE_TOP_LEVEL_SHELL_timing_summary_routed.rpx -warn_on_violation
| Design       : WORDLE_TOP_LEVEL_SHELL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.972        0.000                      0                 2259        0.138        0.000                      0                 2259        4.500        0.000                       0                   977  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.972        0.000                      0                 2226        0.138        0.000                      0                 2226        4.500        0.000                       0                   977  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.022        0.000                      0                   33        0.999        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 2.845ns (36.939%)  route 4.857ns (63.061%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.614     5.135    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.882     6.017 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           1.998     8.015    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[19]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.139 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.139    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     8.353 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           1.637     9.990    state_machine/word_loader/douta[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.297    10.287 r  state_machine/word_loader/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.287    state_machine/word_exist_block/next_state1_carry__1_0[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.688 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.959 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.728    11.687    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.324    12.011 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.304    12.314    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.332    12.646 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.837    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448    14.789    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.809    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 2.845ns (36.939%)  route 4.857ns (63.061%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.614     5.135    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.882     6.017 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           1.998     8.015    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[19]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.139 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.139    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     8.353 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           1.637     9.990    state_machine/word_loader/douta[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.297    10.287 r  state_machine/word_loader/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.287    state_machine/word_exist_block/next_state1_carry__1_0[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.688 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.959 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.728    11.687    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.324    12.011 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.304    12.314    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.332    12.646 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.837    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448    14.789    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.809    state_machine/word_exist_block/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 2.845ns (36.939%)  route 4.857ns (63.061%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.614     5.135    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.882     6.017 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           1.998     8.015    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[19]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.139 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.139    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     8.353 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           1.637     9.990    state_machine/word_loader/douta[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.297    10.287 r  state_machine/word_loader/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.287    state_machine/word_exist_block/next_state1_carry__1_0[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.688 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.959 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.728    11.687    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.324    12.011 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.304    12.314    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.332    12.646 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.837    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448    14.789    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.809    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 2.845ns (36.939%)  route 4.857ns (63.061%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.614     5.135    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.882     6.017 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           1.998     8.015    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[19]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.139 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.139    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     8.353 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           1.637     9.990    state_machine/word_loader/douta[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.297    10.287 r  state_machine/word_loader/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.287    state_machine/word_exist_block/next_state1_carry__1_0[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.688 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.959 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.728    11.687    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.324    12.011 f  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.304    12.314    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.332    12.646 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.190    12.837    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448    14.789    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.809    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.845ns (36.297%)  route 4.993ns (63.703%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.614     5.135    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.882     6.017 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           1.998     8.015    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[19]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.139 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.139    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     8.353 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           1.637     9.990    state_machine/word_loader/douta[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.297    10.287 r  state_machine/word_loader/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.287    state_machine/word_exist_block/next_state1_carry__1_0[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.688 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.959 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.728    11.687    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.324    12.011 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.630    12.641    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.332    12.973 r  state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.973    state_machine/word_exist_block/FSM_onehot_current_state[0]_i_1__0_n_0
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448    14.789    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)        0.029    15.043    state_machine/word_exist_block/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 2.518ns (33.801%)  route 4.931ns (66.199%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.614     5.135    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.882     6.017 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           1.998     8.015    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[19]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.139 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.139    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     8.353 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           1.637     9.990    state_machine/word_loader/douta[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.297    10.287 r  state_machine/word_loader/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.287    state_machine/word_exist_block/next_state1_carry__1_0[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.688 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.959 f  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.728    11.687    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y43         LUT3 (Prop_lut3_I2_O)        0.329    12.016 r  state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2/O
                         net (fo=1, routed)           0.568    12.584    state_machine/word_exist_block/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448    14.789    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)       -0.061    14.953    state_machine/word_exist_block/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.544ns (35.664%)  route 4.589ns (64.336%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.614     5.135    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.882     6.017 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           1.998     8.015    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_39_out[19]
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124     8.139 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.139    state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214     8.353 r  state_machine/word_exist_block/wordle_dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           1.637     9.990    state_machine/word_loader/douta[23]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.297    10.287 r  state_machine/word_loader/next_state1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.287    state_machine/word_exist_block/next_state1_carry__1_0[3]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.688 r  state_machine/word_exist_block/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    state_machine/word_exist_block/next_state1_carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  state_machine/word_exist_block/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    state_machine/word_exist_block/next_state1_carry__1_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.959 r  state_machine/word_exist_block/next_state1_carry__2/CO[1]
                         net (fo=3, routed)           0.954    11.913    state_machine/word_exist_block/next_state1_carry__2_n_2
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.355    12.268 r  state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.268    state_machine/word_exist_block/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.448    14.789    state_machine/word_exist_block/clk_ext_port_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  state_machine/word_exist_block/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)        0.075    15.089    state_machine/word_exist_block/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 transmitter/w_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/queue_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.429ns (22.280%)  route 4.985ns (77.720%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.547     5.068    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  transmitter/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  transmitter/w_addr_reg[1]/Q
                         net (fo=74, routed)          1.556     7.142    transmitter/w_addr_reg_n_0_[1]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.266 r  transmitter/queue_reg[22][5]_i_11/O
                         net (fo=1, routed)           0.000     7.266    transmitter/queue_reg[22][5]_i_11_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.507 r  transmitter/queue_reg_reg[22][5]_i_8/O
                         net (fo=1, routed)           0.812     8.319    transmitter/queue_reg_reg[22][5]_i_8_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.298     8.617 r  transmitter/queue_reg[22][5]_i_5/O
                         net (fo=1, routed)           1.252     9.869    state_machine/queue_reg_reg[23][5]
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.993 r  state_machine/queue_reg[22][5]_i_2/O
                         net (fo=24, routed)          1.365    11.358    transmitter/queue_reg_reg[23][5]_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.482 r  transmitter/queue_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000    11.482    transmitter/queue_reg[5][5]_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  transmitter/queue_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.440    14.781    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  transmitter/queue_reg_reg[5][5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.079    15.085    transmitter/queue_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 transmitter/w_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/queue_reg_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 1.429ns (22.490%)  route 4.925ns (77.510%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.547     5.068    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  transmitter/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  transmitter/w_addr_reg[1]/Q
                         net (fo=74, routed)          1.556     7.142    transmitter/w_addr_reg_n_0_[1]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.266 r  transmitter/queue_reg[22][5]_i_11/O
                         net (fo=1, routed)           0.000     7.266    transmitter/queue_reg[22][5]_i_11_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.507 r  transmitter/queue_reg_reg[22][5]_i_8/O
                         net (fo=1, routed)           0.812     8.319    transmitter/queue_reg_reg[22][5]_i_8_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.298     8.617 r  transmitter/queue_reg[22][5]_i_5/O
                         net (fo=1, routed)           1.252     9.869    state_machine/queue_reg_reg[23][5]
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.993 r  state_machine/queue_reg[22][5]_i_2/O
                         net (fo=24, routed)          1.305    11.298    transmitter/queue_reg_reg[23][5]_0
    SLICE_X31Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  transmitter/queue_reg[3][5]_i_1/O
                         net (fo=1, routed)           0.000    11.422    transmitter/queue_reg[3][5]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  transmitter/queue_reg_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.440    14.781    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  transmitter/queue_reg_reg[3][5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)        0.031    15.037    transmitter/queue_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 transmitter/w_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/queue_reg_reg[14][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 1.429ns (22.504%)  route 4.921ns (77.496%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.547     5.068    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  transmitter/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  transmitter/w_addr_reg[1]/Q
                         net (fo=74, routed)          1.556     7.142    transmitter/w_addr_reg_n_0_[1]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.266 r  transmitter/queue_reg[22][5]_i_11/O
                         net (fo=1, routed)           0.000     7.266    transmitter/queue_reg[22][5]_i_11_n_0
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.507 r  transmitter/queue_reg_reg[22][5]_i_8/O
                         net (fo=1, routed)           0.812     8.319    transmitter/queue_reg_reg[22][5]_i_8_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.298     8.617 r  transmitter/queue_reg[22][5]_i_5/O
                         net (fo=1, routed)           1.252     9.869    state_machine/queue_reg_reg[23][5]
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.993 r  state_machine/queue_reg[22][5]_i_2/O
                         net (fo=24, routed)          1.301    11.294    transmitter/queue_reg_reg[23][5]_0
    SLICE_X31Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.418 r  transmitter/queue_reg[14][5]_i_1/O
                         net (fo=1, routed)           0.000    11.418    transmitter/queue_reg[14][5]_i_1_n_0
    SLICE_X31Y14         FDRE                                         r  transmitter/queue_reg_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.440    14.781    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  transmitter/queue_reg_reg[14][5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)        0.029    15.035    transmitter/queue_reg_reg[14][5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  3.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_2_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.559     1.442    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  state_machine/word_loader/word_chars_reg_reg[2][2]/Q
                         net (fo=1, routed)           0.057     1.641    state_machine/word_loader/word_chars_reg_reg[2][2]
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_2_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.826     1.953    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_2_out_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.047     1.502    state_machine/word_loader/char_2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 state_machine/data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/sent_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.185ns (35.941%)  route 0.330ns (64.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.555     1.438    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  state_machine/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  state_machine/data_ready_reg/Q
                         net (fo=3, routed)           0.330     1.909    state_machine/data_ready
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.044     1.953 r  state_machine/sent_i_1/O
                         net (fo=1, routed)           0.000     1.953    state_machine/sent_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  state_machine/sent_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  state_machine/sent_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.107     1.807    state_machine/sent_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_4_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.559     1.442    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  state_machine/word_loader/word_chars_reg_reg[4][6]/Q
                         net (fo=1, routed)           0.100     1.683    state_machine/word_loader/word_chars_reg_reg[4][6]
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_4_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.826     1.953    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_4_out_reg[6]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.076     1.532    state_machine/word_loader/char_4_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 state_machine/sol_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.808%)  route 0.276ns (66.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.556     1.439    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  state_machine/sol_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  state_machine/sol_addr_reg[9]/Q
                         net (fo=17, routed)          0.276     1.856    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.869     1.997    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.702    state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_4_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.559     1.442    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  state_machine/word_loader/word_chars_reg_reg[4][5]/Q
                         net (fo=1, routed)           0.100     1.683    state_machine/word_loader/word_chars_reg_reg[4][5]
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_4_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.826     1.953    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_4_out_reg[5]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.071     1.527    state_machine/word_loader/char_4_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_4_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.117%)  route 0.106ns (42.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.559     1.442    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  state_machine/word_loader/word_chars_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.106     1.689    state_machine/word_loader/word_chars_reg_reg[4][3]
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_4_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.826     1.953    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  state_machine/word_loader/char_4_out_reg[3]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.075     1.531    state_machine/word_loader/char_4_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 state_machine/word_loader/word_chars_reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/word_loader/char_1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.559     1.442    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  state_machine/word_loader/word_chars_reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  state_machine/word_loader/word_chars_reg_reg[1][4]/Q
                         net (fo=1, routed)           0.059     1.629    state_machine/word_loader/word_chars_reg_reg[1][4]
    SLICE_X36Y36         FDRE                                         r  state_machine/word_loader/char_1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.827     1.954    state_machine/word_loader/clk_ext_port_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  state_machine/word_loader/char_1_out_reg[4]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.016     1.471    state_machine/word_loader/char_1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 transmitter/Baud_Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/Baud_Counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.562     1.445    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  transmitter/Baud_Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmitter/Baud_Counter_reg[5]/Q
                         net (fo=4, routed)           0.077     1.663    transmitter/Baud_Counter_reg_n_0_[5]
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.708 r  transmitter/Baud_Counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.708    transmitter/Baud_Counter[6]
    SLICE_X33Y41         FDRE                                         r  transmitter/Baud_Counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.831     1.958    transmitter/clk_ext_port_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  transmitter/Baud_Counter_reg[6]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.091     1.549    transmitter/Baud_Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 receiver/shift_register_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Rx_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.221%)  route 0.129ns (47.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.561     1.444    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X44Y37         FDSE                                         r  receiver/shift_register_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  receiver/shift_register_reg[8]/Q
                         net (fo=3, routed)           0.129     1.714    receiver/shift_register[8]
    SLICE_X43Y36         FDRE                                         r  receiver/Rx_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.828     1.955    receiver/clk_ext_port_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  receiver/Rx_Data_Out_reg[7]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.076     1.553    receiver/Rx_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 state_machine/data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/send_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.065%)  route 0.330ns (63.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.555     1.438    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  state_machine/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  state_machine/data_ready_reg/Q
                         net (fo=3, routed)           0.330     1.909    state_machine/data_ready
    SLICE_X35Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.954 r  state_machine/send_i_1/O
                         net (fo=1, routed)           0.000     1.954    state_machine/send_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  state_machine/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.822     1.949    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  state_machine/send_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.091     1.791    state_machine/send_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   state_machine/dictionary/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  receiver/baud_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  receiver/baud_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  receiver/baud_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  receiver/baud_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  receiver/baud_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  receiver/baud_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  receiver/baud_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  receiver/baud_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  receiver/baud_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  receiver/baud_count_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25  state_machine/num_tries_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25  state_machine/num_tries_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25  state_machine/num_tries_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y32  transmitter/q_size_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y32  transmitter/q_size_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y36  receiver/Rx_Data_Out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35  receiver/Rx_Data_Out_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y36  receiver/Rx_Data_Out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y36  receiver/Rx_Data_Out_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y35  receiver/Rx_Data_Out_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.580ns (16.506%)  route 2.934ns (83.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.762     8.591    state_machine/state_flag[2]
    SLICE_X47Y31         FDCE                                         f  state_machine/num_tries_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  state_machine/num_tries_reg[28]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    state_machine/num_tries_reg[28]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.580ns (16.506%)  route 2.934ns (83.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.762     8.591    state_machine/state_flag[2]
    SLICE_X47Y31         FDCE                                         f  state_machine/num_tries_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  state_machine/num_tries_reg[29]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    state_machine/num_tries_reg[29]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.580ns (16.506%)  route 2.934ns (83.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.762     8.591    state_machine/state_flag[2]
    SLICE_X47Y31         FDCE                                         f  state_machine/num_tries_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.438    14.779    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  state_machine/num_tries_reg[31]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X47Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    state_machine/num_tries_reg[31]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.751     8.580    state_machine/state_flag[2]
    SLICE_X45Y29         FDCE                                         f  state_machine/num_tries_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.437    14.778    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  state_machine/num_tries_reg[18]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    state_machine/num_tries_reg[18]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.751     8.580    state_machine/state_flag[2]
    SLICE_X45Y29         FDCE                                         f  state_machine/num_tries_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.437    14.778    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  state_machine/num_tries_reg[19]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    state_machine/num_tries_reg[19]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.751     8.580    state_machine/state_flag[2]
    SLICE_X45Y29         FDCE                                         f  state_machine/num_tries_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.437    14.778    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  state_machine/num_tries_reg[20]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    state_machine/num_tries_reg[20]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.580ns (16.559%)  route 2.923ns (83.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.751     8.580    state_machine/state_flag[2]
    SLICE_X45Y29         FDCE                                         f  state_machine/num_tries_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.437    14.778    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  state_machine/num_tries_reg[22]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X45Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    state_machine/num_tries_reg[22]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.580ns (17.265%)  route 2.779ns (82.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.608     8.437    state_machine/state_flag[2]
    SLICE_X44Y30         FDCE                                         f  state_machine/num_tries_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.437    14.778    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y30         FDCE                                         r  state_machine/num_tries_reg[27]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    state_machine/num_tries_reg[27]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.580ns (17.265%)  route 2.779ns (82.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.608     8.437    state_machine/state_flag[2]
    SLICE_X44Y30         FDCE                                         f  state_machine/num_tries_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.437    14.778    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y30         FDCE                                         r  state_machine/num_tries_reg[30]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    state_machine/num_tries_reg[30]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.580ns (17.994%)  route 2.643ns (82.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.556     5.077    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          1.172     6.705    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.829 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          1.472     8.301    state_machine/state_flag[2]
    SLICE_X47Y30         FDCE                                         f  state_machine/num_tries_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         1.437    14.778    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y30         FDCE                                         r  state_machine/num_tries_reg[24]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X47Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    state_machine/num_tries_reg[24]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  6.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.195     2.354    state_machine/state_flag[2]
    SLICE_X45Y25         FDCE                                         f  state_machine/num_tries_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.818     1.945    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y25         FDCE                                         r  state_machine/num_tries_reg[0]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X45Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    state_machine/num_tries_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.356%)  route 0.728ns (79.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.195     2.354    state_machine/state_flag[2]
    SLICE_X45Y25         FDCE                                         f  state_machine/num_tries_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.818     1.945    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X45Y25         FDCE                                         r  state_machine/num_tries_reg[1]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X45Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    state_machine/num_tries_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.186ns (18.180%)  route 0.837ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.304     2.463    state_machine/state_flag[2]
    SLICE_X47Y25         FDCE                                         f  state_machine/num_tries_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.818     1.945    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y25         FDCE                                         r  state_machine/num_tries_reg[2]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X47Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    state_machine/num_tries_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.186ns (18.180%)  route 0.837ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.304     2.463    state_machine/state_flag[2]
    SLICE_X47Y25         FDCE                                         f  state_machine/num_tries_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.818     1.945    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y25         FDCE                                         r  state_machine/num_tries_reg[3]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X47Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    state_machine/num_tries_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.186ns (18.180%)  route 0.837ns (81.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.304     2.463    state_machine/state_flag[2]
    SLICE_X47Y25         FDCE                                         f  state_machine/num_tries_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.818     1.945    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y25         FDCE                                         r  state_machine/num_tries_reg[4]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X47Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    state_machine/num_tries_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.186ns (16.965%)  route 0.910ns (83.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.378     2.536    state_machine/state_flag[2]
    SLICE_X47Y26         FDCE                                         f  state_machine/num_tries_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.819     1.946    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y26         FDCE                                         r  state_machine/num_tries_reg[5]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.356    state_machine/num_tries_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.186ns (16.965%)  route 0.910ns (83.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.378     2.536    state_machine/state_flag[2]
    SLICE_X47Y26         FDCE                                         f  state_machine/num_tries_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.819     1.946    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y26         FDCE                                         r  state_machine/num_tries_reg[6]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.356    state_machine/num_tries_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.186ns (16.965%)  route 0.910ns (83.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.378     2.536    state_machine/state_flag[2]
    SLICE_X47Y26         FDCE                                         f  state_machine/num_tries_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.819     1.946    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y26         FDCE                                         r  state_machine/num_tries_reg[7]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.356    state_machine/num_tries_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.186ns (15.904%)  route 0.984ns (84.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.451     2.610    state_machine/state_flag[2]
    SLICE_X47Y27         FDCE                                         f  state_machine/num_tries_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.821     1.948    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  state_machine/num_tries_reg[10]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X47Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    state_machine/num_tries_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 state_machine/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_machine/num_tries_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.186ns (15.904%)  route 0.984ns (84.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.557     1.440    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  state_machine/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  state_machine/current_state_reg[1]/Q
                         net (fo=56, routed)          0.533     2.114    state_machine/current_state[1]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.159 f  state_machine/num_tries[31]_i_2/O
                         net (fo=35, routed)          0.451     2.610    state_machine/state_flag[2]
    SLICE_X47Y27         FDCE                                         f  state_machine/num_tries_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_port_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=976, routed)         0.821     1.948    state_machine/clk_ext_port_IBUF_BUFG
    SLICE_X47Y27         FDCE                                         r  state_machine/num_tries_reg[11]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X47Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    state_machine/num_tries_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.252    





