

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_stage_2_store'
================================================================
* Date:           Thu Oct 23 18:56:08 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49155|    49155|  0.492 ms|  0.492 ms|  49155|  49155|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- stage_2_store  |    49153|    49153|         3|          1|          1|  49152|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     132|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     273|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      86|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      86|     477|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+---+-----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------+----------------+---------+----+---+-----+-----+
    |mux_646_16_1_1_U1  |mux_646_16_1_1  |        0|   0|  0|  273|    0|
    +-------------------+----------------+---------+----+---+-----+-----+
    |Total              |                |        0|   0|  0|  273|    0|
    +-------------------+----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1380_1_fu_150_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln1380_fu_141_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln1381_fu_188_p2       |         +|   0|  0|  40|          33|          17|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1380_1_fu_156_p2    |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln1380_fu_135_p2      |      icmp|   0|  0|  13|          16|          16|
    |select_ln1380_fu_162_p3    |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 132|         100|          64|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2            |   9|          2|   16|         32|
    |ap_sig_allocacmp_phi_urem_load  |   9|          2|   16|         32|
    |gmem2_blk_n_W                   |   9|          2|    1|          2|
    |i_fu_76                         |   9|          2|   16|         32|
    |phi_mul_fu_72                   |   9|          2|   33|         66|
    |phi_urem_fu_68                  |   9|          2|   16|         32|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  72|         16|  100|        200|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_76                           |  16|   0|   16|          0|
    |phi_mul_fu_72                     |  33|   0|   33|          0|
    |phi_urem_fu_68                    |  16|   0|   16|          0|
    |tmp_reg_378                       |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  86|   0|   86|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|                                      RTL Ports                                     | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                                                                              |   in|    1|  ap_ctrl_hs|                              activation_accelerator_Pipeline_stage_2_store|  return value|
|ap_rst                                                                              |   in|    1|  ap_ctrl_hs|                              activation_accelerator_Pipeline_stage_2_store|  return value|
|ap_start                                                                            |   in|    1|  ap_ctrl_hs|                              activation_accelerator_Pipeline_stage_2_store|  return value|
|ap_done                                                                             |  out|    1|  ap_ctrl_hs|                              activation_accelerator_Pipeline_stage_2_store|  return value|
|ap_idle                                                                             |  out|    1|  ap_ctrl_hs|                              activation_accelerator_Pipeline_stage_2_store|  return value|
|ap_ready                                                                            |  out|    1|  ap_ctrl_hs|                              activation_accelerator_Pipeline_stage_2_store|  return value|
|m_axi_gmem2_AWVALID                                                                 |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWREADY                                                                 |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWADDR                                                                  |  out|   64|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWID                                                                    |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWLEN                                                                   |  out|   32|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWSIZE                                                                  |  out|    3|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWBURST                                                                 |  out|    2|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWLOCK                                                                  |  out|    2|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWCACHE                                                                 |  out|    4|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWPROT                                                                  |  out|    3|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWQOS                                                                   |  out|    4|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWREGION                                                                |  out|    4|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_AWUSER                                                                  |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_WVALID                                                                  |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_WREADY                                                                  |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_WDATA                                                                   |  out|   16|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_WSTRB                                                                   |  out|    2|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_WLAST                                                                   |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_WID                                                                     |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_WUSER                                                                   |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARVALID                                                                 |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARREADY                                                                 |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARADDR                                                                  |  out|   64|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARID                                                                    |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARLEN                                                                   |  out|   32|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARSIZE                                                                  |  out|    3|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARBURST                                                                 |  out|    2|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARLOCK                                                                  |  out|    2|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARCACHE                                                                 |  out|    4|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARPROT                                                                  |  out|    3|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARQOS                                                                   |  out|    4|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARREGION                                                                |  out|    4|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_ARUSER                                                                  |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RVALID                                                                  |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RREADY                                                                  |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RDATA                                                                   |   in|   16|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RLAST                                                                   |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RID                                                                     |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RFIFONUM                                                                |   in|   10|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RUSER                                                                   |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_RRESP                                                                   |   in|    2|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_BVALID                                                                  |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_BREADY                                                                  |  out|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_BRESP                                                                   |   in|    2|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_BID                                                                     |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|m_axi_gmem2_BUSER                                                                   |   in|    1|       m_axi|                                                                      gmem2|       pointer|
|sext_ln1380                                                                         |   in|   63|     ap_none|                                                                sext_ln1380|        scalar|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0  |  out|   10|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1380_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln1380"   --->   Operation 9 'read' 'sext_ln1380_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1380_cast = sext i63 %sext_ln1380_read"   --->   Operation 10 'sext' 'sext_ln1380_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 49152, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i33 0, i33 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i16 %i" [activation_accelerator.cpp:1380]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1380_cast" [activation_accelerator.cpp:1380]   --->   Operation 18 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.10ns)   --->   "%icmp_ln1380 = icmp_eq  i16 %i_2, i16 49152" [activation_accelerator.cpp:1380]   --->   Operation 20 'icmp' 'icmp_ln1380' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%add_ln1380 = add i16 %i_2, i16 1" [activation_accelerator.cpp:1380]   --->   Operation 22 'add' 'add_ln1380' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1380 = br i1 %icmp_ln1380, void %for.inc34.split, void %if.end37.loopexit13.exitStub" [activation_accelerator.cpp:1380]   --->   Operation 23 'br' 'br_ln1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%phi_urem_load = load i16 %phi_urem" [activation_accelerator.cpp:1380]   --->   Operation 24 'load' 'phi_urem_load' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%add_ln1380_1 = add i16 %phi_urem_load, i16 1" [activation_accelerator.cpp:1380]   --->   Operation 25 'add' 'add_ln1380_1' <Predicate = (!icmp_ln1380)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.10ns)   --->   "%icmp_ln1380_1 = icmp_ult  i16 %add_ln1380_1, i16 768" [activation_accelerator.cpp:1380]   --->   Operation 26 'icmp' 'icmp_ln1380_1' <Predicate = (!icmp_ln1380)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.35ns)   --->   "%select_ln1380 = select i1 %icmp_ln1380_1, i16 %add_ln1380_1, i16 0" [activation_accelerator.cpp:1380]   --->   Operation 27 'select' 'select_ln1380' <Predicate = (!icmp_ln1380)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1381 = zext i16 %phi_urem_load" [activation_accelerator.cpp:1381]   --->   Operation 28 'zext' 'zext_ln1381' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1381" [activation_accelerator.cpp:1381]   --->   Operation 29 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 = load i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65" [activation_accelerator.cpp:1381]   --->   Operation 30 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66' <Predicate = (!icmp_ln1380)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln1380 = store i16 %add_ln1380, i16 %i" [activation_accelerator.cpp:1380]   --->   Operation 31 'store' 'store_ln1380' <Predicate = (!icmp_ln1380)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln1380 = store i16 %select_ln1380, i16 %phi_urem" [activation_accelerator.cpp:1380]   --->   Operation 32 'store' 'store_ln1380' <Predicate = (!icmp_ln1380)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul_load = load i33 %phi_mul" [activation_accelerator.cpp:1381]   --->   Operation 33 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln1381 = add i33 %phi_mul_load, i33 87382" [activation_accelerator.cpp:1381]   --->   Operation 34 'add' 'add_ln1381' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i33.i32.i32, i33 %phi_mul_load, i32 26, i32 31" [activation_accelerator.cpp:1381]   --->   Operation 35 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 = load i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65" [activation_accelerator.cpp:1381]   --->   Operation 36 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.64i16.i6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i6 %trunc_ln4" [activation_accelerator.cpp:1381]   --->   Operation 37 'mux' 'tmp' <Predicate = true> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln1380 = store i33 %add_ln1381, i33 %phi_mul" [activation_accelerator.cpp:1380]   --->   Operation 38 'store' 'store_ln1380' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln1380)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [activation_accelerator.cpp:1380]   --->   Operation 39 'specloopname' 'specloopname_ln1380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (7.30ns)   --->   "%write_ln1381 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem2_addr, i16 %tmp, i2 3" [activation_accelerator.cpp:1381]   --->   Operation 40 'write' 'write_ln1381' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1380 = br void %for.inc34" [activation_accelerator.cpp:1380]   --->   Operation 41 'br' 'br_ln1380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln1380]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                                                     (alloca           ) [ 0100]
phi_mul                                                                      (alloca           ) [ 0110]
i                                                                            (alloca           ) [ 0100]
sext_ln1380_read                                                             (read             ) [ 0000]
sext_ln1380_cast                                                             (sext             ) [ 0000]
specinterface_ln0                                                            (specinterface    ) [ 0000]
store_ln0                                                                    (store            ) [ 0000]
store_ln0                                                                    (store            ) [ 0000]
store_ln0                                                                    (store            ) [ 0000]
br_ln0                                                                       (br               ) [ 0000]
i_2                                                                          (load             ) [ 0000]
specbitsmap_ln0                                                              (specbitsmap      ) [ 0000]
gmem2_addr                                                                   (getelementptr    ) [ 0111]
specpipeline_ln0                                                             (specpipeline     ) [ 0000]
icmp_ln1380                                                                  (icmp             ) [ 0110]
empty                                                                        (speclooptripcount) [ 0000]
add_ln1380                                                                   (add              ) [ 0000]
br_ln1380                                                                    (br               ) [ 0000]
phi_urem_load                                                                (load             ) [ 0000]
add_ln1380_1                                                                 (add              ) [ 0000]
icmp_ln1380_1                                                                (icmp             ) [ 0000]
select_ln1380                                                                (select           ) [ 0000]
zext_ln1381                                                                  (zext             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 (getelementptr    ) [ 0110]
store_ln1380                                                                 (store            ) [ 0000]
store_ln1380                                                                 (store            ) [ 0000]
phi_mul_load                                                                 (load             ) [ 0000]
add_ln1381                                                                   (add              ) [ 0000]
trunc_ln4                                                                    (partselect       ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 (load             ) [ 0000]
tmp                                                                          (mux              ) [ 0101]
store_ln1380                                                                 (store            ) [ 0000]
specloopname_ln1380                                                          (specloopname     ) [ 0000]
write_ln1381                                                                 (write            ) [ 0000]
br_ln1380                                                                    (br               ) [ 0000]
ret_ln0                                                                      (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln1380">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1380"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i16.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="phi_urem_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="phi_mul_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln1380_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="63" slack="0"/>
<pin id="82" dir="0" index="1" bw="63" slack="0"/>
<pin id="83" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1380_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln1381_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2"/>
<pin id="89" dir="0" index="2" bw="16" slack="1"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1381/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="16" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln1380_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="63" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1380_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="33" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_2_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="gmem2_addr_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln1380_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1380/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln1380_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1380/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_urem_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln1380_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1380_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln1380_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1380_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln1380_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1380/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln1381_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1381/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln1380_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1380/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln1380_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1380/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_mul_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="33" slack="1"/>
<pin id="187" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln1381_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="33" slack="0"/>
<pin id="190" dir="0" index="1" bw="18" slack="0"/>
<pin id="191" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1381/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="33" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="1" slack="0"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="1" slack="0"/>
<pin id="211" dir="0" index="6" bw="1" slack="0"/>
<pin id="212" dir="0" index="7" bw="1" slack="0"/>
<pin id="213" dir="0" index="8" bw="1" slack="0"/>
<pin id="214" dir="0" index="9" bw="1" slack="0"/>
<pin id="215" dir="0" index="10" bw="1" slack="0"/>
<pin id="216" dir="0" index="11" bw="1" slack="0"/>
<pin id="217" dir="0" index="12" bw="1" slack="0"/>
<pin id="218" dir="0" index="13" bw="1" slack="0"/>
<pin id="219" dir="0" index="14" bw="1" slack="0"/>
<pin id="220" dir="0" index="15" bw="1" slack="0"/>
<pin id="221" dir="0" index="16" bw="1" slack="0"/>
<pin id="222" dir="0" index="17" bw="1" slack="0"/>
<pin id="223" dir="0" index="18" bw="1" slack="0"/>
<pin id="224" dir="0" index="19" bw="1" slack="0"/>
<pin id="225" dir="0" index="20" bw="1" slack="0"/>
<pin id="226" dir="0" index="21" bw="1" slack="0"/>
<pin id="227" dir="0" index="22" bw="1" slack="0"/>
<pin id="228" dir="0" index="23" bw="1" slack="0"/>
<pin id="229" dir="0" index="24" bw="1" slack="0"/>
<pin id="230" dir="0" index="25" bw="1" slack="0"/>
<pin id="231" dir="0" index="26" bw="1" slack="0"/>
<pin id="232" dir="0" index="27" bw="1" slack="0"/>
<pin id="233" dir="0" index="28" bw="1" slack="0"/>
<pin id="234" dir="0" index="29" bw="1" slack="0"/>
<pin id="235" dir="0" index="30" bw="1" slack="0"/>
<pin id="236" dir="0" index="31" bw="1" slack="0"/>
<pin id="237" dir="0" index="32" bw="1" slack="0"/>
<pin id="238" dir="0" index="33" bw="1" slack="0"/>
<pin id="239" dir="0" index="34" bw="1" slack="0"/>
<pin id="240" dir="0" index="35" bw="1" slack="0"/>
<pin id="241" dir="0" index="36" bw="1" slack="0"/>
<pin id="242" dir="0" index="37" bw="1" slack="0"/>
<pin id="243" dir="0" index="38" bw="1" slack="0"/>
<pin id="244" dir="0" index="39" bw="1" slack="0"/>
<pin id="245" dir="0" index="40" bw="1" slack="0"/>
<pin id="246" dir="0" index="41" bw="1" slack="0"/>
<pin id="247" dir="0" index="42" bw="1" slack="0"/>
<pin id="248" dir="0" index="43" bw="1" slack="0"/>
<pin id="249" dir="0" index="44" bw="1" slack="0"/>
<pin id="250" dir="0" index="45" bw="1" slack="0"/>
<pin id="251" dir="0" index="46" bw="1" slack="0"/>
<pin id="252" dir="0" index="47" bw="1" slack="0"/>
<pin id="253" dir="0" index="48" bw="1" slack="0"/>
<pin id="254" dir="0" index="49" bw="1" slack="0"/>
<pin id="255" dir="0" index="50" bw="1" slack="0"/>
<pin id="256" dir="0" index="51" bw="1" slack="0"/>
<pin id="257" dir="0" index="52" bw="1" slack="0"/>
<pin id="258" dir="0" index="53" bw="1" slack="0"/>
<pin id="259" dir="0" index="54" bw="1" slack="0"/>
<pin id="260" dir="0" index="55" bw="1" slack="0"/>
<pin id="261" dir="0" index="56" bw="1" slack="0"/>
<pin id="262" dir="0" index="57" bw="1" slack="0"/>
<pin id="263" dir="0" index="58" bw="1" slack="0"/>
<pin id="264" dir="0" index="59" bw="1" slack="0"/>
<pin id="265" dir="0" index="60" bw="1" slack="0"/>
<pin id="266" dir="0" index="61" bw="1" slack="0"/>
<pin id="267" dir="0" index="62" bw="1" slack="0"/>
<pin id="268" dir="0" index="63" bw="1" slack="0"/>
<pin id="269" dir="0" index="64" bw="1" slack="0"/>
<pin id="270" dir="0" index="65" bw="6" slack="0"/>
<pin id="271" dir="1" index="66" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln1380_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="33" slack="0"/>
<pin id="340" dir="0" index="1" bw="33" slack="1"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1380/2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="phi_urem_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="350" class="1005" name="phi_mul_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="33" slack="0"/>
<pin id="352" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="364" class="1005" name="gmem2_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="2"/>
<pin id="366" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln1380_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1380 "/>
</bind>
</comp>

<comp id="373" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="1"/>
<pin id="375" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="64" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="66" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="80" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="107" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="150" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="147" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="179"><net_src comp="141" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="162" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="185" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="273"><net_src comp="101" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="204" pin=8"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="204" pin=9"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="204" pin=10"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="204" pin=11"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="204" pin=12"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="204" pin=13"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="204" pin=14"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="204" pin=15"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="204" pin=16"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="204" pin=17"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="204" pin=18"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="204" pin=19"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="204" pin=20"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="204" pin=21"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="204" pin=22"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="204" pin=23"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="204" pin=24"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="204" pin=25"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="204" pin=26"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="204" pin=27"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="204" pin=28"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="204" pin=29"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="204" pin=30"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="204" pin=31"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="204" pin=32"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="204" pin=33"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="204" pin=34"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="204" pin=35"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="204" pin=36"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="204" pin=37"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="204" pin=38"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="204" pin=39"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="204" pin=40"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="204" pin=41"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="204" pin=42"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="204" pin=43"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="204" pin=44"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="204" pin=45"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="204" pin=46"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="204" pin=47"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="204" pin=48"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="204" pin=49"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="204" pin=50"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="204" pin=51"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="204" pin=52"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="204" pin=53"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="204" pin=54"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="204" pin=55"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="204" pin=56"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="204" pin=57"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="204" pin=58"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="204" pin=59"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="204" pin=60"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="204" pin=61"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="204" pin=62"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="204" pin=63"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="204" pin=64"/></net>

<net id="337"><net_src comp="194" pin="4"/><net_sink comp="204" pin=65"/></net>

<net id="342"><net_src comp="188" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="68" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="353"><net_src comp="72" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="360"><net_src comp="76" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="367"><net_src comp="129" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="372"><net_src comp="135" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="94" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="381"><net_src comp="204" pin="66"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
 - Input state : 
	Port: activation_accelerator_Pipeline_stage_2_store : gmem2 | {}
	Port: activation_accelerator_Pipeline_stage_2_store : sext_ln1380 | {1 }
	Port: activation_accelerator_Pipeline_stage_2_store : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		gmem2_addr : 1
		icmp_ln1380 : 2
		add_ln1380 : 2
		br_ln1380 : 3
		phi_urem_load : 1
		add_ln1380_1 : 2
		icmp_ln1380_1 : 3
		select_ln1380 : 4
		zext_ln1381 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65 : 3
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_66 : 4
		store_ln1380 : 3
		store_ln1380 : 5
	State 2
		add_ln1381 : 1
		trunc_ln4 : 1
		tmp : 2
		store_ln1380 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    mux   |          tmp_fu_204         |    0    |   273   |
|----------|-----------------------------|---------|---------|
|          |      add_ln1380_fu_141      |    0    |    23   |
|    add   |     add_ln1380_1_fu_150     |    0    |    23   |
|          |      add_ln1381_fu_188      |    0    |    40   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1380_fu_135     |    0    |    13   |
|          |     icmp_ln1380_1_fu_156    |    0    |    13   |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln1380_fu_162    |    0    |    16   |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln1380_read_read_fu_80 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln1381_write_fu_86  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |   sext_ln1380_cast_fu_107   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln1381_fu_170     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln4_fu_194      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   401   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_65_reg_373|   10   |
|                                 gmem2_addr_reg_364                                 |   16   |
|                                      i_reg_357                                     |   16   |
|                                 icmp_ln1380_reg_369                                |    1   |
|                                   phi_mul_reg_350                                  |   33   |
|                                  phi_urem_reg_343                                  |   16   |
|                                     tmp_reg_378                                    |   16   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   108  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   401  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   108  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   108  |   410  |
+-----------+--------+--------+--------+
