//-----------------------------------------------------------------------------
// axi_perf_mon_v5_0_9_top  module
//-----------------------------------------------------------------------------
// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
//
//  This file contains confidential and proprietary information
//  of Xilinx, Inc. and is protected under U.S. and 
//  international copyright and other intellectual property
//  laws.
//  
//  DISCLAIMER
//  This disclaimer is not a license and does not grant any
//  rights to the materials distributed herewith. Except as
//  otherwise provided in a valid license issued to you by
//  Xilinx, and to the maximum extent permitted by applicable
//  law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
//  WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
//  AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
//  BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
//  INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
//  (2) Xilinx shall not be liable (whether in contract or tort,
//  including negligence, or under any other theory of
//  liability) for any loss or damage of any kind or nature
//  related to, arising under or in connection with these
//  materials, including for any direct, or any indirect,
//  special, incidental, or consequential loss or damage
//  (including loss of data, profits, goodwill, or any type of
//  loss or damage suffered as a result of any action brought
//  by a third party) even if such damage or loss was
//  reasonably foreseeable or Xilinx had been advised of the
//  possibility of the same.
//  
//  CRITICAL APPLICATIONS
//  Xilinx products are not designed or intended to be fail-
//  safe, or for use in any application requiring fail-safe
//  performance, such as life-support or safety devices or
//  systems, Class III medical devices, nuclear facilities,
//  applications related to the deployment of airbags, or any
//  other applications that could lead to death, personal
//  injury, or severe property or environmental damage
//  (individually and collectively, "Critical
//  Applications"). Customer assumes the sole risk and
//  liability of any use of Xilinx products in Critical
//  Applications, subject only to applicable laws and
//  regulations governing limitations on product liability.
//  
//  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
//  PART OF THIS FILE AT ALL TIMES.
//-----------------------------------------------------------------------------
// Filename     : axi_perf_mon_v5_0_9_top.v
// Version      : v5.0
// Description  : This is the top level wrapper file for the AXI Performance
//                Monitor. 
// Verilog-Standard:verilog-2001
//-----------------------------------------------------------------------------
// Structure:   
// axi_perf_mon_v5_0_9_top.v
//   \--axi_perf_mon_v5_0_9_advanced.v
//     \-- axi_perf_mon_v5_0_9_axi_interface.v
//     \-- axi_perf_mon_v5_0_9_register_module.v
//             \--axi_perf_mon_v5_0_9_cdc_sync.v
//             \-- axi_perf_mon_v5_0_9_intr_sync.v
//                \--axi_perf_mon_v5_0_9_cdc_sync.v
//      \-- axi_perf_mon_v5_0_9_interrupt_module.v
//      \-- axi_perf_mon_v5_0_9_cdc_sync.v
//          \-- axi_perf_mon_v5_0_9_glbl_clk_cnt.v
//           \-- axi_perf_mon_v5_0_9_counter.v
//      \-- axi_perf_mon_v5_0_9_mon_fifo.v
//           \-- axi_perf_mon_v5_0_9_async_fifo.vhd
//      \-- axi_perf_mon_v5_0_9_metric_calc.v
//            \-- axi_perf_mon_v5_0_9_sync_fifo.vhd
//            \-- axi_perf_mon_v5_0_9_counter.v
//      \-- axi_perf_mon_v5_0_9_metric_counters.v
//            \-- axi_perf_mon_v5_0_9_metric_sel_n_cnt.v 
//            \--axi_perf_mon_v5_0_9_acc_n_incr.v
//               \--axi_perf_mon_v5_0_9_counter.v
//      \-- axi_perf_mon_v5_0_9_samp_intl_cnt.v
//          \-- axi_perf_mon_v5_0_9_counter.v
//      \-- axi_perf_mon_v5_0_9_samp_metrics_data.v
//      \-- axi_perf_mon_v5_0_9_flags_gen.v
//      \-- axi_perf_mon_v5_0_9_strm_fifo_wr_logic.v
//          \-- axi_perf_mon_v5_0_9_counter.v
//      \-- axi_perf_mon_v5_0_9_async_stream_fifo.v
//           \-- axi_perf_mon_v5_0_9_async_fifo.vhd
//   \--axi_perf_mon_v5_0_9_profile.v
//     \-- axi_perf_mon_v5_0_9_axi_interface.v
//             \--axi_perf_mon_v5_0_9_cdc_sync.v
//             \-- axi_perf_mon_v5_0_9_intr_sync.v
//                 \--axi_perf_mon_v5_0_9_cdc_sync.v
//      \-- axi_perf_mon_v5_0_9_interrupt_module.v
//      \-- axi_perf_mon_v5_0_9_cdc_sync.v
//      \-- axi_perf_mon_v5_0_9_mon_fifo.v
//           \-- axi_perf_mon_v5_0_9_async_fifo.vhd
//       \-- axi_perf_mon_v5_0_9_register_module_profile.v
//       \-- axi_perf_mon_v5_0_9_metric_calc_profile.v
//            \-- axi_perf_mon_v5_0_9_sync_fifo.vhd
//            \-- axi_perf_mon_v5_0_9_counter.v
//       \-- axi_perf_mon_v5_0_9_metric_counters_profile.v
//           \--axi_perf_mon_v5_0_9_acc_sample_profile.v
//      \-- axi_perf_mon_v5_0_9_strm_fifo_wr_logic.v
//      \-- axi_perf_mon_v5_0_9_async_stream_fifo.v
//       \-- axi_perf_mon_v5_0_9_flags_gen_trace.v
//---------------------------------------------------------------------------
// Author  :   NLR 
// History :    
// NLR       07/25/2012      First Version
// ^^^^^^
// NLR       12/18/2012      Release of v3_00_a with feature updates
// ^^^^^^
// NLR       03/20/2013      Release of v5_0
// ^^^^^^ 
// NLR       04/15/2013      Added resetting of sampled metric counters with
//                           Control register bit 
// ^^^^^^^
// NLR       06/18/2013      Restructred the code with proper generate statements 
// ^^^^^^^
// NLR       10/02/2013      Added advanced, profile and trace mode supports
// ^^^^^^^                   Metric scaling factor support
//---------------------------------------------------------------------------
// Naming Conventions:
//      active low signals:                     "*_n"
//      clock signals:                          "clk", "clk_div#", "clk_#x" 
//      reset signals:                          "rst", "rst_n" 
//      generics:                                "C_*" 
//      user defined types:                     "*_TYPE" 
//      state machine next state:               "*_ns" 
//      state machine current state:            "*_cs" 
//      combinatorial signals:                  "*_com" 
//      pipelined or register delay signals:    "*_d#" 
//      counter signals:                        "*cnt*"
//      clock enable signals:                   "*_ce" 
//      internal version of output port         "*_i"
//      device pins:                            "*_pin" 
//      ports:                                  - Lowercase 
//---------------------------------------------------------------------------

//Top Module 
`timescale 1ns/1ps
(* DowngradeIPIdentifiedWarnings="yes" *)

module axi_perf_mon_v5_0_9_top 
  # (
    parameter C_FAMILY                        = "virtex7",
    parameter C_INSTANCE                      = "axi_perf_mon_v5_0_9_top_inst",

    //AXI Lite Interface parameters for this core
    parameter C_LITE_ADDRESS_WIDTH              = 16, 

    //AXI Slave Interface parameters for this core
    parameter C_S_AXI_ADDR_WIDTH              = 16, 
    parameter C_S_AXI_DATA_WIDTH              = 32,
    parameter C_S_AXI_PROTOCOL                = "AXI4LITE",
    parameter C_S_AXI_ID_WIDTH                = 1,
    parameter C_SUPPORT_ID_REFLECTION         = 0,
   
    // Mode selection parameters
    parameter C_ENABLE_ADVANCED               = 1,
    parameter C_ENABLE_PROFILE                = 0,
    parameter C_ENABLE_TRACE                  = 0,

    // Trace Mode parameters 
    parameter C_EN_AXI_DEBUG                  = 0, 
    parameter C_EN_TRIGGER                    = 0, 
    parameter C_EN_WR_ADD_FLAG                = 1, 
    parameter C_EN_FIRST_WRITE_FLAG           = 1, 
    parameter C_EN_LAST_WRITE_FLAG            = 1, 
    parameter C_EN_RESPONSE_FLAG              = 1, 
    parameter C_EN_RD_ADD_FLAG                = 1, 
    parameter C_EN_FIRST_READ_FLAG            = 1, 
    parameter C_EN_LAST_READ_FLAG             = 1, 
    parameter C_EN_SW_REG_WR_FLAG             = 0, 
    parameter C_EN_EXT_EVENTS_FLAG            = 0, 

    //Counter Parameters
    parameter C_NUM_MONITOR_SLOTS             = 1,
    parameter C_ENABLE_EVENT_COUNT            = 1,  //-- enables/disables perf mon counting logic
    parameter C_NUM_OF_COUNTERS               = 1,
    parameter C_METRIC_COUNT_WIDTH            = 32, 
    parameter C_METRIC_COUNT_SCALE            = 1, 
    parameter C_GLOBAL_COUNT_WIDTH            = 32,
    parameter C_HAVE_SAMPLED_METRIC_CNT       = 1,  //-- enable sampled metric counters logic
    parameter C_METRICS_SAMPLE_COUNT_WIDTH    = 32,
    parameter C_AXI4LITE_CORE_CLK_ASYNC       = 1,  //-- disable synchronizers incase its 0 

    //AXI Slot 0 Interface parameters
    parameter C_SLOT_0_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_0_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_0_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_0_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_0_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_0_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_0_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_0_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_0_FIFO_ENABLE            = 1,

    //AXI Slot 1 Interface parameters
    parameter C_SLOT_1_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_1_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_1_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_1_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_1_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_1_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_1_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_1_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_1_FIFO_ENABLE            = 1,

    //AXI Slot 2 Interface parameters
    parameter C_SLOT_2_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_2_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_2_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_2_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_2_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_2_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_2_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_2_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_2_FIFO_ENABLE            = 1,
 
    //AXI Slot 3 Interface parameters
    parameter C_SLOT_3_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_3_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_3_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_3_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_3_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_3_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_3_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_3_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_3_FIFO_ENABLE            = 1,

    //AXI Slot 4 Interface parameters
    parameter C_SLOT_4_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_4_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_4_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_4_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_4_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_4_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_4_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_4_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_4_FIFO_ENABLE            = 1,

    //AXI Slot 5 Interface parameters
    parameter C_SLOT_5_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_5_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_5_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_5_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_5_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_5_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_5_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_5_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_5_FIFO_ENABLE            = 1,

    //AXI Slot 6 Interface parameters
    parameter C_SLOT_6_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_6_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_6_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_6_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_6_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_6_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_6_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_6_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_6_FIFO_ENABLE            = 1,

    //AXI Slot 7 Interface parameters
    parameter C_SLOT_7_AXI_ADDR_WIDTH         = 32,
    parameter C_SLOT_7_AXI_DATA_WIDTH         = 32,
    parameter C_SLOT_7_AXI_ID_WIDTH           = 1,
    parameter C_SLOT_7_AXI_PROTOCOL           = "AXI4",
    parameter C_SLOT_7_AXIS_TDATA_WIDTH       = 32,
    parameter C_SLOT_7_AXIS_TID_WIDTH         = 1,
    parameter C_SLOT_7_AXIS_TDEST_WIDTH       = 1,
    parameter C_SLOT_7_AXIS_TUSER_WIDTH       = 1,
    parameter C_SLOT_7_FIFO_ENABLE            = 1,

    //WLEN parameters
    parameter C_SLOT_0_AXI_AWLEN              = 7,
    parameter C_SLOT_1_AXI_AWLEN              = 7,
    parameter C_SLOT_2_AXI_AWLEN              = 7,
    parameter C_SLOT_3_AXI_AWLEN              = 7,
    parameter C_SLOT_4_AXI_AWLEN              = 7,
    parameter C_SLOT_5_AXI_AWLEN              = 7,
    parameter C_SLOT_6_AXI_AWLEN              = 7,
    parameter C_SLOT_7_AXI_AWLEN              = 7,
    parameter C_SLOT_0_AXI_LOCK               = 0,
    parameter C_SLOT_1_AXI_LOCK               = 0,
    parameter C_SLOT_2_AXI_LOCK               = 0,
    parameter C_SLOT_3_AXI_LOCK               = 0,
    parameter C_SLOT_4_AXI_LOCK               = 0,
    parameter C_SLOT_5_AXI_LOCK               = 0,
    parameter C_SLOT_6_AXI_LOCK               = 0,
    parameter C_SLOT_7_AXI_LOCK               = 0,

// Register all Monitor inputs option
    parameter C_REG_ALL_MONITOR_SIGNALS       = 0,

    // Fifo option for external events
    parameter C_EXT_EVENT0_FIFO_ENABLE        = 1,
    parameter C_EXT_EVENT1_FIFO_ENABLE        = 1,
    parameter C_EXT_EVENT2_FIFO_ENABLE        = 1,
    parameter C_EXT_EVENT3_FIFO_ENABLE        = 1,
    parameter C_EXT_EVENT4_FIFO_ENABLE        = 1,
    parameter C_EXT_EVENT5_FIFO_ENABLE        = 1,
    parameter C_EXT_EVENT6_FIFO_ENABLE        = 1,
    parameter C_EXT_EVENT7_FIFO_ENABLE        = 1,

    //Event Log Parameters
    parameter C_ENABLE_EVENT_LOG              = 0,  // Enables event logging logic
    parameter C_FIFO_AXIS_DEPTH               = 32, // AXI Streaming FIFO depth
    parameter C_FIFO_AXIS_TDATA_WIDTH         = 56, // AXI Streaming FIFO width
    parameter C_AXIS_DWIDTH_ROUND_TO_32       = 64, // AXI Streaming FIFO width rounded to next 32bit
    parameter C_FIFO_AXIS_TID_WIDTH           = 1,  // AXI Streaming FIFO ID width
    parameter C_FIFO_AXIS_SYNC                = 0,  // 1=Sync FIFO, 0=ASYNC FIFO
    parameter C_SHOW_AXI_IDS                  = 0,
    parameter C_SHOW_AXI_LEN                  = 0,
    parameter C_SHOW_AXIS_TID                 = 0,
    parameter C_SHOW_AXIS_TDEST               = 0,
    parameter C_SHOW_AXIS_TUSER               = 0,
    parameter ENABLE_EXT_EVENTS               = 0,
    parameter COUNTER_LOAD_VALUE              = 32'h00000000, 
    parameter C_LOG_DATA_OFFLD                = 0,//0- stream offload,1-Memorymap offload 
    parameter S_AXI_OFFLD_ID_WIDTH            = 1,//offload interface ID width.
    parameter C_S_AXI4_BASEADDR               = 32'hFFFFFFFF,//CR#782642.
    parameter C_S_AXI4_HIGHADDR               = 32'h0
        )
    (
    //AXI-Lite Interface   
    input                                    s_axi_aclk,
    input                                    s_axi_aresetn,
    input [C_LITE_ADDRESS_WIDTH-1:0]         s_axi_awaddr,
    input                                    s_axi_awvalid,
    input [C_S_AXI_ID_WIDTH-1:0]             s_axi_awid,     //AXI4 Full Interface support
    output                                   s_axi_awready,
    input [31:0]                             s_axi_wdata,
    input [3:0]                              s_axi_wstrb,
    input                                    s_axi_wvalid,
    output                                   s_axi_wready,
    output [1:0]                             s_axi_bresp,
    output                                   s_axi_bvalid,
    output [C_S_AXI_ID_WIDTH-1:0]            s_axi_bid,      //AXI4 Full Interface support
    input                                    s_axi_bready,
    input  [C_LITE_ADDRESS_WIDTH-1:0]        s_axi_araddr,
    input                                    s_axi_arvalid,
    input [C_S_AXI_ID_WIDTH-1:0]             s_axi_arid,     //AXI4 Full Interface support
    output                                   s_axi_arready,
    output [31:0]                            s_axi_rdata,
    output [1:0]                             s_axi_rresp,
    output                                   s_axi_rvalid,
    output [C_S_AXI_ID_WIDTH-1:0]            s_axi_rid,      //AXI4 Full Interface support
    input                                    s_axi_rready,
  
    // SLOT 0 AXI MM Interface signals
    input                                    slot_0_axi_aclk,
    input                                    slot_0_axi_aresetn,
    input [C_SLOT_0_AXI_ID_WIDTH-1:0]        slot_0_axi_awid,
    input [C_SLOT_0_AXI_ADDR_WIDTH-1:0]      slot_0_axi_awaddr,
    input [2:0]                              slot_0_axi_awprot,
    input [C_SLOT_0_AXI_AWLEN:0]             slot_0_axi_awlen,
    input [2:0]                              slot_0_axi_awsize,
    input [1:0]                              slot_0_axi_awburst,
    input [3:0]                              slot_0_axi_awcache,
    input [C_SLOT_0_AXI_LOCK : 0]            slot_0_axi_awlock,
    input                                    slot_0_axi_awvalid,
    input                                    slot_0_axi_awready,
    input [C_SLOT_0_AXI_DATA_WIDTH-1:0]      slot_0_axi_wdata,
    input [C_SLOT_0_AXI_DATA_WIDTH/8-1:0]    slot_0_axi_wstrb,
    input                                    slot_0_axi_wlast,
    input                                    slot_0_axi_wvalid,
    input                                    slot_0_axi_wready,
    input [C_SLOT_0_AXI_ID_WIDTH-1:0]        slot_0_axi_bid,
    input [1:0]                              slot_0_axi_bresp,
    input                                    slot_0_axi_bvalid,
    input                                    slot_0_axi_bready,
    input [C_SLOT_0_AXI_ID_WIDTH-1:0]        slot_0_axi_arid,
    input [C_SLOT_0_AXI_ADDR_WIDTH-1:0]      slot_0_axi_araddr,
    input [C_SLOT_0_AXI_AWLEN:0]             slot_0_axi_arlen,
    input [2:0]                              slot_0_axi_arsize,
    input [1:0]                              slot_0_axi_arburst,
    input [3:0]                              slot_0_axi_arcache,
    input [2:0]                              slot_0_axi_arprot,
    input [C_SLOT_0_AXI_LOCK : 0]            slot_0_axi_arlock,
    input                                    slot_0_axi_arvalid,
    input                                    slot_0_axi_arready,
    input [C_SLOT_0_AXI_ID_WIDTH-1:0]        slot_0_axi_rid,
    input [C_SLOT_0_AXI_DATA_WIDTH-1:0]      slot_0_axi_rdata,
    input [1:0]                              slot_0_axi_rresp,
    input                                    slot_0_axi_rlast,
    input                                    slot_0_axi_rvalid,
    input                                    slot_0_axi_rready,
  
    //SLOT 0 AXI Streaming Interface
    input                                    slot_0_axis_aclk,
    input                                    slot_0_axis_aresetn,
    input                                    slot_0_axis_tvalid,
    input                                    slot_0_axis_tready,
    input [C_SLOT_0_AXIS_TDATA_WIDTH-1:0]    slot_0_axis_tdata,
    input [C_SLOT_0_AXIS_TDATA_WIDTH/8-1:0]  slot_0_axis_tstrb,
    input [C_SLOT_0_AXIS_TDATA_WIDTH/8-1:0]  slot_0_axis_tkeep,
    input                                    slot_0_axis_tlast,
    input [C_SLOT_0_AXIS_TID_WIDTH-1:0]      slot_0_axis_tid,
    input [C_SLOT_0_AXIS_TDEST_WIDTH-1:0]    slot_0_axis_tdest,
    input [C_SLOT_0_AXIS_TUSER_WIDTH-1:0]    slot_0_axis_tuser,

    //SLOT 0 External Triggers
    input                                    slot_0_ext_trig,
    input                                    slot_0_ext_trig_stop,
  
    // SLOT 1 AXI MM interface signals
    
    input                                    slot_1_axi_aclk,
    input                                    slot_1_axi_aresetn,
    input [C_SLOT_1_AXI_ID_WIDTH-1:0]        slot_1_axi_awid,
    input [C_SLOT_1_AXI_ADDR_WIDTH-1:0]      slot_1_axi_awaddr,
    input [2:0]                              slot_1_axi_awprot,
    input [C_SLOT_1_AXI_AWLEN:0]             slot_1_axi_awlen,
    input [2:0]                              slot_1_axi_awsize,
    input [1:0]                              slot_1_axi_awburst,
    input [3:0]                              slot_1_axi_awcache,
    input [C_SLOT_1_AXI_LOCK : 0]            slot_1_axi_awlock,
    input                                    slot_1_axi_awvalid,
    input                                    slot_1_axi_awready,
    input [C_SLOT_1_AXI_DATA_WIDTH-1:0]      slot_1_axi_wdata,
    input [C_SLOT_1_AXI_DATA_WIDTH/8-1:0]    slot_1_axi_wstrb,
    input                                    slot_1_axi_wlast,
    input                                    slot_1_axi_wvalid,
    input                                    slot_1_axi_wready,
    input [C_SLOT_1_AXI_ID_WIDTH-1:0]        slot_1_axi_bid,
    input [1:0]                              slot_1_axi_bresp,
    input                                    slot_1_axi_bvalid,
    input                                    slot_1_axi_bready,
    input [C_SLOT_1_AXI_ID_WIDTH-1:0]        slot_1_axi_arid,
    input [C_SLOT_1_AXI_ADDR_WIDTH-1:0]      slot_1_axi_araddr,
    input [C_SLOT_1_AXI_AWLEN:0]             slot_1_axi_arlen,
    input [2:0]                              slot_1_axi_arsize,
    input [1:0]                              slot_1_axi_arburst,
    input [3:0]                              slot_1_axi_arcache,
    input [2:0]                              slot_1_axi_arprot,
    input [C_SLOT_1_AXI_LOCK : 0]            slot_1_axi_arlock,
    input                                    slot_1_axi_arvalid,
    input                                    slot_1_axi_arready,
    input [C_SLOT_1_AXI_ID_WIDTH-1:0]        slot_1_axi_rid,
    input [C_SLOT_1_AXI_DATA_WIDTH-1:0]      slot_1_axi_rdata,
    input [1:0]                              slot_1_axi_rresp,
    input                                    slot_1_axi_rlast,
    input                                    slot_1_axi_rvalid,
    input                                    slot_1_axi_rready,
  
    //SLOT 1 AXI Streaming Interface
    input                                    slot_1_axis_aclk,
    input                                    slot_1_axis_aresetn,
    input                                    slot_1_axis_tvalid,
    input                                    slot_1_axis_tready,
    input [C_SLOT_1_AXIS_TDATA_WIDTH-1:0]    slot_1_axis_tdata,
    input [C_SLOT_1_AXIS_TDATA_WIDTH/8-1:0]  slot_1_axis_tstrb,
    input [C_SLOT_1_AXIS_TDATA_WIDTH/8-1:0]  slot_1_axis_tkeep,
    input                                    slot_1_axis_tlast,
    input [C_SLOT_1_AXIS_TID_WIDTH-1:0]      slot_1_axis_tid,
    input [C_SLOT_1_AXIS_TDEST_WIDTH-1:0]    slot_1_axis_tdest,
    input [C_SLOT_1_AXIS_TUSER_WIDTH-1:0]    slot_1_axis_tuser,
  
    //SLOT 1 External Trigger
    input                                    slot_1_ext_trig,
    input                                    slot_1_ext_trig_stop,

    //SLOT 2 AXI MM Interface 
  
    input                                    slot_2_axi_aclk,
    input                                    slot_2_axi_aresetn,
    input [C_SLOT_2_AXI_ID_WIDTH-1:0]        slot_2_axi_awid,
    input [C_SLOT_2_AXI_ADDR_WIDTH-1:0]      slot_2_axi_awaddr,
    input [2:0]                              slot_2_axi_awprot,
    input [C_SLOT_2_AXI_AWLEN:0]             slot_2_axi_awlen,
    input [2:0]                              slot_2_axi_awsize,
    input [1:0]                              slot_2_axi_awburst,
    input [3:0]                              slot_2_axi_awcache,
    input [C_SLOT_2_AXI_LOCK : 0]            slot_2_axi_awlock,
    input                                    slot_2_axi_awvalid,
    input                                    slot_2_axi_awready,
    input [C_SLOT_2_AXI_DATA_WIDTH-1:0]      slot_2_axi_wdata,
    input [C_SLOT_2_AXI_DATA_WIDTH/8-1: 0]   slot_2_axi_wstrb,
    input                                    slot_2_axi_wlast,
    input                                    slot_2_axi_wvalid,
    input                                    slot_2_axi_wready,
    input [C_SLOT_2_AXI_ID_WIDTH-1:0]        slot_2_axi_bid,
    input [1:0]                              slot_2_axi_bresp,
    input                                    slot_2_axi_bvalid,
    input                                    slot_2_axi_bready,
    input [C_SLOT_2_AXI_ID_WIDTH-1:0]        slot_2_axi_arid,
    input [C_SLOT_2_AXI_ADDR_WIDTH-1:0]      slot_2_axi_araddr,
    input [C_SLOT_2_AXI_AWLEN:0]             slot_2_axi_arlen,
    input [2:0]                              slot_2_axi_arsize,
    input [1:0]                              slot_2_axi_arburst,
    input [3:0]                              slot_2_axi_arcache,
    input [2:0]                              slot_2_axi_arprot,
    input [C_SLOT_2_AXI_LOCK : 0]            slot_2_axi_arlock,
    input                                    slot_2_axi_arvalid,
    input                                    slot_2_axi_arready,
    input [C_SLOT_2_AXI_ID_WIDTH-1:0]        slot_2_axi_rid,
    input [C_SLOT_2_AXI_DATA_WIDTH-1:0]      slot_2_axi_rdata,
    input [1:0]                              slot_2_axi_rresp,
    input                                    slot_2_axi_rlast,
    input                                    slot_2_axi_rvalid,
    input                                    slot_2_axi_rready,
  
   //SLOT 2 AXI Streaming Interface
    input                                    slot_2_axis_aclk,
    input                                    slot_2_axis_aresetn,
    input                                    slot_2_axis_tvalid,
    input                                    slot_2_axis_tready,
    input [C_SLOT_2_AXIS_TDATA_WIDTH-1:0]    slot_2_axis_tdata,
    input [C_SLOT_2_AXIS_TDATA_WIDTH/8-1:0]  slot_2_axis_tstrb,
    input [C_SLOT_2_AXIS_TDATA_WIDTH/8-1:0]  slot_2_axis_tkeep,
    input                                    slot_2_axis_tlast,
    input [C_SLOT_2_AXIS_TID_WIDTH-1:0]      slot_2_axis_tid,
    input [C_SLOT_2_AXIS_TDEST_WIDTH-1:0]    slot_2_axis_tdest,
    input [C_SLOT_2_AXIS_TUSER_WIDTH-1:0]    slot_2_axis_tuser,

   //SLOT 2 External Trigger
    input                                    slot_2_ext_trig,
    input                                    slot_2_ext_trig_stop,
  
   //SLOT 3 AXI MM Interface
    input                                    slot_3_axi_aclk,
    input                                    slot_3_axi_aresetn,
    input [C_SLOT_3_AXI_ID_WIDTH-1:0]        slot_3_axi_awid,
    input [C_SLOT_3_AXI_ADDR_WIDTH-1:0]      slot_3_axi_awaddr,
    input [2:0]                              slot_3_axi_awprot,
    input [C_SLOT_3_AXI_AWLEN:0]             slot_3_axi_awlen,
    input [2:0]                              slot_3_axi_awsize,
    input [1:0]                              slot_3_axi_awburst,
    input [3:0]                              slot_3_axi_awcache,
    input [C_SLOT_3_AXI_LOCK : 0]            slot_3_axi_awlock,
    input                                    slot_3_axi_awvalid,
    input                                    slot_3_axi_awready,
    input [C_SLOT_3_AXI_DATA_WIDTH-1:0]      slot_3_axi_wdata,
    input [C_SLOT_3_AXI_DATA_WIDTH/8-1:0]    slot_3_axi_wstrb,
    input                                    slot_3_axi_wlast,
    input                                    slot_3_axi_wvalid,
    input                                    slot_3_axi_wready,
    input [C_SLOT_3_AXI_ID_WIDTH-1:0]        slot_3_axi_bid,
    input [1:0]                              slot_3_axi_bresp,
    input                                    slot_3_axi_bvalid,
    input                                    slot_3_axi_bready,
    input [C_SLOT_3_AXI_ID_WIDTH-1:0]        slot_3_axi_arid,
    input [C_SLOT_3_AXI_ADDR_WIDTH-1:0]      slot_3_axi_araddr,
    input [C_SLOT_3_AXI_AWLEN:0]             slot_3_axi_arlen,
    input [2:0]                              slot_3_axi_arsize,
    input [1:0]                              slot_3_axi_arburst,
    input [3:0]                              slot_3_axi_arcache,
    input [2:0]                              slot_3_axi_arprot,
    input [C_SLOT_3_AXI_LOCK : 0]            slot_3_axi_arlock,
    input                                    slot_3_axi_arvalid,
    input                                    slot_3_axi_arready,
    input [C_SLOT_3_AXI_ID_WIDTH-1:0]        slot_3_axi_rid,
    input [C_SLOT_3_AXI_DATA_WIDTH-1:0]      slot_3_axi_rdata,
    input [1:0]                              slot_3_axi_rresp,
    input                                    slot_3_axi_rlast,
    input                                    slot_3_axi_rvalid,
    input                                    slot_3_axi_rready,
  
    //SLOT 3 AXI Streaming Interface
    input                                    slot_3_axis_aclk,
    input                                    slot_3_axis_aresetn,
    input                                    slot_3_axis_tvalid,
    input                                    slot_3_axis_tready,
    input [C_SLOT_3_AXIS_TDATA_WIDTH-1:0]    slot_3_axis_tdata,
    input [C_SLOT_3_AXIS_TDATA_WIDTH/8-1:0]  slot_3_axis_tstrb,
    input [C_SLOT_3_AXIS_TDATA_WIDTH/8-1:0]  slot_3_axis_tkeep,
    input                                    slot_3_axis_tlast,
    input [C_SLOT_3_AXIS_TID_WIDTH-1:0]      slot_3_axis_tid,
    input [C_SLOT_3_AXIS_TDEST_WIDTH-1:0]    slot_3_axis_tdest,
    input [C_SLOT_3_AXIS_TUSER_WIDTH-1:0]    slot_3_axis_tuser,

    //SLOT 3 External Trigger
    input                                    slot_3_ext_trig,
    input                                    slot_3_ext_trig_stop,
  
    //SLOT 4 AXI MM Interface
    input                                    slot_4_axi_aclk,
    input                                    slot_4_axi_aresetn,
    input [C_SLOT_4_AXI_ID_WIDTH-1:0]        slot_4_axi_awid,
    input [C_SLOT_4_AXI_ADDR_WIDTH-1:0]      slot_4_axi_awaddr,
    input [2:0]                              slot_4_axi_awprot,
    input [C_SLOT_4_AXI_AWLEN:0]             slot_4_axi_awlen,
    input [2:0]                              slot_4_axi_awsize,
    input [1:0]                              slot_4_axi_awburst,
    input [3:0]                              slot_4_axi_awcache,
    input [C_SLOT_4_AXI_LOCK : 0]            slot_4_axi_awlock,
    input                                    slot_4_axi_awvalid,
    input                                    slot_4_axi_awready,
    input [C_SLOT_4_AXI_DATA_WIDTH-1:0]      slot_4_axi_wdata,
    input [C_SLOT_4_AXI_DATA_WIDTH/8-1:0]    slot_4_axi_wstrb,
    input                                    slot_4_axi_wlast,
    input                                    slot_4_axi_wvalid,
    input                                    slot_4_axi_wready,
    input [C_SLOT_4_AXI_ID_WIDTH-1:0]        slot_4_axi_bid,
    input [1:0]                              slot_4_axi_bresp,
    input                                    slot_4_axi_bvalid,
    input                                    slot_4_axi_bready,
    input  [C_SLOT_4_AXI_ID_WIDTH-1:0]       slot_4_axi_arid,
    input  [C_SLOT_4_AXI_ADDR_WIDTH-1:0]     slot_4_axi_araddr,
    input  [C_SLOT_4_AXI_AWLEN:0]            slot_4_axi_arlen,
    input  [2:0]                             slot_4_axi_arsize,
    input  [1:0]                             slot_4_axi_arburst,
    input  [3:0]                             slot_4_axi_arcache,
    input  [2:0]                             slot_4_axi_arprot,
    input [C_SLOT_4_AXI_LOCK : 0]            slot_4_axi_arlock,
    input                                    slot_4_axi_arvalid,
    input                                    slot_4_axi_arready,
    input [C_SLOT_4_AXI_ID_WIDTH-1:0]        slot_4_axi_rid,
    input [C_SLOT_4_AXI_DATA_WIDTH-1:0]      slot_4_axi_rdata,
    input [1:0]                              slot_4_axi_rresp,
    input                                    slot_4_axi_rlast,
    input                                    slot_4_axi_rvalid,
    input                                    slot_4_axi_rready,
  
    //SLOT 4 AXI Streaming Interface
    input                                    slot_4_axis_aclk,
    input                                    slot_4_axis_aresetn,
    input                                    slot_4_axis_tvalid,
    input                                    slot_4_axis_tready,
    input [C_SLOT_4_AXIS_TDATA_WIDTH-1:0]    slot_4_axis_tdata,
    input [C_SLOT_4_AXIS_TDATA_WIDTH/8-1:0]  slot_4_axis_tstrb,
    input [C_SLOT_4_AXIS_TDATA_WIDTH/8-1:0]  slot_4_axis_tkeep,
    input                                    slot_4_axis_tlast,
    input [C_SLOT_4_AXIS_TID_WIDTH-1:0]      slot_4_axis_tid,
    input [C_SLOT_4_AXIS_TDEST_WIDTH-1:0]    slot_4_axis_tdest,
    input [C_SLOT_4_AXIS_TUSER_WIDTH-1:0]    slot_4_axis_tuser,

    //SLOT 4 External Trigger
    input                                    slot_4_ext_trig,
    input                                    slot_4_ext_trig_stop,

    //SLOT 5 AXI MM Interface
  
    input                                    slot_5_axi_aclk,
    input                                    slot_5_axi_aresetn,
    input [C_SLOT_5_AXI_ID_WIDTH-1:0]        slot_5_axi_awid,
    input [C_SLOT_5_AXI_ADDR_WIDTH-1:0]      slot_5_axi_awaddr,
    input [2:0]                              slot_5_axi_awprot,
    input [C_SLOT_5_AXI_AWLEN:0]             slot_5_axi_awlen,
    input [2:0]                              slot_5_axi_awsize,
    input [1:0]                              slot_5_axi_awburst,
    input [3:0]                              slot_5_axi_awcache,
    input [C_SLOT_5_AXI_LOCK : 0]            slot_5_axi_awlock,
    input                                    slot_5_axi_awvalid,
    input                                    slot_5_axi_awready,
    input [C_SLOT_5_AXI_DATA_WIDTH-1:0]      slot_5_axi_wdata,
    input [C_SLOT_5_AXI_DATA_WIDTH/8-1:0]    slot_5_axi_wstrb,
    input                                    slot_5_axi_wlast,
    input                                    slot_5_axi_wvalid,
    input                                    slot_5_axi_wready,
    input [C_SLOT_5_AXI_ID_WIDTH-1:0]        slot_5_axi_bid,
    input [1:0]                              slot_5_axi_bresp,
    input                                    slot_5_axi_bvalid,
    input                                    slot_5_axi_bready,
    input [C_SLOT_5_AXI_ID_WIDTH-1:0]        slot_5_axi_arid,
    input [C_SLOT_5_AXI_ADDR_WIDTH-1:0]      slot_5_axi_araddr,
    input [C_SLOT_5_AXI_AWLEN:0]             slot_5_axi_arlen,
    input [2:0]                              slot_5_axi_arsize,
    input [1:0]                              slot_5_axi_arburst,
    input [3:0]                              slot_5_axi_arcache,
    input [2:0]                              slot_5_axi_arprot,
    input [C_SLOT_5_AXI_LOCK : 0]            slot_5_axi_arlock,
    input                                    slot_5_axi_arvalid,
    input                                    slot_5_axi_arready,
    input [C_SLOT_5_AXI_ID_WIDTH-1:0]        slot_5_axi_rid,
    input [C_SLOT_5_AXI_DATA_WIDTH-1:0]      slot_5_axi_rdata,
    input [1:0]                              slot_5_axi_rresp,
    input                                    slot_5_axi_rlast,
    input                                    slot_5_axi_rvalid,
    input                                    slot_5_axi_rready,
  
    //SLOT 5 AXI Streaming Interface
    input                                    slot_5_axis_aclk,
    input                                    slot_5_axis_aresetn,
    input                                    slot_5_axis_tvalid,
    input                                    slot_5_axis_tready,
    input [C_SLOT_5_AXIS_TDATA_WIDTH-1:0]    slot_5_axis_tdata,
    input [C_SLOT_5_AXIS_TDATA_WIDTH/8-1:0]  slot_5_axis_tstrb,
    input [C_SLOT_5_AXIS_TDATA_WIDTH/8-1:0]  slot_5_axis_tkeep,
    input                                    slot_5_axis_tlast,
    input [C_SLOT_5_AXIS_TID_WIDTH-1:0]      slot_5_axis_tid,
    input [C_SLOT_5_AXIS_TDEST_WIDTH-1:0]    slot_5_axis_tdest,
    input [C_SLOT_5_AXIS_TUSER_WIDTH-1:0]    slot_5_axis_tuser,

    //SLOT 5 External Trigger
    input                                    slot_5_ext_trig,
    input                                    slot_5_ext_trig_stop,
  
    //SLOT 6 AXI MM Interface
    input                                    slot_6_axi_aclk,
    input                                    slot_6_axi_aresetn,
    input [C_SLOT_6_AXI_ID_WIDTH-1:0]        slot_6_axi_awid,
    input [C_SLOT_6_AXI_ADDR_WIDTH-1:0]      slot_6_axi_awaddr,
    input [2:0]                              slot_6_axi_awprot,
    input [C_SLOT_6_AXI_AWLEN:0]             slot_6_axi_awlen,
    input [2:0]                              slot_6_axi_awsize,
    input [1:0]                              slot_6_axi_awburst,
    input [3:0]                              slot_6_axi_awcache,
    input [C_SLOT_6_AXI_LOCK : 0]            slot_6_axi_awlock,
    input                                    slot_6_axi_awvalid,
    input                                    slot_6_axi_awready,
    input [C_SLOT_6_AXI_DATA_WIDTH-1:0]      slot_6_axi_wdata,
    input [C_SLOT_6_AXI_DATA_WIDTH/8-1:0]    slot_6_axi_wstrb,
    input                                    slot_6_axi_wlast,
    input                                    slot_6_axi_wvalid,
    input                                    slot_6_axi_wready,
    input [C_SLOT_6_AXI_ID_WIDTH-1:0]        slot_6_axi_bid,
    input [1:0]                              slot_6_axi_bresp,
    input                                    slot_6_axi_bvalid,
    input                                    slot_6_axi_bready,
    input [C_SLOT_6_AXI_ID_WIDTH-1:0]        slot_6_axi_arid,
    input [C_SLOT_6_AXI_ADDR_WIDTH-1:0]      slot_6_axi_araddr,
    input [C_SLOT_6_AXI_AWLEN:0]             slot_6_axi_arlen,
    input [2:0]                              slot_6_axi_arsize,
    input [1:0]                              slot_6_axi_arburst,
    input [3:0]                              slot_6_axi_arcache,
    input [2:0]                              slot_6_axi_arprot,
    input [C_SLOT_6_AXI_LOCK : 0]            slot_6_axi_arlock,
    input                                    slot_6_axi_arvalid,
    input                                    slot_6_axi_arready,
    input [C_SLOT_6_AXI_ID_WIDTH-1:0]        slot_6_axi_rid,
    input [C_SLOT_6_AXI_DATA_WIDTH-1:0]      slot_6_axi_rdata,
    input [1:0]                              slot_6_axi_rresp,
    input                                    slot_6_axi_rlast,
    input                                    slot_6_axi_rvalid,
    input                                    slot_6_axi_rready,
  
    //SLOT 6 AXI Streaming Interface
    input                                    slot_6_axis_aclk,
    input                                    slot_6_axis_aresetn,
    input                                    slot_6_axis_tvalid,
    input                                    slot_6_axis_tready,
    input [C_SLOT_6_AXIS_TDATA_WIDTH-1:0]    slot_6_axis_tdata,
    input [C_SLOT_6_AXIS_TDATA_WIDTH/8-1:0]  slot_6_axis_tstrb,
    input [C_SLOT_6_AXIS_TDATA_WIDTH/8-1:0]  slot_6_axis_tkeep,
    input                                    slot_6_axis_tlast,
    input [C_SLOT_6_AXIS_TID_WIDTH-1:0]      slot_6_axis_tid,
    input [C_SLOT_6_AXIS_TDEST_WIDTH-1:0]    slot_6_axis_tdest,
    input [C_SLOT_6_AXIS_TUSER_WIDTH-1:0]    slot_6_axis_tuser,

    //SLOT 6 External Trigger
    input                                    slot_6_ext_trig,
    input                                    slot_6_ext_trig_stop,
  
    //SLOT 7 AXI MM Interface
    input                                    slot_7_axi_aclk,
    input                                    slot_7_axi_aresetn,
    input [C_SLOT_7_AXI_ID_WIDTH-1:0]        slot_7_axi_awid,
    input [C_SLOT_7_AXI_ADDR_WIDTH-1:0]      slot_7_axi_awaddr,
    input [2:0]                              slot_7_axi_awprot,
    input [C_SLOT_7_AXI_AWLEN:0]             slot_7_axi_awlen,
    input [2:0]                              slot_7_axi_awsize,
    input [1:0]                              slot_7_axi_awburst,
    input [3:0]                              slot_7_axi_awcache,
    input [C_SLOT_7_AXI_LOCK : 0]            slot_7_axi_awlock,
    input                                    slot_7_axi_awvalid,
    input                                    slot_7_axi_awready,
    input [C_SLOT_7_AXI_DATA_WIDTH-1:0]      slot_7_axi_wdata,
    input [C_SLOT_7_AXI_DATA_WIDTH/8-1:0]    slot_7_axi_wstrb,
    input                                    slot_7_axi_wlast,
    input                                    slot_7_axi_wvalid,
    input                                    slot_7_axi_wready,
    input [C_SLOT_7_AXI_ID_WIDTH-1:0]        slot_7_axi_bid,
    input [1:0]                              slot_7_axi_bresp,
    input                                    slot_7_axi_bvalid,
    input                                    slot_7_axi_bready,
    input [C_SLOT_7_AXI_ID_WIDTH-1:0]        slot_7_axi_arid,
    input [C_SLOT_7_AXI_ADDR_WIDTH-1:0]      slot_7_axi_araddr,
    input [C_SLOT_7_AXI_AWLEN:0]             slot_7_axi_arlen,
    input [2:0]                              slot_7_axi_arsize,
    input [1:0]                              slot_7_axi_arburst,
    input [3:0]                              slot_7_axi_arcache,
    input [2:0]                              slot_7_axi_arprot,
    input [C_SLOT_7_AXI_LOCK : 0]            slot_7_axi_arlock,
    input                                    slot_7_axi_arvalid,
    input                                    slot_7_axi_arready,
    input  [C_SLOT_7_AXI_ID_WIDTH-1:0]       slot_7_axi_rid,
    input  [C_SLOT_7_AXI_DATA_WIDTH-1:0]     slot_7_axi_rdata,
    input  [1:0]                             slot_7_axi_rresp,
    input                                    slot_7_axi_rlast,
    input                                    slot_7_axi_rvalid,
    input                                    slot_7_axi_rready,
  
    //SLOT 7 AXI Streaming Interface
    input                                    slot_7_axis_aclk,
    input                                    slot_7_axis_aresetn,
    input                                    slot_7_axis_tvalid,
    input                                    slot_7_axis_tready,
    input [C_SLOT_7_AXIS_TDATA_WIDTH-1:0]    slot_7_axis_tdata,
    input [C_SLOT_7_AXIS_TDATA_WIDTH/8-1:0]  slot_7_axis_tstrb,
    input [C_SLOT_7_AXIS_TDATA_WIDTH/8-1:0]  slot_7_axis_tkeep,
    input                                    slot_7_axis_tlast,
    input [C_SLOT_7_AXIS_TID_WIDTH-1:0]      slot_7_axis_tid,
    input [C_SLOT_7_AXIS_TDEST_WIDTH-1:0]    slot_7_axis_tdest,
    input [C_SLOT_7_AXIS_TUSER_WIDTH-1:0]    slot_7_axis_tuser,
 
    //SLOT 7 External Trigger
    input                                    slot_7_ext_trig,
    input                                    slot_7_ext_trig_stop,
 
     // External Event 0
    input                                    ext_clk_0,
    input                                    ext_rstn_0,
    input                                    ext_event_0_cnt_start,
    input                                    ext_event_0_cnt_stop,
    input                                    ext_event_0,
  
     // External Event 1
    input                                    ext_clk_1,
    input                                    ext_rstn_1,
    input                                    ext_event_1_cnt_start,
    input                                    ext_event_1_cnt_stop,
    input                                    ext_event_1,

     // External Event 2
    input                                    ext_clk_2,
    input                                    ext_rstn_2,
    input                                    ext_event_2_cnt_start,
    input                                    ext_event_2_cnt_stop,
    input                                    ext_event_2,

     // External Event 3
    input                                    ext_clk_3,
    input                                    ext_rstn_3,
    input                                    ext_event_3_cnt_start,
    input                                    ext_event_3_cnt_stop,
    input                                    ext_event_3,

    // External Event 4
    input                                    ext_clk_4,
    input                                    ext_rstn_4,
    input                                    ext_event_4_cnt_start,
    input                                    ext_event_4_cnt_stop,
    input                                    ext_event_4,

    // External Event 5
    input                                    ext_clk_5,
    input                                    ext_rstn_5,
    input                                    ext_event_5_cnt_start,
    input                                    ext_event_5_cnt_stop,
    input                                    ext_event_5,

    // External Event 6
    input                                    ext_clk_6,
    input                                    ext_rstn_6,
    input                                    ext_event_6_cnt_start,
    input                                    ext_event_6_cnt_stop,
    input                                    ext_event_6,

    // External Event 7
    input                                    ext_clk_7,
    input                                    ext_rstn_7,
    input                                    ext_event_7_cnt_start,
    input                                    ext_event_7_cnt_stop,
    input                                    ext_event_7,
  
     // Capture and Reset events for metric counters
    input                                    capture_event,
    input                                    reset_event,
  
     // Core Clock and Reset signals
    input                                    core_aclk,
    input                                    core_aresetn,
 
     // Event Log streaming interface
    input                                    m_axis_aclk,
    input                                    m_axis_aresetn,
    output [C_FIFO_AXIS_TDATA_WIDTH-1:0]     m_axis_tdata,
    output [C_FIFO_AXIS_TDATA_WIDTH/8-1:0]   m_axis_tstrb,
    output                                   m_axis_tvalid,
    output [C_FIFO_AXIS_TID_WIDTH-1:0]       m_axis_tid,
    input                                    m_axis_tready,
    
     // Event Log 32b memorymap  interface
    input                                   s_axi_offld_aclk,
    input                                   s_axi_offld_aresetn,
    input [31:0]                            s_axi_offld_araddr ,
    input                                   s_axi_offld_arvalid,
    input [7:0]                             s_axi_offld_arlen  ,
    input [S_AXI_OFFLD_ID_WIDTH-1:0]        s_axi_offld_arid   ,    
    output                                  s_axi_offld_arready,
    input                                   s_axi_offld_rready ,
    output [31:0]                           s_axi_offld_rdata  ,
    output [1:0]                            s_axi_offld_rresp  ,
    output                                  s_axi_offld_rvalid ,
    output [S_AXI_OFFLD_ID_WIDTH-1:0]       s_axi_offld_rid    ,      
    output                                  s_axi_offld_rlast ,
    
     // Interrupt to the Processor
    output                                   interrupt,
    input                       			      trigger_in,
    output 				    trigger_in_ack
);
  

   /*---------------------------------------------------------------------
   -----------------------Parameter declarations-------------------------
   ------------------------------------------------------------------------*/

   localparam SLOT_0_AXI_PROTOCOL = (C_SLOT_0_AXI_PROTOCOL == "AXI3" || C_SLOT_0_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_0_AXI_PROTOCOL;
   localparam SLOT_1_AXI_PROTOCOL = (C_SLOT_1_AXI_PROTOCOL == "AXI3" || C_SLOT_1_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_1_AXI_PROTOCOL;
   localparam SLOT_2_AXI_PROTOCOL = (C_SLOT_2_AXI_PROTOCOL == "AXI3" || C_SLOT_2_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_2_AXI_PROTOCOL;
   localparam SLOT_3_AXI_PROTOCOL = (C_SLOT_3_AXI_PROTOCOL == "AXI3" || C_SLOT_3_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_3_AXI_PROTOCOL;
   localparam SLOT_4_AXI_PROTOCOL = (C_SLOT_4_AXI_PROTOCOL == "AXI3" || C_SLOT_4_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_4_AXI_PROTOCOL;
   localparam SLOT_5_AXI_PROTOCOL = (C_SLOT_5_AXI_PROTOCOL == "AXI3" || C_SLOT_5_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_5_AXI_PROTOCOL;
   localparam SLOT_6_AXI_PROTOCOL = (C_SLOT_6_AXI_PROTOCOL == "AXI3" || C_SLOT_6_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_6_AXI_PROTOCOL;
   localparam SLOT_7_AXI_PROTOCOL = (C_SLOT_7_AXI_PROTOCOL == "AXI3" || C_SLOT_7_AXI_PROTOCOL == "AXI4LITE" )?"AXI4":C_SLOT_7_AXI_PROTOCOL;

   localparam SLOT_0_AXI_SUB_PROTOCOL = (C_SLOT_0_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";
   localparam SLOT_1_AXI_SUB_PROTOCOL = (C_SLOT_1_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";
   localparam SLOT_2_AXI_SUB_PROTOCOL = (C_SLOT_2_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";
   localparam SLOT_3_AXI_SUB_PROTOCOL = (C_SLOT_3_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";
   localparam SLOT_4_AXI_SUB_PROTOCOL = (C_SLOT_4_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";
   localparam SLOT_5_AXI_SUB_PROTOCOL = (C_SLOT_5_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";
   localparam SLOT_6_AXI_SUB_PROTOCOL = (C_SLOT_6_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";
   localparam SLOT_7_AXI_SUB_PROTOCOL = (C_SLOT_7_AXI_PROTOCOL == "AXI4LITE")?"AXI4LITE":"NONE";

   wire [15:0] s_axi_araddr_int = (C_LITE_ADDRESS_WIDTH == 16) ? s_axi_araddr : {4'h0,s_axi_araddr};
   wire [15:0] s_axi_awaddr_int = (C_LITE_ADDRESS_WIDTH == 16) ? s_axi_awaddr : {4'h0,s_axi_awaddr};
   //Make wlast=wvalid when protocol is axi4lite.cr#778335
   wire slot_0_axi_wlast_i = (C_SLOT_0_AXI_PROTOCOL == "AXI4LITE") ? slot_0_axi_wvalid : slot_0_axi_wlast;
   wire slot_1_axi_wlast_i = (C_SLOT_1_AXI_PROTOCOL == "AXI4LITE") ? slot_1_axi_wvalid : slot_1_axi_wlast;
   wire slot_2_axi_wlast_i = (C_SLOT_2_AXI_PROTOCOL == "AXI4LITE") ? slot_2_axi_wvalid : slot_2_axi_wlast;
   wire slot_3_axi_wlast_i = (C_SLOT_3_AXI_PROTOCOL == "AXI4LITE") ? slot_3_axi_wvalid : slot_3_axi_wlast;
   wire slot_4_axi_wlast_i = (C_SLOT_4_AXI_PROTOCOL == "AXI4LITE") ? slot_4_axi_wvalid : slot_4_axi_wlast;
   wire slot_5_axi_wlast_i = (C_SLOT_5_AXI_PROTOCOL == "AXI4LITE") ? slot_5_axi_wvalid : slot_5_axi_wlast;
   wire slot_6_axi_wlast_i = (C_SLOT_6_AXI_PROTOCOL == "AXI4LITE") ? slot_6_axi_wvalid : slot_6_axi_wlast;
   wire slot_7_axi_wlast_i = (C_SLOT_7_AXI_PROTOCOL == "AXI4LITE") ? slot_7_axi_wvalid : slot_7_axi_wlast;
   
   //Make rlast=rvalid when protocol is axi4lite.cr#778335
   wire slot_0_axi_rlast_i = (C_SLOT_0_AXI_PROTOCOL == "AXI4LITE") ? slot_0_axi_rvalid : slot_0_axi_rlast;
   wire slot_1_axi_rlast_i = (C_SLOT_1_AXI_PROTOCOL == "AXI4LITE") ? slot_1_axi_rvalid : slot_1_axi_rlast;
   wire slot_2_axi_rlast_i = (C_SLOT_2_AXI_PROTOCOL == "AXI4LITE") ? slot_2_axi_rvalid : slot_2_axi_rlast;
   wire slot_3_axi_rlast_i = (C_SLOT_3_AXI_PROTOCOL == "AXI4LITE") ? slot_3_axi_rvalid : slot_3_axi_rlast;
   wire slot_4_axi_rlast_i = (C_SLOT_4_AXI_PROTOCOL == "AXI4LITE") ? slot_4_axi_rvalid : slot_4_axi_rlast;
   wire slot_5_axi_rlast_i = (C_SLOT_5_AXI_PROTOCOL == "AXI4LITE") ? slot_5_axi_rvalid : slot_5_axi_rlast;
   wire slot_6_axi_rlast_i = (C_SLOT_6_AXI_PROTOCOL == "AXI4LITE") ? slot_6_axi_rvalid : slot_6_axi_rlast;
   wire slot_7_axi_rlast_i = (C_SLOT_7_AXI_PROTOCOL == "AXI4LITE") ? slot_7_axi_rvalid : slot_7_axi_rlast;

   //awlen width as per protocol
   wire [7:0] slot_0_axi_awlen_i = (C_SLOT_0_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_0_axi_awlen} : slot_0_axi_awlen;
   wire [7:0] slot_1_axi_awlen_i = (C_SLOT_1_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_1_axi_awlen} : slot_1_axi_awlen;
   wire [7:0] slot_2_axi_awlen_i = (C_SLOT_2_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_2_axi_awlen} : slot_2_axi_awlen;
   wire [7:0] slot_3_axi_awlen_i = (C_SLOT_3_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_3_axi_awlen} : slot_3_axi_awlen;
   wire [7:0] slot_4_axi_awlen_i = (C_SLOT_4_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_4_axi_awlen} : slot_4_axi_awlen;
   wire [7:0] slot_5_axi_awlen_i = (C_SLOT_5_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_5_axi_awlen} : slot_5_axi_awlen;
   wire [7:0] slot_6_axi_awlen_i = (C_SLOT_6_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_6_axi_awlen} : slot_6_axi_awlen;
   wire [7:0] slot_7_axi_awlen_i = (C_SLOT_7_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_7_axi_awlen} : slot_7_axi_awlen;
   wire [7:0] slot_0_axi_arlen_i = (C_SLOT_0_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_0_axi_arlen} : slot_0_axi_arlen;
   wire [7:0] slot_1_axi_arlen_i = (C_SLOT_1_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_1_axi_arlen} : slot_1_axi_arlen;
   wire [7:0] slot_2_axi_arlen_i = (C_SLOT_2_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_2_axi_arlen} : slot_2_axi_arlen;
   wire [7:0] slot_3_axi_arlen_i = (C_SLOT_3_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_3_axi_arlen} : slot_3_axi_arlen;
   wire [7:0] slot_4_axi_arlen_i = (C_SLOT_4_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_4_axi_arlen} : slot_4_axi_arlen;
   wire [7:0] slot_5_axi_arlen_i = (C_SLOT_5_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_5_axi_arlen} : slot_5_axi_arlen;
   wire [7:0] slot_6_axi_arlen_i = (C_SLOT_6_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_6_axi_arlen} : slot_6_axi_arlen;
   wire [7:0] slot_7_axi_arlen_i = (C_SLOT_7_AXI_PROTOCOL == "AXI3") ? {4'b0,slot_7_axi_arlen} : slot_7_axi_arlen;

   /*----------------------------------------------------------------------
   ------------------- Submodule instantiations-----------------------------
   -----------------------------------------------------------------------*/ 
wire rst_flop_ze_out,rst_flop_fi_out;
wire flop_ze_out,flop_fi_out;

//(*ASYNC_REG = "TRUE" *) reg sync_flop_0,sync_flop_1,sync_flop_2;
wire capture_event_sync,reset_event_sync;
//(*ASYNC_REG = "TRUE" *) reg rst_sync_flop_0,rst_sync_flop_1,rst_sync_flop_2;

axi_perf_mon_v5_0_9_dff_async_reset ext_sync_flop_0 (
  .clk   (core_aclk),
  .reset (capture_event),
  .data  (1'b0),
  .q     (flop_ze_out)
);

axi_perf_mon_v5_0_9_dff_async_reset ext_sync_flop_1 (
  .clk   (core_aclk),
  .reset (capture_event),
  .data  (flop_ze_out),
  .q     (flop_fi_out)
);

axi_perf_mon_v5_0_9_cdc_sync
    #(
       .c_cdc_type      (1             ),   
       .c_flop_input    (0             ),  
       .c_reset_state   (1             ),  
       .c_single_bit    (1             ),  
       .c_vector_width  (1             ),  
       .c_mtbf_stages   (4             )  
     ) reset_event_cdc_sync 
     (
       .prmry_aclk      (1'b1                    ),
       .prmry_rst_n     (1'b1                    ),
       .prmry_in        (flop_fi_out             ),
       .prmry_vect_in   (1'b0                    ),
       .scndry_aclk     (core_aclk               ),
       .scndry_rst_n    (core_aresetn            ),
       .prmry_ack       (                        ),
       .scndry_out      (capture_event_sync      ),
       .scndry_vect_out (                        ) 
      );
//always @(posedge core_aclk) begin
//  sync_flop_0     <= (core_aresetn) ? flop_fi_out : 1'b0;
//  sync_flop_1     <= (core_aresetn) ? sync_flop_0 : 1'b0;
//  sync_flop_2     <= (core_aresetn) ? sync_flop_1 : 1'b0;
//  capture_event_sync  <= (core_aresetn) ? sync_flop_2 : 1'b0;
//end

axi_perf_mon_v5_0_9_dff_async_reset ext_sync_flop_00 (
  .clk   (core_aclk),
  .reset (reset_event),
  .data  (1'b0),
  .q     (rst_flop_ze_out)
);

axi_perf_mon_v5_0_9_dff_async_reset ext_sync_flop_10 (
  .clk   (core_aclk),
  .reset (reset_event),
  .data  (rst_flop_ze_out),
  .q     (rst_flop_fi_out)
);

axi_perf_mon_v5_0_9_cdc_sync
    #(
       .c_cdc_type      (1             ),   
       .c_flop_input    (0             ),  
       .c_reset_state   (1             ),  
       .c_single_bit    (1             ),  
       .c_vector_width  (1             ),  
       .c_mtbf_stages   (4             )  
     ) reset_event_cdc_sync1 
     (
       .prmry_aclk      (1'b1                    ),
       .prmry_rst_n     (1'b1                    ),
       .prmry_in        (rst_flop_fi_out         ),
       .prmry_vect_in   (1'b0                    ),
       .scndry_aclk     (core_aclk               ),
       .scndry_rst_n    (core_aresetn            ),
       .prmry_ack       (                        ),
       .scndry_out      (reset_event_sync        ),
       .scndry_vect_out (                        ) 
      );
//always @(posedge core_aclk) begin
//  rst_sync_flop_0     <= (core_aresetn) ? rst_flop_fi_out : 1'b0;
//  rst_sync_flop_1     <= (core_aresetn) ? rst_sync_flop_0 : 1'b0;
//  rst_sync_flop_2     <= (core_aresetn) ? rst_sync_flop_1 : 1'b0;
//  reset_event_sync  <= (core_aresetn) ? rst_sync_flop_2 : 1'b0;
//end


   generate if( C_ENABLE_ADVANCED == 1) begin: GEN_Advanced_Mode 
   axi_perf_mon_v5_0_9_advanced 
    # (
    .C_FAMILY                      (C_FAMILY), 
    .C_S_AXI_ADDR_WIDTH            (C_S_AXI_ADDR_WIDTH), 
    .C_S_AXI_DATA_WIDTH            (C_S_AXI_DATA_WIDTH), 
    .C_S_AXI_PROTOCOL              (C_S_AXI_PROTOCOL), 
    .C_S_AXI_ID_WIDTH              (C_S_AXI_ID_WIDTH), 
    .C_SUPPORT_ID_REFLECTION       (C_SUPPORT_ID_REFLECTION), 
    .C_NUM_MONITOR_SLOTS           (C_NUM_MONITOR_SLOTS), 
    .C_ENABLE_EVENT_COUNT          (C_ENABLE_EVENT_COUNT), 
    .C_NUM_OF_COUNTERS             (C_NUM_OF_COUNTERS),  
    .C_METRIC_COUNT_WIDTH          (C_METRIC_COUNT_WIDTH),  
    .C_METRIC_COUNT_SCALE          (C_METRIC_COUNT_SCALE),  
    .C_GLOBAL_COUNT_WIDTH          (C_GLOBAL_COUNT_WIDTH),  
    .C_HAVE_SAMPLED_METRIC_CNT     (C_HAVE_SAMPLED_METRIC_CNT),  
    .C_METRICS_SAMPLE_COUNT_WIDTH  (C_METRICS_SAMPLE_COUNT_WIDTH),  
    .C_AXI4LITE_CORE_CLK_ASYNC     (C_AXI4LITE_CORE_CLK_ASYNC),  
    .C_SLOT_0_AXI_ADDR_WIDTH       (C_SLOT_0_AXI_ADDR_WIDTH),  
    .C_SLOT_0_AXI_DATA_WIDTH       (C_SLOT_0_AXI_DATA_WIDTH),  
    .C_SLOT_0_AXI_ID_WIDTH         (C_SLOT_0_AXI_ID_WIDTH),  
    .C_SLOT_0_AXI_PROTOCOL         (SLOT_0_AXI_PROTOCOL),  
    .C_SLOT_0_AXI_SUB_PROTOCOL     (SLOT_0_AXI_SUB_PROTOCOL),  
    .C_SLOT_0_AXIS_TDATA_WIDTH     (C_SLOT_0_AXIS_TDATA_WIDTH),  
    .C_SLOT_0_AXIS_TID_WIDTH       (C_SLOT_0_AXIS_TID_WIDTH),  
    .C_SLOT_0_AXIS_TDEST_WIDTH     (C_SLOT_0_AXIS_TDEST_WIDTH),  
    .C_SLOT_0_AXIS_TUSER_WIDTH     (C_SLOT_0_AXIS_TUSER_WIDTH),  
    .C_SLOT_0_FIFO_ENABLE          (C_SLOT_0_FIFO_ENABLE),  
    .C_SLOT_1_AXI_ADDR_WIDTH       (C_SLOT_1_AXI_ADDR_WIDTH),  
    .C_SLOT_1_AXI_DATA_WIDTH       (C_SLOT_1_AXI_DATA_WIDTH),  
    .C_SLOT_1_AXI_ID_WIDTH         (C_SLOT_1_AXI_ID_WIDTH),  
    .C_SLOT_1_AXI_PROTOCOL         (SLOT_1_AXI_PROTOCOL),  
    .C_SLOT_1_AXI_SUB_PROTOCOL     (SLOT_1_AXI_SUB_PROTOCOL),  
    .C_SLOT_1_AXIS_TDATA_WIDTH     (C_SLOT_1_AXIS_TDATA_WIDTH),  
    .C_SLOT_1_AXIS_TID_WIDTH       (C_SLOT_1_AXIS_TID_WIDTH),  
    .C_SLOT_1_AXIS_TDEST_WIDTH     (C_SLOT_1_AXIS_TDEST_WIDTH),  
    .C_SLOT_1_AXIS_TUSER_WIDTH     (C_SLOT_1_AXIS_TUSER_WIDTH),  
    .C_SLOT_1_FIFO_ENABLE          (C_SLOT_1_FIFO_ENABLE),  
    .C_SLOT_2_AXI_ADDR_WIDTH       (C_SLOT_2_AXI_ADDR_WIDTH),  
    .C_SLOT_2_AXI_DATA_WIDTH       (C_SLOT_2_AXI_DATA_WIDTH),  
    .C_SLOT_2_AXI_ID_WIDTH         (C_SLOT_2_AXI_ID_WIDTH),  
    .C_SLOT_2_AXI_PROTOCOL         (SLOT_2_AXI_PROTOCOL),  
    .C_SLOT_2_AXI_SUB_PROTOCOL     (SLOT_2_AXI_SUB_PROTOCOL),  
    .C_SLOT_2_AXIS_TDATA_WIDTH     (C_SLOT_2_AXIS_TDATA_WIDTH),  
    .C_SLOT_2_AXIS_TID_WIDTH       (C_SLOT_2_AXIS_TID_WIDTH),  
    .C_SLOT_2_AXIS_TDEST_WIDTH     (C_SLOT_2_AXIS_TDEST_WIDTH),  
    .C_SLOT_2_AXIS_TUSER_WIDTH     (C_SLOT_2_AXIS_TUSER_WIDTH),  
    .C_SLOT_2_FIFO_ENABLE          (C_SLOT_2_FIFO_ENABLE),  
    .C_SLOT_3_AXI_ADDR_WIDTH       (C_SLOT_3_AXI_ADDR_WIDTH),  
    .C_SLOT_3_AXI_DATA_WIDTH       (C_SLOT_3_AXI_DATA_WIDTH),  
    .C_SLOT_3_AXI_ID_WIDTH         (C_SLOT_3_AXI_ID_WIDTH),  
    .C_SLOT_3_AXI_PROTOCOL         (SLOT_3_AXI_PROTOCOL),  
    .C_SLOT_3_AXI_SUB_PROTOCOL     (SLOT_3_AXI_SUB_PROTOCOL),  
    .C_SLOT_3_AXIS_TDATA_WIDTH     (C_SLOT_3_AXIS_TDATA_WIDTH),  
    .C_SLOT_3_AXIS_TID_WIDTH       (C_SLOT_3_AXIS_TID_WIDTH),  
    .C_SLOT_3_AXIS_TDEST_WIDTH     (C_SLOT_3_AXIS_TDEST_WIDTH),  
    .C_SLOT_3_AXIS_TUSER_WIDTH     (C_SLOT_3_AXIS_TUSER_WIDTH),  
    .C_SLOT_3_FIFO_ENABLE          (C_SLOT_3_FIFO_ENABLE),  
    .C_SLOT_4_AXI_ADDR_WIDTH       (C_SLOT_4_AXI_ADDR_WIDTH),  
    .C_SLOT_4_AXI_DATA_WIDTH       (C_SLOT_4_AXI_DATA_WIDTH),  
    .C_SLOT_4_AXI_ID_WIDTH         (C_SLOT_4_AXI_ID_WIDTH),  
    .C_SLOT_4_AXI_PROTOCOL         (SLOT_4_AXI_PROTOCOL),  
    .C_SLOT_4_AXI_SUB_PROTOCOL     (SLOT_4_AXI_SUB_PROTOCOL),  
    .C_SLOT_4_AXIS_TDATA_WIDTH     (C_SLOT_4_AXIS_TDATA_WIDTH), 
    .C_SLOT_4_AXIS_TID_WIDTH       (C_SLOT_4_AXIS_TID_WIDTH), 
    .C_SLOT_4_AXIS_TDEST_WIDTH     (C_SLOT_4_AXIS_TDEST_WIDTH), 
    .C_SLOT_4_AXIS_TUSER_WIDTH     (C_SLOT_4_AXIS_TUSER_WIDTH), 
    .C_SLOT_4_FIFO_ENABLE          (C_SLOT_4_FIFO_ENABLE), 
    .C_SLOT_5_AXI_ADDR_WIDTH       (C_SLOT_5_AXI_ADDR_WIDTH), 
    .C_SLOT_5_AXI_DATA_WIDTH       (C_SLOT_5_AXI_DATA_WIDTH), 
    .C_SLOT_5_AXI_ID_WIDTH         (C_SLOT_5_AXI_ID_WIDTH), 
    .C_SLOT_5_AXI_PROTOCOL         (SLOT_5_AXI_PROTOCOL), 
    .C_SLOT_5_AXI_SUB_PROTOCOL     (SLOT_5_AXI_SUB_PROTOCOL),  
    .C_SLOT_5_AXIS_TDATA_WIDTH     (C_SLOT_5_AXIS_TDATA_WIDTH), 
    .C_SLOT_5_AXIS_TID_WIDTH       (C_SLOT_5_AXIS_TID_WIDTH),
    .C_SLOT_5_AXIS_TDEST_WIDTH     (C_SLOT_5_AXIS_TDEST_WIDTH),
    .C_SLOT_5_AXIS_TUSER_WIDTH     (C_SLOT_5_AXIS_TUSER_WIDTH),
    .C_SLOT_5_FIFO_ENABLE          (C_SLOT_5_FIFO_ENABLE),
    .C_SLOT_6_AXI_ADDR_WIDTH       (C_SLOT_6_AXI_ADDR_WIDTH),
    .C_SLOT_6_AXI_DATA_WIDTH       (C_SLOT_6_AXI_DATA_WIDTH),
    .C_SLOT_6_AXI_ID_WIDTH         (C_SLOT_6_AXI_ID_WIDTH),
    .C_SLOT_6_AXI_PROTOCOL         (SLOT_6_AXI_PROTOCOL),
    .C_SLOT_6_AXI_SUB_PROTOCOL     (SLOT_6_AXI_SUB_PROTOCOL),  
    .C_SLOT_6_AXIS_TDATA_WIDTH     (C_SLOT_6_AXIS_TDATA_WIDTH),
    .C_SLOT_6_AXIS_TID_WIDTH       (C_SLOT_6_AXIS_TID_WIDTH),
    .C_SLOT_6_AXIS_TDEST_WIDTH     (C_SLOT_6_AXIS_TDEST_WIDTH),
    .C_SLOT_6_AXIS_TUSER_WIDTH     (C_SLOT_6_AXIS_TUSER_WIDTH),
    .C_SLOT_6_FIFO_ENABLE          (C_SLOT_6_FIFO_ENABLE),
    .C_SLOT_7_AXI_ADDR_WIDTH       (C_SLOT_7_AXI_ADDR_WIDTH),
    .C_SLOT_7_AXI_DATA_WIDTH       (C_SLOT_7_AXI_DATA_WIDTH),
    .C_SLOT_7_AXI_ID_WIDTH         (C_SLOT_7_AXI_ID_WIDTH),
    .C_SLOT_7_AXI_PROTOCOL         (SLOT_7_AXI_PROTOCOL),
    .C_SLOT_7_AXI_SUB_PROTOCOL     (SLOT_7_AXI_SUB_PROTOCOL),  
    .C_SLOT_7_AXIS_TDATA_WIDTH     (C_SLOT_7_AXIS_TDATA_WIDTH),
    .C_SLOT_7_AXIS_TID_WIDTH       (C_SLOT_7_AXIS_TID_WIDTH),
    .C_SLOT_7_AXIS_TDEST_WIDTH     (C_SLOT_7_AXIS_TDEST_WIDTH),
    .C_SLOT_7_AXIS_TUSER_WIDTH     (C_SLOT_7_AXIS_TUSER_WIDTH),
    .C_SLOT_7_FIFO_ENABLE          (C_SLOT_7_FIFO_ENABLE),
    .C_REG_ALL_MONITOR_SIGNALS     (C_REG_ALL_MONITOR_SIGNALS),
    .C_EXT_EVENT0_FIFO_ENABLE      (C_EXT_EVENT0_FIFO_ENABLE),
    .C_EXT_EVENT1_FIFO_ENABLE      (C_EXT_EVENT1_FIFO_ENABLE),
    .C_EXT_EVENT2_FIFO_ENABLE      (C_EXT_EVENT2_FIFO_ENABLE),
    .C_EXT_EVENT3_FIFO_ENABLE      (C_EXT_EVENT3_FIFO_ENABLE),
    .C_EXT_EVENT4_FIFO_ENABLE      (C_EXT_EVENT4_FIFO_ENABLE),
    .C_EXT_EVENT5_FIFO_ENABLE      (C_EXT_EVENT5_FIFO_ENABLE),
    .C_EXT_EVENT6_FIFO_ENABLE      (C_EXT_EVENT6_FIFO_ENABLE),
    .C_EXT_EVENT7_FIFO_ENABLE      (C_EXT_EVENT7_FIFO_ENABLE),
    .C_ENABLE_EVENT_LOG            (C_ENABLE_EVENT_LOG), 
    .C_FIFO_AXIS_DEPTH             (C_FIFO_AXIS_DEPTH), 
    .C_FIFO_AXIS_TDATA_WIDTH       (C_FIFO_AXIS_TDATA_WIDTH), 
    .C_AXIS_DWIDTH_ROUND_TO_32     (C_AXIS_DWIDTH_ROUND_TO_32),
    .C_FIFO_AXIS_TID_WIDTH         (C_FIFO_AXIS_TID_WIDTH), 
    .C_FIFO_AXIS_SYNC              (C_FIFO_AXIS_SYNC), 
    .C_SHOW_AXI_IDS                (C_SHOW_AXI_IDS),
    .C_SHOW_AXI_LEN                (C_SHOW_AXI_LEN),
    .C_SHOW_AXIS_TID               (C_SHOW_AXIS_TID),
    .C_SHOW_AXIS_TDEST             (C_SHOW_AXIS_TDEST),
    .C_SHOW_AXIS_TUSER             (C_SHOW_AXIS_TUSER),
    .COUNTER_LOAD_VALUE            (COUNTER_LOAD_VALUE), 
    .C_LOG_DATA_OFFLD              (C_LOG_DATA_OFFLD)  ,
    .S_AXI_OFFLD_ID_WIDTH          (S_AXI_OFFLD_ID_WIDTH),
    .C_EN_TRIGGER                  (C_EN_TRIGGER), 
    .C_EN_AXI_DEBUG                (C_EN_AXI_DEBUG) 
        ) adavnced_mode_inst
    (
      .s_axi_aclk        (s_axi_aclk),
      .s_axi_aresetn     (s_axi_aresetn),
      .s_axi_awaddr      (s_axi_awaddr_int),
      .s_axi_awvalid     (s_axi_awvalid),
      .s_axi_awid        (s_axi_awid),           
      .s_axi_awready     (s_axi_awready),
      .s_axi_wdata       (s_axi_wdata),
      .s_axi_wstrb       (s_axi_wstrb),
      .s_axi_wvalid      (s_axi_wvalid),
      .s_axi_wready      (s_axi_wready),
      .s_axi_bresp       (s_axi_bresp),
      .s_axi_bvalid      (s_axi_bvalid),
      .s_axi_bid         (s_axi_bid),      
      .s_axi_bready      (s_axi_bready),
      .s_axi_araddr      (s_axi_araddr_int),
      .s_axi_arvalid     (s_axi_arvalid),
      .s_axi_arid        (s_axi_arid),     
      .s_axi_arready     (s_axi_arready),
      .s_axi_rdata       (s_axi_rdata),
      .s_axi_rresp       (s_axi_rresp),
      .s_axi_rvalid      (s_axi_rvalid),
      .s_axi_rid         (s_axi_rid),     
      .s_axi_rready      (s_axi_rready),
      .slot_0_axi_aclk   (slot_0_axi_aclk) ,
      .slot_0_axi_aresetn (slot_0_axi_aresetn),
      .slot_0_axi_awid    (slot_0_axi_awid),
      .slot_0_axi_awaddr  (slot_0_axi_awaddr),
      .slot_0_axi_awprot  (slot_0_axi_awprot),
      .slot_0_axi_awlen   (slot_0_axi_awlen_i),
      .slot_0_axi_awsize  (slot_0_axi_awsize),
      .slot_0_axi_awburst (slot_0_axi_awburst),
      .slot_0_axi_awcache (slot_0_axi_awcache),
      .slot_0_axi_awlock  (slot_0_axi_awlock[0:0]),
      .slot_0_axi_awvalid (slot_0_axi_awvalid),
      .slot_0_axi_awready (slot_0_axi_awready),
      .slot_0_axi_wdata   (slot_0_axi_wdata),
      .slot_0_axi_wstrb   (slot_0_axi_wstrb),
      .slot_0_axi_wlast   (slot_0_axi_wlast_i),
      .slot_0_axi_wvalid  (slot_0_axi_wvalid),
      .slot_0_axi_wready  (slot_0_axi_wready),
      .slot_0_axi_bid     (slot_0_axi_bid),
      .slot_0_axi_bresp   (slot_0_axi_bresp),
      .slot_0_axi_bvalid  (slot_0_axi_bvalid),
      .slot_0_axi_bready  (slot_0_axi_bready),
      .slot_0_axi_arid    (slot_0_axi_arid),
      .slot_0_axi_araddr  (slot_0_axi_araddr),
      .slot_0_axi_arlen   (slot_0_axi_arlen_i),
      .slot_0_axi_arsize  (slot_0_axi_arsize),
      .slot_0_axi_arburst (slot_0_axi_arburst),
      .slot_0_axi_arcache (slot_0_axi_arcache),
      .slot_0_axi_arprot  (slot_0_axi_arprot),
      .slot_0_axi_arlock  (slot_0_axi_arlock[0:0]),
      .slot_0_axi_arvalid (slot_0_axi_arvalid),
      .slot_0_axi_arready (slot_0_axi_arready),
      .slot_0_axi_rid     (slot_0_axi_rid),
      .slot_0_axi_rdata   (slot_0_axi_rdata),
      .slot_0_axi_rresp   (slot_0_axi_rresp),
      .slot_0_axi_rlast   (slot_0_axi_rlast_i),
      .slot_0_axi_rvalid  (slot_0_axi_rvalid),
      .slot_0_axi_rready  (slot_0_axi_rready),
      .slot_0_axis_aclk   (slot_0_axis_aclk),
      .slot_0_axis_aresetn(slot_0_axis_aresetn),
      .slot_0_axis_tvalid (slot_0_axis_tvalid),
      .slot_0_axis_tready (slot_0_axis_tready),
      .slot_0_axis_tdata  (slot_0_axis_tdata),
      .slot_0_axis_tstrb  (slot_0_axis_tstrb),
      .slot_0_axis_tkeep  (slot_0_axis_tkeep),
      .slot_0_axis_tlast  (slot_0_axis_tlast),
      .slot_0_axis_tid    (slot_0_axis_tid),
      .slot_0_axis_tdest  (slot_0_axis_tdest),
      .slot_0_axis_tuser  (slot_0_axis_tuser),
      .slot_0_ext_trig    (slot_0_ext_trig),
      .slot_0_ext_trig_stop (slot_0_ext_trig_stop),
      .slot_1_axi_aclk      (slot_1_axi_aclk),
      .slot_1_axi_aresetn   (slot_1_axi_aresetn),
      .slot_1_axi_awid      (slot_1_axi_awid),
      .slot_1_axi_awaddr    (slot_1_axi_awaddr),
      .slot_1_axi_awprot    (slot_1_axi_awprot),
      .slot_1_axi_awlen     (slot_1_axi_awlen_i),
      .slot_1_axi_awsize    (slot_1_axi_awsize),
      .slot_1_axi_awburst   (slot_1_axi_awburst),
      .slot_1_axi_awcache   (slot_1_axi_awcache),
      .slot_1_axi_awlock    (slot_1_axi_awlock[0:0]),
      .slot_1_axi_awvalid   (slot_1_axi_awvalid),
      .slot_1_axi_awready   (slot_1_axi_awready),
      .slot_1_axi_wdata     (slot_1_axi_wdata),
      .slot_1_axi_wstrb     (slot_1_axi_wstrb),
      .slot_1_axi_wlast     (slot_1_axi_wlast_i),
      .slot_1_axi_wvalid    (slot_1_axi_wvalid),
      .slot_1_axi_wready    (slot_1_axi_wready),
      .slot_1_axi_bid       (slot_1_axi_bid),
      .slot_1_axi_bresp     (slot_1_axi_bresp),
      .slot_1_axi_bvalid    (slot_1_axi_bvalid),
      .slot_1_axi_bready    (slot_1_axi_bready),
      .slot_1_axi_arid      (slot_1_axi_arid),
      .slot_1_axi_araddr    (slot_1_axi_araddr),
      .slot_1_axi_arlen     (slot_1_axi_arlen_i),
      .slot_1_axi_arsize    (slot_1_axi_arsize),
      .slot_1_axi_arburst   (slot_1_axi_arburst),
      .slot_1_axi_arcache   (slot_1_axi_arcache),
      .slot_1_axi_arprot    (slot_1_axi_arprot),
      .slot_1_axi_arlock    (slot_1_axi_arlock[0:0]),
      .slot_1_axi_arvalid   (slot_1_axi_arvalid),
      .slot_1_axi_arready   (slot_1_axi_arready),
      .slot_1_axi_rid       (slot_1_axi_rid),
      .slot_1_axi_rdata     (slot_1_axi_rdata),
      .slot_1_axi_rresp     (slot_1_axi_rresp),
      .slot_1_axi_rlast     (slot_1_axi_rlast_i),
      .slot_1_axi_rvalid    (slot_1_axi_rvalid),
      .slot_1_axi_rready    (slot_1_axi_rready),
      .slot_1_axis_aclk     (slot_1_axis_aclk),
      .slot_1_axis_aresetn  (slot_1_axis_aresetn),
      .slot_1_axis_tvalid   (slot_1_axis_tvalid),
      .slot_1_axis_tready   (slot_1_axis_tready),
      .slot_1_axis_tdata    (slot_1_axis_tdata),
      .slot_1_axis_tstrb    (slot_1_axis_tstrb),
      .slot_1_axis_tkeep    (slot_1_axis_tkeep),
      .slot_1_axis_tlast    (slot_1_axis_tlast),
      .slot_1_axis_tid      (slot_1_axis_tid),
      .slot_1_axis_tdest    (slot_1_axis_tdest),
      .slot_1_axis_tuser    (slot_1_axis_tuser),
      .slot_1_ext_trig      (slot_1_ext_trig),
      .slot_1_ext_trig_stop (slot_1_ext_trig_stop),
      .slot_2_axi_aclk      (slot_2_axi_aclk),
      .slot_2_axi_aresetn   (slot_2_axi_aresetn),
      .slot_2_axi_awid      (slot_2_axi_awid),
      .slot_2_axi_awaddr    (slot_2_axi_awaddr),
      .slot_2_axi_awprot    (slot_2_axi_awprot),
      .slot_2_axi_awlen     (slot_2_axi_awlen_i),
      .slot_2_axi_awsize    (slot_2_axi_awsize),
      .slot_2_axi_awburst   (slot_2_axi_awburst),
      .slot_2_axi_awcache   (slot_2_axi_awcache),
      .slot_2_axi_awlock    (slot_2_axi_awlock[0:0]),
      .slot_2_axi_awvalid   (slot_2_axi_awvalid),
      .slot_2_axi_awready   (slot_2_axi_awready),
      .slot_2_axi_wdata     (slot_2_axi_wdata),
      .slot_2_axi_wstrb     (slot_2_axi_wstrb),
      .slot_2_axi_wlast     (slot_2_axi_wlast_i),
      .slot_2_axi_wvalid    (slot_2_axi_wvalid),
      .slot_2_axi_wready    (slot_2_axi_wready),
      .slot_2_axi_bid       (slot_2_axi_bid),
      .slot_2_axi_bresp     (slot_2_axi_bresp),
      .slot_2_axi_bvalid    (slot_2_axi_bvalid),
      .slot_2_axi_bready    (slot_2_axi_bready),
      .slot_2_axi_arid      (slot_2_axi_arid),
      .slot_2_axi_araddr    (slot_2_axi_araddr),
      .slot_2_axi_arlen     (slot_2_axi_arlen_i),
      .slot_2_axi_arsize    (slot_2_axi_arsize),
      .slot_2_axi_arburst   (slot_2_axi_arburst),
      .slot_2_axi_arcache   (slot_2_axi_arcache),
      .slot_2_axi_arprot    (slot_2_axi_arprot),
      .slot_2_axi_arlock    (slot_2_axi_arlock[0:0]),
      .slot_2_axi_arvalid   (slot_2_axi_arvalid),
      .slot_2_axi_arready   (slot_2_axi_arready),
      .slot_2_axi_rid       (slot_2_axi_rid),
      .slot_2_axi_rdata     (slot_2_axi_rdata),
      .slot_2_axi_rresp     (slot_2_axi_rresp),
      .slot_2_axi_rlast     (slot_2_axi_rlast_i),
      .slot_2_axi_rvalid    (slot_2_axi_rvalid),
      .slot_2_axi_rready    (slot_2_axi_rready),
      .slot_2_axis_aclk     (slot_2_axis_aclk),
      .slot_2_axis_aresetn  (slot_2_axis_aresetn),
      .slot_2_axis_tvalid   (slot_2_axis_tvalid),
      .slot_2_axis_tready   (slot_2_axis_tready),
      .slot_2_axis_tdata    (slot_2_axis_tdata),
      .slot_2_axis_tstrb    (slot_2_axis_tstrb),
      .slot_2_axis_tkeep    (slot_2_axis_tkeep),
      .slot_2_axis_tlast    (slot_2_axis_tlast),
      .slot_2_axis_tid      (slot_2_axis_tid),
      .slot_2_axis_tdest    (slot_2_axis_tdest),
      .slot_2_axis_tuser    (slot_2_axis_tuser),
      .slot_2_ext_trig      (slot_2_ext_trig),
      .slot_2_ext_trig_stop (slot_2_ext_trig_stop),
      .slot_3_axi_aclk      (slot_3_axi_aclk),
      .slot_3_axi_aresetn   (slot_3_axi_aresetn),
      .slot_3_axi_awid      (slot_3_axi_awid),
      .slot_3_axi_awaddr    (slot_3_axi_awaddr),
      .slot_3_axi_awprot    (slot_3_axi_awprot),
      .slot_3_axi_awlen     (slot_3_axi_awlen_i),
      .slot_3_axi_awsize    (slot_3_axi_awsize),
      .slot_3_axi_awburst   (slot_3_axi_awburst),
      .slot_3_axi_awcache   (slot_3_axi_awcache),
      .slot_3_axi_awlock    (slot_3_axi_awlock[0:0]),
      .slot_3_axi_awvalid   (slot_3_axi_awvalid),
      .slot_3_axi_awready   (slot_3_axi_awready),
      .slot_3_axi_wdata     (slot_3_axi_wdata),  
      .slot_3_axi_wstrb     (slot_3_axi_wstrb),
      .slot_3_axi_wlast     (slot_3_axi_wlast_i),
      .slot_3_axi_wvalid    (slot_3_axi_wvalid),
      .slot_3_axi_wready    (slot_3_axi_wready),
      .slot_3_axi_bid       (slot_3_axi_bid), 
      .slot_3_axi_bresp     (slot_3_axi_bresp),
      .slot_3_axi_bvalid    (slot_3_axi_bvalid), 
      .slot_3_axi_bready    (slot_3_axi_bready), 
      .slot_3_axi_arid      (slot_3_axi_arid),
      .slot_3_axi_araddr    (slot_3_axi_araddr),
      .slot_3_axi_arlen     (slot_3_axi_arlen_i), 
      .slot_3_axi_arsize    (slot_3_axi_arsize),
      .slot_3_axi_arburst   (slot_3_axi_arburst),
      .slot_3_axi_arcache   (slot_3_axi_arcache), 
      .slot_3_axi_arprot    (slot_3_axi_arprot),
      .slot_3_axi_arlock    (slot_3_axi_arlock[0:0]),
      .slot_3_axi_arvalid   (slot_3_axi_arvalid),
      .slot_3_axi_arready   (slot_3_axi_arready),
      .slot_3_axi_rid       (slot_3_axi_rid),
      .slot_3_axi_rdata     (slot_3_axi_rdata),
      .slot_3_axi_rresp     (slot_3_axi_rresp),
      .slot_3_axi_rlast     (slot_3_axi_rlast_i),
      .slot_3_axi_rvalid    (slot_3_axi_rvalid),
      .slot_3_axi_rready    (slot_3_axi_rready),
      .slot_3_axis_aclk     (slot_3_axis_aclk),
      .slot_3_axis_aresetn  (slot_3_axis_aresetn),
      .slot_3_axis_tvalid   (slot_3_axis_tvalid),
      .slot_3_axis_tready   (slot_3_axis_tready),
      .slot_3_axis_tdata    (slot_3_axis_tdata),
      .slot_3_axis_tstrb    (slot_3_axis_tstrb),
      .slot_3_axis_tkeep    (slot_3_axis_tkeep),
      .slot_3_axis_tlast    (slot_3_axis_tlast),
      .slot_3_axis_tid      (slot_3_axis_tid),
      .slot_3_axis_tdest    (slot_3_axis_tdest),
      .slot_3_axis_tuser    (slot_3_axis_tuser),
      .slot_3_ext_trig      (slot_3_ext_trig),
      .slot_3_ext_trig_stop (slot_3_ext_trig_stop),
      .slot_4_axi_aclk      (slot_4_axi_aclk),
      .slot_4_axi_aresetn   (slot_4_axi_aresetn),
      .slot_4_axi_awid      (slot_4_axi_awid),
      .slot_4_axi_awaddr    (slot_4_axi_awaddr),
      .slot_4_axi_awprot    (slot_4_axi_awprot),
      .slot_4_axi_awlen     (slot_4_axi_awlen_i),
      .slot_4_axi_awsize    (slot_4_axi_awsize),
      .slot_4_axi_awburst   (slot_4_axi_awburst),
      .slot_4_axi_awcache   (slot_4_axi_awcache),
      .slot_4_axi_awlock    (slot_4_axi_awlock[0:0]),
      .slot_4_axi_awvalid   (slot_4_axi_awvalid),
      .slot_4_axi_awready   (slot_4_axi_awready),
      .slot_4_axi_wdata     (slot_4_axi_wdata),
      .slot_4_axi_wstrb     (slot_4_axi_wstrb),
      .slot_4_axi_wlast     (slot_4_axi_wlast_i),
      .slot_4_axi_wvalid    (slot_4_axi_wvalid),
      .slot_4_axi_wready    (slot_4_axi_wready),
      .slot_4_axi_bid       (slot_4_axi_bid),
      .slot_4_axi_bresp     (slot_4_axi_bresp),
      .slot_4_axi_bvalid    (slot_4_axi_bvalid),
      .slot_4_axi_bready    (slot_4_axi_bready),
      .slot_4_axi_arid      (slot_4_axi_arid),
      .slot_4_axi_araddr    (slot_4_axi_araddr),
      .slot_4_axi_arlen     (slot_4_axi_arlen_i),
      .slot_4_axi_arsize    (slot_4_axi_arsize),
      .slot_4_axi_arburst   (slot_4_axi_arburst),
      .slot_4_axi_arcache   (slot_4_axi_arcache),
      .slot_4_axi_arprot    (slot_4_axi_arprot),
      .slot_4_axi_arlock    (slot_4_axi_arlock[0:0]),
      .slot_4_axi_arvalid   (slot_4_axi_arvalid),
      .slot_4_axi_arready   (slot_4_axi_arready),
      .slot_4_axi_rid       (slot_4_axi_rid),
      .slot_4_axi_rdata     (slot_4_axi_rdata),
      .slot_4_axi_rresp     (slot_4_axi_rresp),
      .slot_4_axi_rlast     (slot_4_axi_rlast_i),
      .slot_4_axi_rvalid    (slot_4_axi_rvalid),
      .slot_4_axi_rready    (slot_4_axi_rready),
      .slot_4_axis_aclk     (slot_4_axis_aclk),
      .slot_4_axis_aresetn  (slot_4_axis_aresetn),
      .slot_4_axis_tvalid   (slot_4_axis_tvalid),
      .slot_4_axis_tready   (slot_4_axis_tready),
      .slot_4_axis_tdata    (slot_4_axis_tdata),
      .slot_4_axis_tstrb    (slot_4_axis_tstrb),
      .slot_4_axis_tkeep    (slot_4_axis_tkeep),
      .slot_4_axis_tlast    (slot_4_axis_tlast),
      .slot_4_axis_tid      (slot_4_axis_tid),
      .slot_4_axis_tdest    (slot_4_axis_tdest),
      .slot_4_axis_tuser    (slot_4_axis_tuser),
      .slot_4_ext_trig      (slot_4_ext_trig),
      .slot_4_ext_trig_stop (slot_4_ext_trig_stop),
      .slot_5_axi_aclk      (slot_5_axi_aclk),
      .slot_5_axi_aresetn   (slot_5_axi_aresetn),
      .slot_5_axi_awid      (slot_5_axi_awid),
      .slot_5_axi_awaddr    (slot_5_axi_awaddr),
      .slot_5_axi_awprot    (slot_5_axi_awprot),
      .slot_5_axi_awlen     (slot_5_axi_awlen_i),
      .slot_5_axi_awsize    (slot_5_axi_awsize),
      .slot_5_axi_awburst   (slot_5_axi_awburst),
      .slot_5_axi_awcache   (slot_5_axi_awcache),
      .slot_5_axi_awlock    (slot_5_axi_awlock[0:0]),
      .slot_5_axi_awvalid   (slot_5_axi_awvalid),
      .slot_5_axi_awready   (slot_5_axi_awready),
      .slot_5_axi_wdata     (slot_5_axi_wdata),
      .slot_5_axi_wstrb     (slot_5_axi_wstrb),
      .slot_5_axi_wlast     (slot_5_axi_wlast_i),
      .slot_5_axi_wvalid    (slot_5_axi_wvalid),
      .slot_5_axi_wready    (slot_5_axi_wready),
      .slot_5_axi_bid       (slot_5_axi_bid),
      .slot_5_axi_bresp     (slot_5_axi_bresp),
      .slot_5_axi_bvalid    (slot_5_axi_bvalid),
      .slot_5_axi_bready    (slot_5_axi_bready),
      .slot_5_axi_arid      (slot_5_axi_arid),
      .slot_5_axi_araddr    (slot_5_axi_araddr),
      .slot_5_axi_arlen     (slot_5_axi_arlen_i),
      .slot_5_axi_arsize    (slot_5_axi_arsize),
      .slot_5_axi_arburst   (slot_5_axi_arburst),
      .slot_5_axi_arcache   (slot_5_axi_arcache),
      .slot_5_axi_arprot    (slot_5_axi_arprot),
      .slot_5_axi_arlock    (slot_5_axi_arlock[0:0]),
      .slot_5_axi_arvalid   (slot_5_axi_arvalid),
      .slot_5_axi_arready   (slot_5_axi_arready),
      .slot_5_axi_rid       (slot_5_axi_rid),
      .slot_5_axi_rdata     (slot_5_axi_rdata),
      .slot_5_axi_rresp     (slot_5_axi_rresp),
      .slot_5_axi_rlast     (slot_5_axi_rlast_i),
      .slot_5_axi_rvalid    (slot_5_axi_rvalid),
      .slot_5_axi_rready    (slot_5_axi_rready),
      .slot_5_axis_aclk     (slot_5_axis_aclk),
      .slot_5_axis_aresetn  (slot_5_axis_aresetn),
      .slot_5_axis_tvalid   (slot_5_axis_tvalid),
      .slot_5_axis_tready   (slot_5_axis_tready),
      .slot_5_axis_tdata    (slot_5_axis_tdata),
      .slot_5_axis_tstrb    (slot_5_axis_tstrb),
      .slot_5_axis_tkeep    (slot_5_axis_tkeep),
      .slot_5_axis_tlast    (slot_5_axis_tlast),
      .slot_5_axis_tid      (slot_5_axis_tid),
      .slot_5_axis_tdest    (slot_5_axis_tdest),
      .slot_5_axis_tuser    (slot_5_axis_tuser),
      .slot_5_ext_trig      (slot_5_ext_trig),
      .slot_5_ext_trig_stop (slot_5_ext_trig_stop),
      .slot_6_axi_aclk      (slot_6_axi_aclk),
      .slot_6_axi_aresetn   (slot_6_axi_aresetn),
      .slot_6_axi_awid      (slot_6_axi_awid),
      .slot_6_axi_awaddr    (slot_6_axi_awaddr),
      .slot_6_axi_awprot    (slot_6_axi_awprot),
      .slot_6_axi_awlen     (slot_6_axi_awlen_i),
      .slot_6_axi_awsize    (slot_6_axi_awsize),
      .slot_6_axi_awburst   (slot_6_axi_awburst),
      .slot_6_axi_awcache   (slot_6_axi_awcache),
      .slot_6_axi_awlock    (slot_6_axi_awlock[0:0]),
      .slot_6_axi_awvalid   (slot_6_axi_awvalid),
      .slot_6_axi_awready   (slot_6_axi_awready),
      .slot_6_axi_wdata     (slot_6_axi_wdata),
      .slot_6_axi_wstrb     (slot_6_axi_wstrb),
      .slot_6_axi_wlast     (slot_6_axi_wlast_i),
      .slot_6_axi_wvalid    (slot_6_axi_wvalid),
      .slot_6_axi_wready    (slot_6_axi_wready),
      .slot_6_axi_bid       (slot_6_axi_bid),
      .slot_6_axi_bresp     (slot_6_axi_bresp),
      .slot_6_axi_bvalid    (slot_6_axi_bvalid),
      .slot_6_axi_bready    (slot_6_axi_bready),
      .slot_6_axi_arid      (slot_6_axi_arid),
      .slot_6_axi_araddr    (slot_6_axi_araddr),
      .slot_6_axi_arlen     (slot_6_axi_arlen_i),
      .slot_6_axi_arsize    (slot_6_axi_arsize),
      .slot_6_axi_arburst   (slot_6_axi_arburst),
      .slot_6_axi_arcache   (slot_6_axi_arcache),
      .slot_6_axi_arprot    (slot_6_axi_arprot),
      .slot_6_axi_arlock    (slot_6_axi_arlock[0:0]),
      .slot_6_axi_arvalid   (slot_6_axi_arvalid),
      .slot_6_axi_arready   (slot_6_axi_arready),
      .slot_6_axi_rid       (slot_6_axi_rid),
      .slot_6_axi_rdata     (slot_6_axi_rdata),
      .slot_6_axi_rresp     (slot_6_axi_rresp),
      .slot_6_axi_rlast     (slot_6_axi_rlast_i),
      .slot_6_axi_rvalid    (slot_6_axi_rvalid),
      .slot_6_axi_rready    (slot_6_axi_rready),
      .slot_6_axis_aclk     (slot_6_axis_aclk),
      .slot_6_axis_aresetn  (slot_6_axis_aresetn),
      .slot_6_axis_tvalid   (slot_6_axis_tvalid),
      .slot_6_axis_tready   (slot_6_axis_tready),
      .slot_6_axis_tdata    (slot_6_axis_tdata),
      .slot_6_axis_tstrb    (slot_6_axis_tstrb),
      .slot_6_axis_tkeep    (slot_6_axis_tkeep),
      .slot_6_axis_tlast    (slot_6_axis_tlast),
      .slot_6_axis_tid      (slot_6_axis_tid),
      .slot_6_axis_tdest    (slot_6_axis_tdest),
      .slot_6_axis_tuser    (slot_6_axis_tuser),
      .slot_6_ext_trig      (slot_6_ext_trig),
      .slot_6_ext_trig_stop (slot_6_ext_trig_stop),
      .slot_7_axi_aclk      (slot_7_axi_aclk),
      .slot_7_axi_aresetn   (slot_7_axi_aresetn),
      .slot_7_axi_awid      (slot_7_axi_awid),
      .slot_7_axi_awaddr    (slot_7_axi_awaddr),
      .slot_7_axi_awprot    (slot_7_axi_awprot),
      .slot_7_axi_awlen     (slot_7_axi_awlen_i),
      .slot_7_axi_awsize    (slot_7_axi_awsize),
      .slot_7_axi_awburst   (slot_7_axi_awburst),
      .slot_7_axi_awcache   (slot_7_axi_awcache),
      .slot_7_axi_awlock    (slot_7_axi_awlock[0:0]),
      .slot_7_axi_awvalid   (slot_7_axi_awvalid),
      .slot_7_axi_awready   (slot_7_axi_awready),
      .slot_7_axi_wdata     (slot_7_axi_wdata),
      .slot_7_axi_wstrb     (slot_7_axi_wstrb),
      .slot_7_axi_wlast     (slot_7_axi_wlast_i),
      .slot_7_axi_wvalid    (slot_7_axi_wvalid),
      .slot_7_axi_wready    (slot_7_axi_wready),
      .slot_7_axi_bid       (slot_7_axi_bid),
      .slot_7_axi_bresp     (slot_7_axi_bresp),
      .slot_7_axi_bvalid    (slot_7_axi_bvalid),
      .slot_7_axi_bready    (slot_7_axi_bready),
      .slot_7_axi_arid      (slot_7_axi_arid),
      .slot_7_axi_araddr    (slot_7_axi_araddr),
      .slot_7_axi_arlen     (slot_7_axi_arlen_i),
      .slot_7_axi_arsize    (slot_7_axi_arsize),
      .slot_7_axi_arburst   (slot_7_axi_arburst),
      .slot_7_axi_arcache   (slot_7_axi_arcache),
      .slot_7_axi_arprot    (slot_7_axi_arprot),
      .slot_7_axi_arlock    (slot_7_axi_arlock[0:0]),
      .slot_7_axi_arvalid   (slot_7_axi_arvalid),
      .slot_7_axi_arready   (slot_7_axi_arready),
      .slot_7_axi_rid       (slot_7_axi_rid),
      .slot_7_axi_rdata     (slot_7_axi_rdata),
      .slot_7_axi_rresp     (slot_7_axi_rresp),
      .slot_7_axi_rlast     (slot_7_axi_rlast_i),
      .slot_7_axi_rvalid    (slot_7_axi_rvalid),
      .slot_7_axi_rready    (slot_7_axi_rready),
      .slot_7_axis_aclk     (slot_7_axis_aclk),
      .slot_7_axis_aresetn  (slot_7_axis_aresetn),
      .slot_7_axis_tvalid   (slot_7_axis_tvalid),
      .slot_7_axis_tready   (slot_7_axis_tready),
      .slot_7_axis_tdata    (slot_7_axis_tdata),
      .slot_7_axis_tstrb    (slot_7_axis_tstrb),
      .slot_7_axis_tkeep    (slot_7_axis_tkeep),
      .slot_7_axis_tlast    (slot_7_axis_tlast),
      .slot_7_axis_tid      (slot_7_axis_tid),
      .slot_7_axis_tdest    (slot_7_axis_tdest),
      .slot_7_axis_tuser    (slot_7_axis_tuser),
      .slot_7_ext_trig      (slot_7_ext_trig),
      .slot_7_ext_trig_stop (slot_7_ext_trig_stop),
      .ext_clk_0            (ext_clk_0),
      .ext_rstn_0           (ext_rstn_0),
      .ext_event_0_cnt_start(ext_event_0_cnt_start),
      .ext_event_0_cnt_stop (ext_event_0_cnt_stop),
      .ext_event_0          (ext_event_0),
      .ext_clk_1            (ext_clk_1),
      .ext_rstn_1           (ext_rstn_1),
      .ext_event_1_cnt_start(ext_event_1_cnt_start),
      .ext_event_1_cnt_stop (ext_event_1_cnt_stop),
      .ext_event_1          (ext_event_1),
      .ext_clk_2            (ext_clk_2),
      .ext_rstn_2           (ext_rstn_2),
      .ext_event_2_cnt_start(ext_event_2_cnt_start),
      .ext_event_2_cnt_stop (ext_event_2_cnt_stop),
      .ext_event_2          (ext_event_2),
      .ext_clk_3            (ext_clk_3),
      .ext_rstn_3           (ext_rstn_3),
      .ext_event_3_cnt_start(ext_event_3_cnt_start),
      .ext_event_3_cnt_stop (ext_event_3_cnt_stop),
      .ext_event_3          (ext_event_3),
      .ext_clk_4            (ext_clk_4),
      .ext_rstn_4           (ext_rstn_4),
      .ext_event_4_cnt_start(ext_event_4_cnt_start),
      .ext_event_4_cnt_stop (ext_event_4_cnt_stop),
      .ext_event_4          (ext_event_4),
      .ext_clk_5            (ext_clk_5),
      .ext_rstn_5           (ext_rstn_5),
      .ext_event_5_cnt_start(ext_event_5_cnt_start),
      .ext_event_5_cnt_stop (ext_event_5_cnt_stop),
      .ext_event_5          (ext_event_5),
      .ext_clk_6            (ext_clk_6),
      .ext_rstn_6           (ext_rstn_6),
      .ext_event_6_cnt_start(ext_event_6_cnt_start),
      .ext_event_6_cnt_stop (ext_event_6_cnt_stop),
      .ext_event_6          (ext_event_6),
      .ext_clk_7            (ext_clk_7),
      .ext_rstn_7           (ext_rstn_7),
      .ext_event_7_cnt_start(ext_event_7_cnt_start),
      .ext_event_7_cnt_stop (ext_event_7_cnt_stop),
      .ext_event_7          (ext_event_7),
      .capture_event        (capture_event_sync),
      .reset_event          (reset_event_sync),
      .core_aclk            (core_aclk),
      .core_aresetn         (core_aresetn),
      .m_axis_aclk          (m_axis_aclk),
      .m_axis_aresetn       (m_axis_aresetn),
      .m_axis_tdata         (m_axis_tdata),
      .m_axis_tstrb         (m_axis_tstrb),
      .m_axis_tvalid        (m_axis_tvalid),
      .m_axis_tid           (m_axis_tid),
      .m_axis_tready        (m_axis_tready),
      .s_axi_offld_aclk     (s_axi_offld_aclk    ),
      .s_axi_offld_aresetn  (s_axi_offld_aresetn ),
      .s_axi_offld_araddr   (s_axi_offld_araddr  ),
      .s_axi_offld_arvalid  (s_axi_offld_arvalid ),
      .s_axi_offld_arlen    (s_axi_offld_arlen   ),
      .s_axi_offld_arid     (s_axi_offld_arid    ),
      .s_axi_offld_arready  (s_axi_offld_arready ),
      .s_axi_offld_rready   (s_axi_offld_rready  ),
      .s_axi_offld_rdata    (s_axi_offld_rdata   ),
      .s_axi_offld_rresp    (s_axi_offld_rresp   ),
      .s_axi_offld_rvalid   (s_axi_offld_rvalid  ),
      .s_axi_offld_rid      (s_axi_offld_rid     ),
      .s_axi_offld_rlast    (s_axi_offld_rlast   ),
      .interrupt            (interrupt),
      .trigger_in           (trigger_in),
      .trigger_in_ack       (trigger_in_ack)
    );

  end

  else if( C_ENABLE_PROFILE == 1 || C_ENABLE_TRACE == 1) begin: GEN_PROFILE_Trace_Mode

   axi_perf_mon_v5_0_9_profile 
    # (
    .C_FAMILY                      (C_FAMILY), 
    .C_S_AXI_ADDR_WIDTH            (C_S_AXI_ADDR_WIDTH), 
    .C_S_AXI_DATA_WIDTH            (C_S_AXI_DATA_WIDTH), 
    .C_S_AXI_PROTOCOL              (C_S_AXI_PROTOCOL), 
    .C_S_AXI_ID_WIDTH              (C_S_AXI_ID_WIDTH), 
    .C_SUPPORT_ID_REFLECTION       (C_SUPPORT_ID_REFLECTION), 
    .C_ENABLE_PROFILE              (C_ENABLE_PROFILE), 
    .C_EN_AXI_DEBUG                (C_EN_AXI_DEBUG), 
    .C_EN_TRIGGER                  (C_EN_TRIGGER), 
    .C_NUM_MONITOR_SLOTS           (C_NUM_MONITOR_SLOTS), 
    .C_NUM_OF_COUNTERS             (C_NUM_MONITOR_SLOTS*6),  
    .C_NUM_OF_COUNTERS_EXTND       (C_NUM_MONITOR_SLOTS*2),  
    .C_METRIC_COUNT_WIDTH          (C_METRIC_COUNT_WIDTH),  
    .C_HAVE_SAMPLED_METRIC_CNT     (C_HAVE_SAMPLED_METRIC_CNT),  
    .C_METRICS_SAMPLE_COUNT_WIDTH  (C_METRICS_SAMPLE_COUNT_WIDTH),  
    .C_AXI4LITE_CORE_CLK_ASYNC     (C_AXI4LITE_CORE_CLK_ASYNC),  
    .C_SLOT_0_AXI_ADDR_WIDTH       (C_SLOT_0_AXI_ADDR_WIDTH),  
    .C_SLOT_0_AXI_DATA_WIDTH       (C_SLOT_0_AXI_DATA_WIDTH),  
    .C_SLOT_0_AXI_ID_WIDTH         (C_SLOT_0_AXI_ID_WIDTH),  
    .C_SLOT_0_AXI_PROTOCOL         (SLOT_0_AXI_PROTOCOL),  
    .C_SLOT_0_FIFO_ENABLE          (C_SLOT_0_FIFO_ENABLE),  
    .C_SLOT_1_AXI_ADDR_WIDTH       (C_SLOT_1_AXI_ADDR_WIDTH),  
    .C_SLOT_1_AXI_DATA_WIDTH       (C_SLOT_1_AXI_DATA_WIDTH),  
    .C_SLOT_1_AXI_ID_WIDTH         (C_SLOT_1_AXI_ID_WIDTH),  
    .C_SLOT_1_AXI_PROTOCOL         (SLOT_1_AXI_PROTOCOL),  
    .C_SLOT_1_FIFO_ENABLE          (C_SLOT_1_FIFO_ENABLE),  
    .C_SLOT_2_AXI_ADDR_WIDTH       (C_SLOT_2_AXI_ADDR_WIDTH),  
    .C_SLOT_2_AXI_DATA_WIDTH       (C_SLOT_2_AXI_DATA_WIDTH),  
    .C_SLOT_2_AXI_ID_WIDTH         (C_SLOT_2_AXI_ID_WIDTH),  
    .C_SLOT_2_AXI_PROTOCOL         (SLOT_2_AXI_PROTOCOL),  
    .C_SLOT_2_FIFO_ENABLE          (C_SLOT_2_FIFO_ENABLE),  
    .C_SLOT_3_AXI_ADDR_WIDTH       (C_SLOT_3_AXI_ADDR_WIDTH),  
    .C_SLOT_3_AXI_DATA_WIDTH       (C_SLOT_3_AXI_DATA_WIDTH),  
    .C_SLOT_3_AXI_ID_WIDTH         (C_SLOT_3_AXI_ID_WIDTH),  
    .C_SLOT_3_AXI_PROTOCOL         (SLOT_3_AXI_PROTOCOL),  
    .C_SLOT_3_FIFO_ENABLE          (C_SLOT_3_FIFO_ENABLE),  
    .C_SLOT_4_AXI_ADDR_WIDTH       (C_SLOT_4_AXI_ADDR_WIDTH),  
    .C_SLOT_4_AXI_DATA_WIDTH       (C_SLOT_4_AXI_DATA_WIDTH),  
    .C_SLOT_4_AXI_ID_WIDTH         (C_SLOT_4_AXI_ID_WIDTH),  
    .C_SLOT_4_AXI_PROTOCOL         (SLOT_4_AXI_PROTOCOL),  
    .C_SLOT_4_FIFO_ENABLE          (C_SLOT_4_FIFO_ENABLE), 
    .C_SLOT_5_AXI_ADDR_WIDTH       (C_SLOT_5_AXI_ADDR_WIDTH), 
    .C_SLOT_5_AXI_DATA_WIDTH       (C_SLOT_5_AXI_DATA_WIDTH), 
    .C_SLOT_5_AXI_ID_WIDTH         (C_SLOT_5_AXI_ID_WIDTH), 
    .C_SLOT_5_AXI_PROTOCOL         (SLOT_5_AXI_PROTOCOL), 
    .C_SLOT_5_FIFO_ENABLE          (C_SLOT_5_FIFO_ENABLE),
    .C_SLOT_6_AXI_ADDR_WIDTH       (C_SLOT_6_AXI_ADDR_WIDTH),
    .C_SLOT_6_AXI_DATA_WIDTH       (C_SLOT_6_AXI_DATA_WIDTH),
    .C_SLOT_6_AXI_ID_WIDTH         (C_SLOT_6_AXI_ID_WIDTH),
    .C_SLOT_6_AXI_PROTOCOL         (SLOT_6_AXI_PROTOCOL),
    .C_SLOT_6_FIFO_ENABLE          (C_SLOT_6_FIFO_ENABLE),
    .C_SLOT_7_AXI_ADDR_WIDTH       (C_SLOT_7_AXI_ADDR_WIDTH),
    .C_SLOT_7_AXI_DATA_WIDTH       (C_SLOT_7_AXI_DATA_WIDTH),
    .C_SLOT_7_AXI_ID_WIDTH         (C_SLOT_7_AXI_ID_WIDTH),
    .C_SLOT_7_AXI_PROTOCOL         (SLOT_7_AXI_PROTOCOL),
    .C_SLOT_7_FIFO_ENABLE          (C_SLOT_7_FIFO_ENABLE),
    .C_REG_ALL_MONITOR_SIGNALS     (C_REG_ALL_MONITOR_SIGNALS),
    .C_EXT_EVENT0_FIFO_ENABLE      (C_EXT_EVENT0_FIFO_ENABLE),
    .C_EXT_EVENT1_FIFO_ENABLE      (C_EXT_EVENT1_FIFO_ENABLE),
    .C_EXT_EVENT2_FIFO_ENABLE      (C_EXT_EVENT2_FIFO_ENABLE),
    .C_EXT_EVENT3_FIFO_ENABLE      (C_EXT_EVENT3_FIFO_ENABLE),
    .C_EXT_EVENT4_FIFO_ENABLE      (C_EXT_EVENT4_FIFO_ENABLE),
    .C_EXT_EVENT5_FIFO_ENABLE      (C_EXT_EVENT5_FIFO_ENABLE),
    .C_EXT_EVENT6_FIFO_ENABLE      (C_EXT_EVENT6_FIFO_ENABLE),
    .C_EXT_EVENT7_FIFO_ENABLE      (C_EXT_EVENT7_FIFO_ENABLE),
    .C_ENABLE_TRACE                (C_ENABLE_TRACE),
    .C_FIFO_AXIS_DEPTH             (C_FIFO_AXIS_DEPTH), 
    .C_FIFO_AXIS_TDATA_WIDTH       (C_FIFO_AXIS_TDATA_WIDTH), 
    .C_AXIS_DWIDTH_ROUND_TO_32     (C_AXIS_DWIDTH_ROUND_TO_32),
    .C_FIFO_AXIS_TID_WIDTH         (C_FIFO_AXIS_TID_WIDTH), 
    .C_FIFO_AXIS_SYNC              (C_FIFO_AXIS_SYNC), 
    .C_SHOW_AXI_IDS                (C_SHOW_AXI_IDS),
    .C_SHOW_AXI_LEN                (C_SHOW_AXI_LEN),
    .C_EN_WR_ADD_FLAG              (C_EN_WR_ADD_FLAG), 
    .C_EN_FIRST_WRITE_FLAG         (C_EN_FIRST_WRITE_FLAG), 
    .C_EN_LAST_WRITE_FLAG          (C_EN_LAST_WRITE_FLAG), 
    .C_EN_RESPONSE_FLAG            (C_EN_RESPONSE_FLAG), 
    .C_EN_RD_ADD_FLAG              (C_EN_RD_ADD_FLAG), 
    .C_EN_FIRST_READ_FLAG          (C_EN_FIRST_READ_FLAG), 
    .C_EN_LAST_READ_FLAG           (C_EN_LAST_READ_FLAG), 
    .C_EN_SW_REG_WR_FLAG           (C_EN_SW_REG_WR_FLAG), 
    .C_EN_EXT_EVENTS_FLAG          (C_EN_EXT_EVENTS_FLAG),
    .C_LOG_DATA_OFFLD              (C_LOG_DATA_OFFLD)  ,
    .S_AXI_OFFLD_ID_WIDTH          (S_AXI_OFFLD_ID_WIDTH)  

        ) profile_trace_mode_inst
    (
      .s_axi_aclk        (s_axi_aclk),
      .s_axi_aresetn     (s_axi_aresetn),
      .s_axi_awaddr      (s_axi_awaddr_int),
      .s_axi_awvalid     (s_axi_awvalid),
      .s_axi_awid        (s_axi_awid),           
      .s_axi_awready     (s_axi_awready),
      .s_axi_wdata       (s_axi_wdata),
      .s_axi_wstrb       (s_axi_wstrb),
      .s_axi_wvalid      (s_axi_wvalid),
      .s_axi_wready      (s_axi_wready),
      .s_axi_bresp       (s_axi_bresp),
      .s_axi_bvalid      (s_axi_bvalid),
      .s_axi_bid         (s_axi_bid),      
      .s_axi_bready      (s_axi_bready),
      .s_axi_araddr      (s_axi_araddr_int),
      .s_axi_arvalid     (s_axi_arvalid),
      .s_axi_arid        (s_axi_arid),     
      .s_axi_arready     (s_axi_arready),
      .s_axi_rdata       (s_axi_rdata),
      .s_axi_rresp       (s_axi_rresp),
      .s_axi_rvalid      (s_axi_rvalid),
      .s_axi_rid         (s_axi_rid),     
      .s_axi_rready      (s_axi_rready),
      .slot_0_axi_aclk   (slot_0_axi_aclk) ,
      .slot_0_axi_aresetn (slot_0_axi_aresetn),
      .slot_0_axi_awid    (slot_0_axi_awid),
      .slot_0_axi_awaddr  (slot_0_axi_awaddr),
      .slot_0_axi_awprot  (slot_0_axi_awprot),
      .slot_0_axi_awlen   (slot_0_axi_awlen_i),
      .slot_0_axi_awsize  (slot_0_axi_awsize),
      .slot_0_axi_awburst (slot_0_axi_awburst),
      .slot_0_axi_awcache (slot_0_axi_awcache),
      .slot_0_axi_awlock  (slot_0_axi_awlock[0:0]),
      .slot_0_axi_awvalid (slot_0_axi_awvalid),
      .slot_0_axi_awready (slot_0_axi_awready),
      .slot_0_axi_wdata   (slot_0_axi_wdata),
      .slot_0_axi_wstrb   (slot_0_axi_wstrb),
      .slot_0_axi_wlast   (slot_0_axi_wlast_i),
      .slot_0_axi_wvalid  (slot_0_axi_wvalid),
      .slot_0_axi_wready  (slot_0_axi_wready),
      .slot_0_axi_bid     (slot_0_axi_bid),
      .slot_0_axi_bresp   (slot_0_axi_bresp),
      .slot_0_axi_bvalid  (slot_0_axi_bvalid),
      .slot_0_axi_bready  (slot_0_axi_bready),
      .slot_0_axi_arid    (slot_0_axi_arid),
      .slot_0_axi_araddr  (slot_0_axi_araddr),
      .slot_0_axi_arlen   (slot_0_axi_arlen_i),
      .slot_0_axi_arsize  (slot_0_axi_arsize),
      .slot_0_axi_arburst (slot_0_axi_arburst),
      .slot_0_axi_arcache (slot_0_axi_arcache),
      .slot_0_axi_arprot  (slot_0_axi_arprot),
      .slot_0_axi_arlock  (slot_0_axi_arlock[0:0]),
      .slot_0_axi_arvalid (slot_0_axi_arvalid),
      .slot_0_axi_arready (slot_0_axi_arready),
      .slot_0_axi_rid     (slot_0_axi_rid),
      .slot_0_axi_rdata   (slot_0_axi_rdata),
      .slot_0_axi_rresp   (slot_0_axi_rresp),
      .slot_0_axi_rlast   (slot_0_axi_rlast_i),
      .slot_0_axi_rvalid  (slot_0_axi_rvalid),
      .slot_0_axi_rready  (slot_0_axi_rready),
      .slot_0_ext_trig    (slot_0_ext_trig),
      .slot_0_ext_trig_stop (slot_0_ext_trig_stop),
      .slot_1_axi_aclk      (slot_1_axi_aclk),
      .slot_1_axi_aresetn   (slot_1_axi_aresetn),
      .slot_1_axi_awid      (slot_1_axi_awid),
      .slot_1_axi_awaddr    (slot_1_axi_awaddr),
      .slot_1_axi_awprot    (slot_1_axi_awprot),
      .slot_1_axi_awlen     (slot_1_axi_awlen_i),
      .slot_1_axi_awsize    (slot_1_axi_awsize),
      .slot_1_axi_awburst   (slot_1_axi_awburst),
      .slot_1_axi_awcache   (slot_1_axi_awcache),
      .slot_1_axi_awlock    (slot_1_axi_awlock[0:0]),
      .slot_1_axi_awvalid   (slot_1_axi_awvalid),
      .slot_1_axi_awready   (slot_1_axi_awready),
      .slot_1_axi_wdata     (slot_1_axi_wdata),
      .slot_1_axi_wstrb     (slot_1_axi_wstrb),
      .slot_1_axi_wlast     (slot_1_axi_wlast_i),
      .slot_1_axi_wvalid    (slot_1_axi_wvalid),
      .slot_1_axi_wready    (slot_1_axi_wready),
      .slot_1_axi_bid       (slot_1_axi_bid),
      .slot_1_axi_bresp     (slot_1_axi_bresp),
      .slot_1_axi_bvalid    (slot_1_axi_bvalid),
      .slot_1_axi_bready    (slot_1_axi_bready),
      .slot_1_axi_arid      (slot_1_axi_arid),
      .slot_1_axi_araddr    (slot_1_axi_araddr),
      .slot_1_axi_arlen     (slot_1_axi_arlen_i),
      .slot_1_axi_arsize    (slot_1_axi_arsize),
      .slot_1_axi_arburst   (slot_1_axi_arburst),
      .slot_1_axi_arcache   (slot_1_axi_arcache),
      .slot_1_axi_arprot    (slot_1_axi_arprot),
      .slot_1_axi_arlock    (slot_1_axi_arlock[0:0]),
      .slot_1_axi_arvalid   (slot_1_axi_arvalid),
      .slot_1_axi_arready   (slot_1_axi_arready),
      .slot_1_axi_rid       (slot_1_axi_rid),
      .slot_1_axi_rdata     (slot_1_axi_rdata),
      .slot_1_axi_rresp     (slot_1_axi_rresp),
      .slot_1_axi_rlast     (slot_1_axi_rlast_i),
      .slot_1_axi_rvalid    (slot_1_axi_rvalid),
      .slot_1_axi_rready    (slot_1_axi_rready),
      .slot_1_ext_trig      (slot_1_ext_trig),
      .slot_1_ext_trig_stop (slot_1_ext_trig_stop),
      .slot_2_axi_aclk      (slot_2_axi_aclk),
      .slot_2_axi_aresetn   (slot_2_axi_aresetn),
      .slot_2_axi_awid      (slot_2_axi_awid),
      .slot_2_axi_awaddr    (slot_2_axi_awaddr),
      .slot_2_axi_awprot    (slot_2_axi_awprot),
      .slot_2_axi_awlen     (slot_2_axi_awlen_i),
      .slot_2_axi_awsize    (slot_2_axi_awsize),
      .slot_2_axi_awburst   (slot_2_axi_awburst),
      .slot_2_axi_awcache   (slot_2_axi_awcache),
      .slot_2_axi_awlock    (slot_2_axi_awlock[0:0]),
      .slot_2_axi_awvalid   (slot_2_axi_awvalid),
      .slot_2_axi_awready   (slot_2_axi_awready),
      .slot_2_axi_wdata     (slot_2_axi_wdata),
      .slot_2_axi_wstrb     (slot_2_axi_wstrb),
      .slot_2_axi_wlast     (slot_2_axi_wlast_i),
      .slot_2_axi_wvalid    (slot_2_axi_wvalid),
      .slot_2_axi_wready    (slot_2_axi_wready),
      .slot_2_axi_bid       (slot_2_axi_bid),
      .slot_2_axi_bresp     (slot_2_axi_bresp),
      .slot_2_axi_bvalid    (slot_2_axi_bvalid),
      .slot_2_axi_bready    (slot_2_axi_bready),
      .slot_2_axi_arid      (slot_2_axi_arid),
      .slot_2_axi_araddr    (slot_2_axi_araddr),
      .slot_2_axi_arlen     (slot_2_axi_arlen_i),
      .slot_2_axi_arsize    (slot_2_axi_arsize),
      .slot_2_axi_arburst   (slot_2_axi_arburst),
      .slot_2_axi_arcache   (slot_2_axi_arcache),
      .slot_2_axi_arprot    (slot_2_axi_arprot),
      .slot_2_axi_arlock    (slot_2_axi_arlock[0:0]),
      .slot_2_axi_arvalid   (slot_2_axi_arvalid),
      .slot_2_axi_arready   (slot_2_axi_arready),
      .slot_2_axi_rid       (slot_2_axi_rid),
      .slot_2_axi_rdata     (slot_2_axi_rdata),
      .slot_2_axi_rresp     (slot_2_axi_rresp),
      .slot_2_axi_rlast     (slot_2_axi_rlast_i),
      .slot_2_axi_rvalid    (slot_2_axi_rvalid),
      .slot_2_axi_rready    (slot_2_axi_rready),
      .slot_2_ext_trig      (slot_2_ext_trig),
      .slot_2_ext_trig_stop (slot_2_ext_trig_stop),
      .slot_3_axi_aclk      (slot_3_axi_aclk),
      .slot_3_axi_aresetn   (slot_3_axi_aresetn),
      .slot_3_axi_awid      (slot_3_axi_awid),
      .slot_3_axi_awaddr    (slot_3_axi_awaddr),
      .slot_3_axi_awprot    (slot_3_axi_awprot),
      .slot_3_axi_awlen     (slot_3_axi_awlen_i),
      .slot_3_axi_awsize    (slot_3_axi_awsize),
      .slot_3_axi_awburst   (slot_3_axi_awburst),
      .slot_3_axi_awcache   (slot_3_axi_awcache),
      .slot_3_axi_awlock    (slot_3_axi_awlock[0:0]),
      .slot_3_axi_awvalid   (slot_3_axi_awvalid),
      .slot_3_axi_awready   (slot_3_axi_awready),
      .slot_3_axi_wdata     (slot_3_axi_wdata),  
      .slot_3_axi_wstrb     (slot_3_axi_wstrb),
      .slot_3_axi_wlast     (slot_3_axi_wlast_i),
      .slot_3_axi_wvalid    (slot_3_axi_wvalid),
      .slot_3_axi_wready    (slot_3_axi_wready),
      .slot_3_axi_bid       (slot_3_axi_bid), 
      .slot_3_axi_bresp     (slot_3_axi_bresp),
      .slot_3_axi_bvalid    (slot_3_axi_bvalid), 
      .slot_3_axi_bready    (slot_3_axi_bready), 
      .slot_3_axi_arid      (slot_3_axi_arid),
      .slot_3_axi_araddr    (slot_3_axi_araddr),
      .slot_3_axi_arlen     (slot_3_axi_arlen_i), 
      .slot_3_axi_arsize    (slot_3_axi_arsize),
      .slot_3_axi_arburst   (slot_3_axi_arburst),
      .slot_3_axi_arcache   (slot_3_axi_arcache), 
      .slot_3_axi_arprot    (slot_3_axi_arprot),
      .slot_3_axi_arlock    (slot_3_axi_arlock[0:0]),
      .slot_3_axi_arvalid   (slot_3_axi_arvalid),
      .slot_3_axi_arready   (slot_3_axi_arready),
      .slot_3_axi_rid       (slot_3_axi_rid),
      .slot_3_axi_rdata     (slot_3_axi_rdata),
      .slot_3_axi_rresp     (slot_3_axi_rresp),
      .slot_3_axi_rlast     (slot_3_axi_rlast_i),
      .slot_3_axi_rvalid    (slot_3_axi_rvalid),
      .slot_3_axi_rready    (slot_3_axi_rready),
      .slot_3_ext_trig      (slot_3_ext_trig),
      .slot_3_ext_trig_stop (slot_3_ext_trig_stop),
      .slot_4_axi_aclk      (slot_4_axi_aclk),
      .slot_4_axi_aresetn   (slot_4_axi_aresetn),
      .slot_4_axi_awid      (slot_4_axi_awid),
      .slot_4_axi_awaddr    (slot_4_axi_awaddr),
      .slot_4_axi_awprot    (slot_4_axi_awprot),
      .slot_4_axi_awlen     (slot_4_axi_awlen_i),
      .slot_4_axi_awsize    (slot_4_axi_awsize),
      .slot_4_axi_awburst   (slot_4_axi_awburst),
      .slot_4_axi_awcache   (slot_4_axi_awcache),
      .slot_4_axi_awlock    (slot_4_axi_awlock[0:0]),
      .slot_4_axi_awvalid   (slot_4_axi_awvalid),
      .slot_4_axi_awready   (slot_4_axi_awready),
      .slot_4_axi_wdata     (slot_4_axi_wdata),
      .slot_4_axi_wstrb     (slot_4_axi_wstrb),
      .slot_4_axi_wlast     (slot_4_axi_wlast_i),
      .slot_4_axi_wvalid    (slot_4_axi_wvalid),
      .slot_4_axi_wready    (slot_4_axi_wready),
      .slot_4_axi_bid       (slot_4_axi_bid),
      .slot_4_axi_bresp     (slot_4_axi_bresp),
      .slot_4_axi_bvalid    (slot_4_axi_bvalid),
      .slot_4_axi_bready    (slot_4_axi_bready),
      .slot_4_axi_arid      (slot_4_axi_arid),
      .slot_4_axi_araddr    (slot_4_axi_araddr),
      .slot_4_axi_arlen     (slot_4_axi_arlen_i),
      .slot_4_axi_arsize    (slot_4_axi_arsize),
      .slot_4_axi_arburst   (slot_4_axi_arburst),
      .slot_4_axi_arcache   (slot_4_axi_arcache),
      .slot_4_axi_arprot    (slot_4_axi_arprot),
      .slot_4_axi_arlock    (slot_4_axi_arlock[0:0]),
      .slot_4_axi_arvalid   (slot_4_axi_arvalid),
      .slot_4_axi_arready   (slot_4_axi_arready),
      .slot_4_axi_rid       (slot_4_axi_rid),
      .slot_4_axi_rdata     (slot_4_axi_rdata),
      .slot_4_axi_rresp     (slot_4_axi_rresp),
      .slot_4_axi_rlast     (slot_4_axi_rlast_i),
      .slot_4_axi_rvalid    (slot_4_axi_rvalid),
      .slot_4_axi_rready    (slot_4_axi_rready),
      .slot_4_ext_trig      (slot_4_ext_trig),
      .slot_4_ext_trig_stop (slot_4_ext_trig_stop),
      .slot_5_axi_aclk      (slot_5_axi_aclk),
      .slot_5_axi_aresetn   (slot_5_axi_aresetn),
      .slot_5_axi_awid      (slot_5_axi_awid),
      .slot_5_axi_awaddr    (slot_5_axi_awaddr),
      .slot_5_axi_awprot    (slot_5_axi_awprot),
      .slot_5_axi_awlen     (slot_5_axi_awlen_i),
      .slot_5_axi_awsize    (slot_5_axi_awsize),
      .slot_5_axi_awburst   (slot_5_axi_awburst),
      .slot_5_axi_awcache   (slot_5_axi_awcache),
      .slot_5_axi_awlock    (slot_5_axi_awlock[0:0]),
      .slot_5_axi_awvalid   (slot_5_axi_awvalid),
      .slot_5_axi_awready   (slot_5_axi_awready),
      .slot_5_axi_wdata     (slot_5_axi_wdata),
      .slot_5_axi_wstrb     (slot_5_axi_wstrb),
      .slot_5_axi_wlast     (slot_5_axi_wlast_i),
      .slot_5_axi_wvalid    (slot_5_axi_wvalid),
      .slot_5_axi_wready    (slot_5_axi_wready),
      .slot_5_axi_bid       (slot_5_axi_bid),
      .slot_5_axi_bresp     (slot_5_axi_bresp),
      .slot_5_axi_bvalid    (slot_5_axi_bvalid),
      .slot_5_axi_bready    (slot_5_axi_bready),
      .slot_5_axi_arid      (slot_5_axi_arid),
      .slot_5_axi_araddr    (slot_5_axi_araddr),
      .slot_5_axi_arlen     (slot_5_axi_arlen_i),
      .slot_5_axi_arsize    (slot_5_axi_arsize),
      .slot_5_axi_arburst   (slot_5_axi_arburst),
      .slot_5_axi_arcache   (slot_5_axi_arcache),
      .slot_5_axi_arprot    (slot_5_axi_arprot),
      .slot_5_axi_arlock    (slot_5_axi_arlock[0:0]),
      .slot_5_axi_arvalid   (slot_5_axi_arvalid),
      .slot_5_axi_arready   (slot_5_axi_arready),
      .slot_5_axi_rid       (slot_5_axi_rid),
      .slot_5_axi_rdata     (slot_5_axi_rdata),
      .slot_5_axi_rresp     (slot_5_axi_rresp),
      .slot_5_axi_rlast     (slot_5_axi_rlast_i),
      .slot_5_axi_rvalid    (slot_5_axi_rvalid),
      .slot_5_axi_rready    (slot_5_axi_rready),
      .slot_5_ext_trig      (slot_5_ext_trig),
      .slot_5_ext_trig_stop (slot_5_ext_trig_stop),
      .slot_6_axi_aclk      (slot_6_axi_aclk),
      .slot_6_axi_aresetn   (slot_6_axi_aresetn),
      .slot_6_axi_awid      (slot_6_axi_awid),
      .slot_6_axi_awaddr    (slot_6_axi_awaddr),
      .slot_6_axi_awprot    (slot_6_axi_awprot),
      .slot_6_axi_awlen     (slot_6_axi_awlen_i),
      .slot_6_axi_awsize    (slot_6_axi_awsize),
      .slot_6_axi_awburst   (slot_6_axi_awburst),
      .slot_6_axi_awcache   (slot_6_axi_awcache),
      .slot_6_axi_awlock    (slot_6_axi_awlock[0:0]),
      .slot_6_axi_awvalid   (slot_6_axi_awvalid),
      .slot_6_axi_awready   (slot_6_axi_awready),
      .slot_6_axi_wdata     (slot_6_axi_wdata),
      .slot_6_axi_wstrb     (slot_6_axi_wstrb),
      .slot_6_axi_wlast     (slot_6_axi_wlast_i),
      .slot_6_axi_wvalid    (slot_6_axi_wvalid),
      .slot_6_axi_wready    (slot_6_axi_wready),
      .slot_6_axi_bid       (slot_6_axi_bid),
      .slot_6_axi_bresp     (slot_6_axi_bresp),
      .slot_6_axi_bvalid    (slot_6_axi_bvalid),
      .slot_6_axi_bready    (slot_6_axi_bready),
      .slot_6_axi_arid      (slot_6_axi_arid),
      .slot_6_axi_araddr    (slot_6_axi_araddr),
      .slot_6_axi_arlen     (slot_6_axi_arlen_i),
      .slot_6_axi_arsize    (slot_6_axi_arsize),
      .slot_6_axi_arburst   (slot_6_axi_arburst),
      .slot_6_axi_arcache   (slot_6_axi_arcache),
      .slot_6_axi_arprot    (slot_6_axi_arprot),
      .slot_6_axi_arlock    (slot_6_axi_arlock[0:0]),
      .slot_6_axi_arvalid   (slot_6_axi_arvalid),
      .slot_6_axi_arready   (slot_6_axi_arready),
      .slot_6_axi_rid       (slot_6_axi_rid),
      .slot_6_axi_rdata     (slot_6_axi_rdata),
      .slot_6_axi_rresp     (slot_6_axi_rresp),
      .slot_6_axi_rlast     (slot_6_axi_rlast_i),
      .slot_6_axi_rvalid    (slot_6_axi_rvalid),
      .slot_6_axi_rready    (slot_6_axi_rready),
      .slot_6_ext_trig      (slot_6_ext_trig),
      .slot_6_ext_trig_stop (slot_6_ext_trig_stop),
      .slot_7_axi_aclk      (slot_7_axi_aclk),
      .slot_7_axi_aresetn   (slot_7_axi_aresetn),
      .slot_7_axi_awid      (slot_7_axi_awid),
      .slot_7_axi_awaddr    (slot_7_axi_awaddr),
      .slot_7_axi_awprot    (slot_7_axi_awprot),
      .slot_7_axi_awlen     (slot_7_axi_awlen_i),
      .slot_7_axi_awsize    (slot_7_axi_awsize),
      .slot_7_axi_awburst   (slot_7_axi_awburst),
      .slot_7_axi_awcache   (slot_7_axi_awcache),
      .slot_7_axi_awlock    (slot_7_axi_awlock[0:0]),
      .slot_7_axi_awvalid   (slot_7_axi_awvalid),
      .slot_7_axi_awready   (slot_7_axi_awready),
      .slot_7_axi_wdata     (slot_7_axi_wdata),
      .slot_7_axi_wstrb     (slot_7_axi_wstrb),
      .slot_7_axi_wlast     (slot_7_axi_wlast_i),
      .slot_7_axi_wvalid    (slot_7_axi_wvalid),
      .slot_7_axi_wready    (slot_7_axi_wready),
      .slot_7_axi_bid       (slot_7_axi_bid),
      .slot_7_axi_bresp     (slot_7_axi_bresp),
      .slot_7_axi_bvalid    (slot_7_axi_bvalid),
      .slot_7_axi_bready    (slot_7_axi_bready),
      .slot_7_axi_arid      (slot_7_axi_arid),
      .slot_7_axi_araddr    (slot_7_axi_araddr),
      .slot_7_axi_arlen     (slot_7_axi_arlen_i),
      .slot_7_axi_arsize    (slot_7_axi_arsize),
      .slot_7_axi_arburst   (slot_7_axi_arburst),
      .slot_7_axi_arcache   (slot_7_axi_arcache),
      .slot_7_axi_arprot    (slot_7_axi_arprot),
      .slot_7_axi_arlock    (slot_7_axi_arlock[0:0]),
      .slot_7_axi_arvalid   (slot_7_axi_arvalid),
      .slot_7_axi_arready   (slot_7_axi_arready),
      .slot_7_axi_rid       (slot_7_axi_rid),
      .slot_7_axi_rdata     (slot_7_axi_rdata),
      .slot_7_axi_rresp     (slot_7_axi_rresp),
      .slot_7_axi_rlast     (slot_7_axi_rlast_i),
      .slot_7_axi_rvalid    (slot_7_axi_rvalid),
      .slot_7_axi_rready    (slot_7_axi_rready),
      .slot_7_ext_trig      (slot_7_ext_trig),
      .slot_7_ext_trig_stop (slot_7_ext_trig_stop),
      .ext_clk_0            (ext_clk_0),
      .ext_rstn_0           (ext_rstn_0),
      .ext_event_0_cnt_start(ext_event_0_cnt_start),
      .ext_event_0_cnt_stop (ext_event_0_cnt_stop),
      .ext_event_0          (ext_event_0),
      .ext_clk_1            (ext_clk_1),
      .ext_rstn_1           (ext_rstn_1),
      .ext_event_1_cnt_start(ext_event_1_cnt_start),
      .ext_event_1_cnt_stop (ext_event_1_cnt_stop),
      .ext_event_1          (ext_event_1),
      .ext_clk_2            (ext_clk_2),
      .ext_rstn_2           (ext_rstn_2),
      .ext_event_2_cnt_start(ext_event_2_cnt_start),
      .ext_event_2_cnt_stop (ext_event_2_cnt_stop),
      .ext_event_2          (ext_event_2),
      .ext_clk_3            (ext_clk_3),
      .ext_rstn_3           (ext_rstn_3),
      .ext_event_3_cnt_start(ext_event_3_cnt_start),
      .ext_event_3_cnt_stop (ext_event_3_cnt_stop),
      .ext_event_3          (ext_event_3),
      .ext_clk_4            (ext_clk_4),
      .ext_rstn_4           (ext_rstn_4),
      .ext_event_4_cnt_start(ext_event_4_cnt_start),
      .ext_event_4_cnt_stop (ext_event_4_cnt_stop),
      .ext_event_4          (ext_event_4),
      .ext_clk_5            (ext_clk_5),
      .ext_rstn_5           (ext_rstn_5),
      .ext_event_5_cnt_start(ext_event_5_cnt_start),
      .ext_event_5_cnt_stop (ext_event_5_cnt_stop),
      .ext_event_5          (ext_event_5),
      .ext_clk_6            (ext_clk_6),
      .ext_rstn_6           (ext_rstn_6),
      .ext_event_6_cnt_start(ext_event_6_cnt_start),
      .ext_event_6_cnt_stop (ext_event_6_cnt_stop),
      .ext_event_6          (ext_event_6),
      .ext_clk_7            (ext_clk_7),
      .ext_rstn_7           (ext_rstn_7),
      .ext_event_7_cnt_start(ext_event_7_cnt_start),
      .ext_event_7_cnt_stop (ext_event_7_cnt_stop),
      .ext_event_7          (ext_event_7),
      .capture_event        (capture_event_sync),
      .reset_event          (reset_event_sync),
      .core_aclk            (core_aclk),
      .core_aresetn         (core_aresetn),
      .m_axis_aclk          (m_axis_aclk),
      .m_axis_aresetn       (m_axis_aresetn),
      .m_axis_tdata         (m_axis_tdata),
      .m_axis_tstrb         (m_axis_tstrb),
      .m_axis_tvalid        (m_axis_tvalid),
      .m_axis_tid           (m_axis_tid),
      .m_axis_tready        (m_axis_tready),
      .s_axi_offld_aclk     (s_axi_offld_aclk    ),
      .s_axi_offld_aresetn  (s_axi_offld_aresetn ),
      .s_axi_offld_araddr   (s_axi_offld_araddr  ),
      .s_axi_offld_arvalid  (s_axi_offld_arvalid ),
      .s_axi_offld_arlen    (s_axi_offld_arlen   ),
      .s_axi_offld_arid     (s_axi_offld_arid    ),
      .s_axi_offld_arready  (s_axi_offld_arready ),
      .s_axi_offld_rready   (s_axi_offld_rready  ),
      .s_axi_offld_rdata    (s_axi_offld_rdata   ),
      .s_axi_offld_rresp    (s_axi_offld_rresp   ),
      .s_axi_offld_rvalid   (s_axi_offld_rvalid  ),
      .s_axi_offld_rid      (s_axi_offld_rid     ),
      .s_axi_offld_rlast    (s_axi_offld_rlast   ),
      .interrupt            (interrupt),
      .trigger_in           (trigger_in),
      .trigger_in_ack       (trigger_in_ack)
  );

  end
  endgenerate

  
endmodule
