#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jun 16 19:28:21 2015
# Process ID: 15305
# Log file: /home/misi/xildemo/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/misi/xildemo/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /media/320/XILINX144/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /media/320/XILINX144/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /media/320/XILINX144/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /home/misi/320/XILINX144/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /home/misi/320/XILINX144/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /home/misi/320/XILINX144/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /home/misi/320/XILINX144/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /home/misi/320/XILINX144/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /home/misi/320/XILINX144/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/misi/contest/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/misi/contest/ZYBO_Master.xdc]
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_clocks.xdc] for cell 'design_1_i/v_tpg_0/U0'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_clocks.xdc] for cell 'design_1_i/v_tpg_0/U0'
Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/misi/xildemo/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 26 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1111.809 ; gain = 269.855 ; free physical = 622 ; free virtual = 6052
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 12 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1117.820 ; gain = 5.000 ; free physical = 619 ; free virtual = 6051
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c9ad734f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1525.320 ; gain = 0.000 ; free physical = 272 ; free virtual = 5720

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 647 cells.
Phase 2 Constant Propagation | Checksum: 19bcb300d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1525.320 ; gain = 0.000 ; free physical = 263 ; free virtual = 5717

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2324 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1415 unconnected cells.
Phase 3 Sweep | Checksum: 228e156d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1525.320 ; gain = 0.000 ; free physical = 272 ; free virtual = 5716
Ending Logic Optimization Task | Checksum: 228e156d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1525.320 ; gain = 0.000 ; free physical = 272 ; free virtual = 5716
Implement Debug Cores | Checksum: 25f35ca59
Logic Optimization | Checksum: 25f35ca59

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1bbeb28e8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1589.328 ; gain = 0.000 ; free physical = 235 ; free virtual = 5690
Ending Power Optimization Task | Checksum: 1bbeb28e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1589.328 ; gain = 64.008 ; free physical = 235 ; free virtual = 5690
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1589.328 ; gain = 477.520 ; free physical = 235 ; free virtual = 5690
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1605.328 ; gain = 0.000 ; free physical = 229 ; free virtual = 5691
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/misi/xildemo/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 12 day(s)
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 146eb58fc

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1605.340 ; gain = 0.000 ; free physical = 208 ; free virtual = 5687

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1605.340 ; gain = 0.000 ; free physical = 204 ; free virtual = 5684
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1605.340 ; gain = 0.000 ; free physical = 203 ; free virtual = 5683

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: d41decc0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1605.340 ; gain = 0.000 ; free physical = 203 ; free virtual = 5683
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: d41decc0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 201 ; free virtual = 5658

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: d41decc0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 202 ; free virtual = 5659

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 2750f9c1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 202 ; free virtual = 5659
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5dba8ee6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 202 ; free virtual = 5659

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 71c588eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 182 ; free virtual = 5644
Phase 2.1.2.1 Place Init Design | Checksum: 655705d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 177 ; free virtual = 5636
Phase 2.1.2 Build Placer Netlist Model | Checksum: 655705d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 177 ; free virtual = 5636

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 655705d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 177 ; free virtual = 5636
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 655705d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 177 ; free virtual = 5636
Phase 2.1 Placer Initialization Core | Checksum: 655705d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 177 ; free virtual = 5636
Phase 2 Placer Initialization | Checksum: 655705d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.340 ; gain = 24.000 ; free physical = 177 ; free virtual = 5636

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1829add1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 147 ; free virtual = 5461

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1829add1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 147 ; free virtual = 5461

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: c0f9dd36

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 122 ; free virtual = 5437

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: aff3b659

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 122 ; free virtual = 5437

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: aff3b659

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 122 ; free virtual = 5437

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 12506c0c0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 156 ; free virtual = 5380

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 14784299a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 158 ; free virtual = 5376

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 18d09cfa1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 139 ; free virtual = 5239
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 18d09cfa1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 139 ; free virtual = 5239

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18d09cfa1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 138 ; free virtual = 5238

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18d09cfa1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 136 ; free virtual = 5233
Phase 4.6 Small Shape Detail Placement | Checksum: 18d09cfa1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 135 ; free virtual = 5232

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 18d09cfa1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 119 ; free virtual = 5220
Phase 4 Detail Placement | Checksum: 18d09cfa1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 118 ; free virtual = 5218

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2bd17fb65

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 116 ; free virtual = 5217

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 2bd17fb65

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 116 ; free virtual = 5216

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 2523a4888

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 131 ; free virtual = 4884
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.498. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 2523a4888

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 131 ; free virtual = 4884
Phase 5.2.2 Post Placement Optimization | Checksum: 2523a4888

Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 131 ; free virtual = 4884
Phase 5.2 Post Commit Optimization | Checksum: 2523a4888

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 131 ; free virtual = 4884

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2523a4888

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 131 ; free virtual = 4884

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2523a4888

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 131 ; free virtual = 4884

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 2523a4888

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 130 ; free virtual = 4884
Phase 5.5 Placer Reporting | Checksum: 2523a4888

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 130 ; free virtual = 4884

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1cdbce970

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 130 ; free virtual = 4884
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1cdbce970

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 130 ; free virtual = 4884
Ending Placer Task | Checksum: d47d29ee

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1661.355 ; gain = 56.016 ; free physical = 130 ; free virtual = 4884
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:08 . Memory (MB): peak = 1661.355 ; gain = 56.023 ; free physical = 126 ; free virtual = 4884
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1661.355 ; gain = 0.000 ; free physical = 262 ; free virtual = 5019
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1661.355 ; gain = 0.000 ; free physical = 236 ; free virtual = 5001
report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1661.355 ; gain = 0.000 ; free physical = 204 ; free virtual = 4982
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1661.355 ; gain = 0.000 ; free physical = 192 ; free virtual = 4979
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 12 day(s)
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 136626a60

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1685.348 ; gain = 23.992 ; free physical = 156 ; free virtual = 4843

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 136626a60

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1689.348 ; gain = 27.992 ; free physical = 152 ; free virtual = 4842

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 136626a60

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1703.348 ; gain = 41.992 ; free physical = 134 ; free virtual = 4827
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14df0cdf6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 196 ; free virtual = 4847
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.46   | TNS=0      | WHS=-0.185 | THS=-120   |

Phase 2 Router Initialization | Checksum: 1480a581b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 172 ; free virtual = 4829

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f7388e6c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 185 ; free virtual = 4847

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 877
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21aad52dc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 168 ; free virtual = 4852
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.116 | TNS=-0.116 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 176fd3b6f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 168 ; free virtual = 4852

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1b178360a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 412 ; free virtual = 5062
Phase 4.1.2 GlobIterForTiming | Checksum: 137260590

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 405 ; free virtual = 5061
Phase 4.1 Global Iteration 0 | Checksum: 137260590

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 405 ; free virtual = 5061

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13ef15c48

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 359 ; free virtual = 5032
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.116 | TNS=-0.116 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1532b0cfa

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 356 ; free virtual = 5033
Phase 4 Rip-up And Reroute | Checksum: 1532b0cfa

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 356 ; free virtual = 5033

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1293df407

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 346 ; free virtual = 5026
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0329 | TNS=0      | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1a07b8558

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 343 ; free virtual = 5025

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1a07b8558

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 343 ; free virtual = 5025

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: db013915

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 327 ; free virtual = 5018
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0329 | TNS=0      | WHS=0.009  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1140e7620

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 327 ; free virtual = 5018

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.69482 %
  Global Horizontal Routing Utilization  = 3.84145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: c644337c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 327 ; free virtual = 5017

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: c644337c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 327 ; free virtual = 5017

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: ceb2963f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 321 ; free virtual = 5012

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0329 | TNS=0      | WHS=0.009  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: ceb2963f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 325 ; free virtual = 5015
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 326 ; free virtual = 5016
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1724.520 ; gain = 63.164 ; free physical = 326 ; free virtual = 5016
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1724.520 ; gain = 0.000 ; free physical = 301 ; free virtual = 5015
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/misi/xildemo/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.520 ; gain = 0.000 ; free physical = 281 ; free virtual = 5007
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1744.676 ; gain = 20.156 ; free physical = 200 ; free virtual = 4960
INFO: [Common 17-206] Exiting Vivado at Tue Jun 16 19:31:53 2015...
