
EX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034f0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080035fc  080035fc  000135fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003620  08003620  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08003620  08003620  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003620  08003620  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003620  08003620  00013620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003624  08003624  00013624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08003628  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  2000008c  080036b4  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  080036b4  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a64e  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d22  00000000  00000000  0002a703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  0002c428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a68  00000000  00000000  0002d008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f3d  00000000  00000000  0002da70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c45f  00000000  00000000  000449ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082e24  00000000  00000000  00050e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3c30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ca4  00000000  00000000  000d3c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	080035e4 	.word	0x080035e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	080035e4 	.word	0x080035e4

0800014c <isButton_BUT1_Pressed>:
int button_BUT2_LongPressed_flag = 0;
int button_BUT3_LongPressed_flag = 0;


int isButton_BUT1_Pressed()
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button_BUT1_flag == 1)
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton_BUT1_Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton_BUT1_Pressed+0x16>
	{
		button_BUT1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton_BUT1_Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton_BUT1_Pressed+0x18>
	}
	else return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	200000a8 	.word	0x200000a8

08000170 <isButton_BUT2_Pressed>:
int isButton_BUT2_Pressed()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button_BUT2_flag == 1)
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton_BUT2_Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton_BUT2_Pressed+0x16>
	{
		button_BUT2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton_BUT2_Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton_BUT2_Pressed+0x18>
	}
	else return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	200000ac 	.word	0x200000ac

08000194 <isButton_BUT3_Pressed>:
int isButton_BUT3_Pressed()
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button_BUT3_flag == 1)
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton_BUT3_Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton_BUT3_Pressed+0x16>
	{
		button_BUT3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton_BUT3_Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton_BUT3_Pressed+0x18>
	}
	else return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	200000b0 	.word	0x200000b0

080001b8 <getKeyInput>:
	}
	else return 0;
}

void getKeyInput()
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b082      	sub	sp, #8
 80001bc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 3; i++){
 80001be:	2300      	movs	r3, #0
 80001c0:	607b      	str	r3, [r7, #4]
 80001c2:	e11a      	b.n	80003fa <getKeyInput+0x242>
		keyReg0[i] = keyReg1[i];
 80001c4:	4a91      	ldr	r2, [pc, #580]	; (800040c <getKeyInput+0x254>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001cc:	4990      	ldr	r1, [pc, #576]	; (8000410 <getKeyInput+0x258>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg2[i];
 80001d4:	4a8f      	ldr	r2, [pc, #572]	; (8000414 <getKeyInput+0x25c>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001dc:	498b      	ldr	r1, [pc, #556]	; (800040c <getKeyInput+0x254>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(i == 0){
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d154      	bne.n	8000294 <getKeyInput+0xdc>
			keyReg2[i] = HAL_GPIO_ReadPin(BUT1_GPIO_Port, BUT1_Pin);
 80001ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ee:	488a      	ldr	r0, [pc, #552]	; (8000418 <getKeyInput+0x260>)
 80001f0:	f002 f9cc 	bl	800258c <HAL_GPIO_ReadPin>
 80001f4:	4603      	mov	r3, r0
 80001f6:	4619      	mov	r1, r3
 80001f8:	4a86      	ldr	r2, [pc, #536]	; (8000414 <getKeyInput+0x25c>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000200:	4a83      	ldr	r2, [pc, #524]	; (8000410 <getKeyInput+0x258>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000208:	4980      	ldr	r1, [pc, #512]	; (800040c <getKeyInput+0x254>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000210:	429a      	cmp	r2, r3
 8000212:	d13f      	bne.n	8000294 <getKeyInput+0xdc>
 8000214:	4a7d      	ldr	r2, [pc, #500]	; (800040c <getKeyInput+0x254>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021c:	497d      	ldr	r1, [pc, #500]	; (8000414 <getKeyInput+0x25c>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000224:	429a      	cmp	r2, r3
 8000226:	d135      	bne.n	8000294 <getKeyInput+0xdc>
			{
				if(keyReg3[i] != keyReg2[i])
 8000228:	4a7c      	ldr	r2, [pc, #496]	; (800041c <getKeyInput+0x264>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000230:	4978      	ldr	r1, [pc, #480]	; (8000414 <getKeyInput+0x25c>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000238:	429a      	cmp	r2, r3
 800023a:	d015      	beq.n	8000268 <getKeyInput+0xb0>
				{
					keyReg3[i] = keyReg2[i]; // update for keyReg3
 800023c:	4a75      	ldr	r2, [pc, #468]	; (8000414 <getKeyInput+0x25c>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000244:	4975      	ldr	r1, [pc, #468]	; (800041c <getKeyInput+0x264>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(keyReg2[i] == PRESSED_STATE)
 800024c:	4a71      	ldr	r2, [pc, #452]	; (8000414 <getKeyInput+0x25c>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d11d      	bne.n	8000294 <getKeyInput+0xdc>
					{
						//TODO
						button_BUT1_flag = 1;
 8000258:	4b71      	ldr	r3, [pc, #452]	; (8000420 <getKeyInput+0x268>)
 800025a:	2201      	movs	r2, #1
 800025c:	601a      	str	r2, [r3, #0]
						timerForKeyPress = 300;
 800025e:	4b71      	ldr	r3, [pc, #452]	; (8000424 <getKeyInput+0x26c>)
 8000260:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	e015      	b.n	8000294 <getKeyInput+0xdc>
					}
				}
				else
				{
					if(keyReg2[i] == PRESSED_STATE){
 8000268:	4a6a      	ldr	r2, [pc, #424]	; (8000414 <getKeyInput+0x25c>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d10f      	bne.n	8000294 <getKeyInput+0xdc>
						timerForKeyPress--;
 8000274:	4b6b      	ldr	r3, [pc, #428]	; (8000424 <getKeyInput+0x26c>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	3b01      	subs	r3, #1
 800027a:	4a6a      	ldr	r2, [pc, #424]	; (8000424 <getKeyInput+0x26c>)
 800027c:	6013      	str	r3, [r2, #0]
						if(timerForKeyPress == 0)
 800027e:	4b69      	ldr	r3, [pc, #420]	; (8000424 <getKeyInput+0x26c>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d106      	bne.n	8000294 <getKeyInput+0xdc>
						{
							//TODO
							button_BUT1_LongPressed_flag = 1;
 8000286:	4b68      	ldr	r3, [pc, #416]	; (8000428 <getKeyInput+0x270>)
 8000288:	2201      	movs	r2, #1
 800028a:	601a      	str	r2, [r3, #0]
							timerForKeyPress = 300;
 800028c:	4b65      	ldr	r3, [pc, #404]	; (8000424 <getKeyInput+0x26c>)
 800028e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000292:	601a      	str	r2, [r3, #0]
						}
					}
				}
			}
		}
		if(i == 1){
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	2b01      	cmp	r3, #1
 8000298:	d154      	bne.n	8000344 <getKeyInput+0x18c>
			keyReg2[i] = HAL_GPIO_ReadPin(BUT2_GPIO_Port, BUT2_Pin);
 800029a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800029e:	485e      	ldr	r0, [pc, #376]	; (8000418 <getKeyInput+0x260>)
 80002a0:	f002 f974 	bl	800258c <HAL_GPIO_ReadPin>
 80002a4:	4603      	mov	r3, r0
 80002a6:	4619      	mov	r1, r3
 80002a8:	4a5a      	ldr	r2, [pc, #360]	; (8000414 <getKeyInput+0x25c>)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 80002b0:	4a57      	ldr	r2, [pc, #348]	; (8000410 <getKeyInput+0x258>)
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002b8:	4954      	ldr	r1, [pc, #336]	; (800040c <getKeyInput+0x254>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002c0:	429a      	cmp	r2, r3
 80002c2:	d13f      	bne.n	8000344 <getKeyInput+0x18c>
 80002c4:	4a51      	ldr	r2, [pc, #324]	; (800040c <getKeyInput+0x254>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002cc:	4951      	ldr	r1, [pc, #324]	; (8000414 <getKeyInput+0x25c>)
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002d4:	429a      	cmp	r2, r3
 80002d6:	d135      	bne.n	8000344 <getKeyInput+0x18c>
			{
				if(keyReg3[i] != keyReg2[i])
 80002d8:	4a50      	ldr	r2, [pc, #320]	; (800041c <getKeyInput+0x264>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002e0:	494c      	ldr	r1, [pc, #304]	; (8000414 <getKeyInput+0x25c>)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d015      	beq.n	8000318 <getKeyInput+0x160>
				{
					keyReg3[i] = keyReg2[i];
 80002ec:	4a49      	ldr	r2, [pc, #292]	; (8000414 <getKeyInput+0x25c>)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002f4:	4949      	ldr	r1, [pc, #292]	; (800041c <getKeyInput+0x264>)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(keyReg2[i] == PRESSED_STATE)
 80002fc:	4a45      	ldr	r2, [pc, #276]	; (8000414 <getKeyInput+0x25c>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d11d      	bne.n	8000344 <getKeyInput+0x18c>
					{
						//TODO
						button_BUT2_flag = 1;
 8000308:	4b48      	ldr	r3, [pc, #288]	; (800042c <getKeyInput+0x274>)
 800030a:	2201      	movs	r2, #1
 800030c:	601a      	str	r2, [r3, #0]
						timerForKeyPress = 300;
 800030e:	4b45      	ldr	r3, [pc, #276]	; (8000424 <getKeyInput+0x26c>)
 8000310:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000314:	601a      	str	r2, [r3, #0]
 8000316:	e015      	b.n	8000344 <getKeyInput+0x18c>
					}
				}
				else
				{
					if(keyReg2[i] == PRESSED_STATE){
 8000318:	4a3e      	ldr	r2, [pc, #248]	; (8000414 <getKeyInput+0x25c>)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d10f      	bne.n	8000344 <getKeyInput+0x18c>
						timerForKeyPress--;
 8000324:	4b3f      	ldr	r3, [pc, #252]	; (8000424 <getKeyInput+0x26c>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	3b01      	subs	r3, #1
 800032a:	4a3e      	ldr	r2, [pc, #248]	; (8000424 <getKeyInput+0x26c>)
 800032c:	6013      	str	r3, [r2, #0]
						if(timerForKeyPress == 0)
 800032e:	4b3d      	ldr	r3, [pc, #244]	; (8000424 <getKeyInput+0x26c>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d106      	bne.n	8000344 <getKeyInput+0x18c>
						{
							//TODO
							button_BUT2_LongPressed_flag = 1;
 8000336:	4b3e      	ldr	r3, [pc, #248]	; (8000430 <getKeyInput+0x278>)
 8000338:	2201      	movs	r2, #1
 800033a:	601a      	str	r2, [r3, #0]
							timerForKeyPress = 300;
 800033c:	4b39      	ldr	r3, [pc, #228]	; (8000424 <getKeyInput+0x26c>)
 800033e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000342:	601a      	str	r2, [r3, #0]
						}
					}
				}
			}
		}
		if(i == 2){
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2b02      	cmp	r3, #2
 8000348:	d154      	bne.n	80003f4 <getKeyInput+0x23c>
			keyReg2[i] = HAL_GPIO_ReadPin(BUT3_GPIO_Port, BUT3_Pin);
 800034a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800034e:	4832      	ldr	r0, [pc, #200]	; (8000418 <getKeyInput+0x260>)
 8000350:	f002 f91c 	bl	800258c <HAL_GPIO_ReadPin>
 8000354:	4603      	mov	r3, r0
 8000356:	4619      	mov	r1, r3
 8000358:	4a2e      	ldr	r2, [pc, #184]	; (8000414 <getKeyInput+0x25c>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000360:	4a2b      	ldr	r2, [pc, #172]	; (8000410 <getKeyInput+0x258>)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000368:	4928      	ldr	r1, [pc, #160]	; (800040c <getKeyInput+0x254>)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000370:	429a      	cmp	r2, r3
 8000372:	d13f      	bne.n	80003f4 <getKeyInput+0x23c>
 8000374:	4a25      	ldr	r2, [pc, #148]	; (800040c <getKeyInput+0x254>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800037c:	4925      	ldr	r1, [pc, #148]	; (8000414 <getKeyInput+0x25c>)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000384:	429a      	cmp	r2, r3
 8000386:	d135      	bne.n	80003f4 <getKeyInput+0x23c>
			{
				if(keyReg3[i] != keyReg2[i])
 8000388:	4a24      	ldr	r2, [pc, #144]	; (800041c <getKeyInput+0x264>)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000390:	4920      	ldr	r1, [pc, #128]	; (8000414 <getKeyInput+0x25c>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000398:	429a      	cmp	r2, r3
 800039a:	d015      	beq.n	80003c8 <getKeyInput+0x210>
				{
					keyReg3[i] = keyReg2[i];
 800039c:	4a1d      	ldr	r2, [pc, #116]	; (8000414 <getKeyInput+0x25c>)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003a4:	491d      	ldr	r1, [pc, #116]	; (800041c <getKeyInput+0x264>)
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(keyReg2[i] == PRESSED_STATE)
 80003ac:	4a19      	ldr	r2, [pc, #100]	; (8000414 <getKeyInput+0x25c>)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d11d      	bne.n	80003f4 <getKeyInput+0x23c>
					{
						//TODO
						button_BUT3_flag = 1;
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <getKeyInput+0x27c>)
 80003ba:	2201      	movs	r2, #1
 80003bc:	601a      	str	r2, [r3, #0]
						timerForKeyPress = 300;
 80003be:	4b19      	ldr	r3, [pc, #100]	; (8000424 <getKeyInput+0x26c>)
 80003c0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	e015      	b.n	80003f4 <getKeyInput+0x23c>
					}
				}
				else
				{
					if(keyReg2[i] == PRESSED_STATE){
 80003c8:	4a12      	ldr	r2, [pc, #72]	; (8000414 <getKeyInput+0x25c>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d10f      	bne.n	80003f4 <getKeyInput+0x23c>
						timerForKeyPress--;
 80003d4:	4b13      	ldr	r3, [pc, #76]	; (8000424 <getKeyInput+0x26c>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	3b01      	subs	r3, #1
 80003da:	4a12      	ldr	r2, [pc, #72]	; (8000424 <getKeyInput+0x26c>)
 80003dc:	6013      	str	r3, [r2, #0]
						if(timerForKeyPress == 0)
 80003de:	4b11      	ldr	r3, [pc, #68]	; (8000424 <getKeyInput+0x26c>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d106      	bne.n	80003f4 <getKeyInput+0x23c>
						{
							//TODO
							button_BUT3_LongPressed_flag = 1;
 80003e6:	4b14      	ldr	r3, [pc, #80]	; (8000438 <getKeyInput+0x280>)
 80003e8:	2201      	movs	r2, #1
 80003ea:	601a      	str	r2, [r3, #0]
							timerForKeyPress = 300;
 80003ec:	4b0d      	ldr	r3, [pc, #52]	; (8000424 <getKeyInput+0x26c>)
 80003ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003f2:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 3; i++){
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	3301      	adds	r3, #1
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2b02      	cmp	r3, #2
 80003fe:	f77f aee1 	ble.w	80001c4 <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 8000402:	bf00      	nop
 8000404:	bf00      	nop
 8000406:	3708      	adds	r7, #8
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	2000000c 	.word	0x2000000c
 8000410:	20000000 	.word	0x20000000
 8000414:	20000018 	.word	0x20000018
 8000418:	40010c00 	.word	0x40010c00
 800041c:	20000024 	.word	0x20000024
 8000420:	200000a8 	.word	0x200000a8
 8000424:	20000030 	.word	0x20000030
 8000428:	200000b4 	.word	0x200000b4
 800042c:	200000ac 	.word	0x200000ac
 8000430:	200000b8 	.word	0x200000b8
 8000434:	200000b0 	.word	0x200000b0
 8000438:	200000bc 	.word	0x200000bc

0800043c <display7SEG_horizontal>:

#include "control_7SEG.h"
#include "main.h"
#include "traffic_buffer.h"

void display7SEG_horizontal(int num){
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
	if(num == 0)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d122      	bne.n	8000490 <display7SEG_horizontal+0x54>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2101      	movs	r1, #1
 800044e:	48bd      	ldr	r0, [pc, #756]	; (8000744 <display7SEG_horizontal+0x308>)
 8000450:	f002 f8b3 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000454:	2200      	movs	r2, #0
 8000456:	2102      	movs	r1, #2
 8000458:	48ba      	ldr	r0, [pc, #744]	; (8000744 <display7SEG_horizontal+0x308>)
 800045a:	f002 f8ae 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	2104      	movs	r1, #4
 8000462:	48b8      	ldr	r0, [pc, #736]	; (8000744 <display7SEG_horizontal+0x308>)
 8000464:	f002 f8a9 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	2108      	movs	r1, #8
 800046c:	48b5      	ldr	r0, [pc, #724]	; (8000744 <display7SEG_horizontal+0x308>)
 800046e:	f002 f8a4 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	2110      	movs	r1, #16
 8000476:	48b3      	ldr	r0, [pc, #716]	; (8000744 <display7SEG_horizontal+0x308>)
 8000478:	f002 f89f 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	2120      	movs	r1, #32
 8000480:	48b0      	ldr	r0, [pc, #704]	; (8000744 <display7SEG_horizontal+0x308>)
 8000482:	f002 f89a 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8000486:	2201      	movs	r2, #1
 8000488:	2140      	movs	r1, #64	; 0x40
 800048a:	48ae      	ldr	r0, [pc, #696]	; (8000744 <display7SEG_horizontal+0x308>)
 800048c:	f002 f895 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 1)
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2b01      	cmp	r3, #1
 8000494:	d122      	bne.n	80004dc <display7SEG_horizontal+0xa0>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8000496:	2201      	movs	r2, #1
 8000498:	2101      	movs	r1, #1
 800049a:	48aa      	ldr	r0, [pc, #680]	; (8000744 <display7SEG_horizontal+0x308>)
 800049c:	f002 f88d 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80004a0:	2200      	movs	r2, #0
 80004a2:	2102      	movs	r1, #2
 80004a4:	48a7      	ldr	r0, [pc, #668]	; (8000744 <display7SEG_horizontal+0x308>)
 80004a6:	f002 f888 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80004aa:	2200      	movs	r2, #0
 80004ac:	2104      	movs	r1, #4
 80004ae:	48a5      	ldr	r0, [pc, #660]	; (8000744 <display7SEG_horizontal+0x308>)
 80004b0:	f002 f883 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 80004b4:	2201      	movs	r2, #1
 80004b6:	2108      	movs	r1, #8
 80004b8:	48a2      	ldr	r0, [pc, #648]	; (8000744 <display7SEG_horizontal+0x308>)
 80004ba:	f002 f87e 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	2110      	movs	r1, #16
 80004c2:	48a0      	ldr	r0, [pc, #640]	; (8000744 <display7SEG_horizontal+0x308>)
 80004c4:	f002 f879 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2120      	movs	r1, #32
 80004cc:	489d      	ldr	r0, [pc, #628]	; (8000744 <display7SEG_horizontal+0x308>)
 80004ce:	f002 f874 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 80004d2:	2201      	movs	r2, #1
 80004d4:	2140      	movs	r1, #64	; 0x40
 80004d6:	489b      	ldr	r0, [pc, #620]	; (8000744 <display7SEG_horizontal+0x308>)
 80004d8:	f002 f86f 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 2)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2b02      	cmp	r3, #2
 80004e0:	d122      	bne.n	8000528 <display7SEG_horizontal+0xec>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80004e2:	2200      	movs	r2, #0
 80004e4:	2101      	movs	r1, #1
 80004e6:	4897      	ldr	r0, [pc, #604]	; (8000744 <display7SEG_horizontal+0x308>)
 80004e8:	f002 f867 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2102      	movs	r1, #2
 80004f0:	4894      	ldr	r0, [pc, #592]	; (8000744 <display7SEG_horizontal+0x308>)
 80004f2:	f002 f862 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 80004f6:	2201      	movs	r2, #1
 80004f8:	2104      	movs	r1, #4
 80004fa:	4892      	ldr	r0, [pc, #584]	; (8000744 <display7SEG_horizontal+0x308>)
 80004fc:	f002 f85d 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	2108      	movs	r1, #8
 8000504:	488f      	ldr	r0, [pc, #572]	; (8000744 <display7SEG_horizontal+0x308>)
 8000506:	f002 f858 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	2110      	movs	r1, #16
 800050e:	488d      	ldr	r0, [pc, #564]	; (8000744 <display7SEG_horizontal+0x308>)
 8000510:	f002 f853 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000514:	2201      	movs	r2, #1
 8000516:	2120      	movs	r1, #32
 8000518:	488a      	ldr	r0, [pc, #552]	; (8000744 <display7SEG_horizontal+0x308>)
 800051a:	f002 f84e 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 800051e:	2200      	movs	r2, #0
 8000520:	2140      	movs	r1, #64	; 0x40
 8000522:	4888      	ldr	r0, [pc, #544]	; (8000744 <display7SEG_horizontal+0x308>)
 8000524:	f002 f849 	bl	80025ba <HAL_GPIO_WritePin>

	}
	if(num == 3)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2b03      	cmp	r3, #3
 800052c:	d122      	bne.n	8000574 <display7SEG_horizontal+0x138>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2101      	movs	r1, #1
 8000532:	4884      	ldr	r0, [pc, #528]	; (8000744 <display7SEG_horizontal+0x308>)
 8000534:	f002 f841 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	2102      	movs	r1, #2
 800053c:	4881      	ldr	r0, [pc, #516]	; (8000744 <display7SEG_horizontal+0x308>)
 800053e:	f002 f83c 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000542:	2200      	movs	r2, #0
 8000544:	2104      	movs	r1, #4
 8000546:	487f      	ldr	r0, [pc, #508]	; (8000744 <display7SEG_horizontal+0x308>)
 8000548:	f002 f837 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800054c:	2200      	movs	r2, #0
 800054e:	2108      	movs	r1, #8
 8000550:	487c      	ldr	r0, [pc, #496]	; (8000744 <display7SEG_horizontal+0x308>)
 8000552:	f002 f832 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000556:	2201      	movs	r2, #1
 8000558:	2110      	movs	r1, #16
 800055a:	487a      	ldr	r0, [pc, #488]	; (8000744 <display7SEG_horizontal+0x308>)
 800055c:	f002 f82d 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000560:	2201      	movs	r2, #1
 8000562:	2120      	movs	r1, #32
 8000564:	4877      	ldr	r0, [pc, #476]	; (8000744 <display7SEG_horizontal+0x308>)
 8000566:	f002 f828 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	2140      	movs	r1, #64	; 0x40
 800056e:	4875      	ldr	r0, [pc, #468]	; (8000744 <display7SEG_horizontal+0x308>)
 8000570:	f002 f823 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 4)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2b04      	cmp	r3, #4
 8000578:	d122      	bne.n	80005c0 <display7SEG_horizontal+0x184>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 800057a:	2201      	movs	r2, #1
 800057c:	2101      	movs	r1, #1
 800057e:	4871      	ldr	r0, [pc, #452]	; (8000744 <display7SEG_horizontal+0x308>)
 8000580:	f002 f81b 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	2102      	movs	r1, #2
 8000588:	486e      	ldr	r0, [pc, #440]	; (8000744 <display7SEG_horizontal+0x308>)
 800058a:	f002 f816 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2104      	movs	r1, #4
 8000592:	486c      	ldr	r0, [pc, #432]	; (8000744 <display7SEG_horizontal+0x308>)
 8000594:	f002 f811 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2108      	movs	r1, #8
 800059c:	4869      	ldr	r0, [pc, #420]	; (8000744 <display7SEG_horizontal+0x308>)
 800059e:	f002 f80c 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80005a2:	2201      	movs	r2, #1
 80005a4:	2110      	movs	r1, #16
 80005a6:	4867      	ldr	r0, [pc, #412]	; (8000744 <display7SEG_horizontal+0x308>)
 80005a8:	f002 f807 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2120      	movs	r1, #32
 80005b0:	4864      	ldr	r0, [pc, #400]	; (8000744 <display7SEG_horizontal+0x308>)
 80005b2:	f002 f802 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2140      	movs	r1, #64	; 0x40
 80005ba:	4862      	ldr	r0, [pc, #392]	; (8000744 <display7SEG_horizontal+0x308>)
 80005bc:	f001 fffd 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 5)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2b05      	cmp	r3, #5
 80005c4:	d122      	bne.n	800060c <display7SEG_horizontal+0x1d0>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80005c6:	2200      	movs	r2, #0
 80005c8:	2101      	movs	r1, #1
 80005ca:	485e      	ldr	r0, [pc, #376]	; (8000744 <display7SEG_horizontal+0x308>)
 80005cc:	f001 fff5 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2102      	movs	r1, #2
 80005d4:	485b      	ldr	r0, [pc, #364]	; (8000744 <display7SEG_horizontal+0x308>)
 80005d6:	f001 fff0 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	2104      	movs	r1, #4
 80005de:	4859      	ldr	r0, [pc, #356]	; (8000744 <display7SEG_horizontal+0x308>)
 80005e0:	f001 ffeb 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2108      	movs	r1, #8
 80005e8:	4856      	ldr	r0, [pc, #344]	; (8000744 <display7SEG_horizontal+0x308>)
 80005ea:	f001 ffe6 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80005ee:	2201      	movs	r2, #1
 80005f0:	2110      	movs	r1, #16
 80005f2:	4854      	ldr	r0, [pc, #336]	; (8000744 <display7SEG_horizontal+0x308>)
 80005f4:	f001 ffe1 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2120      	movs	r1, #32
 80005fc:	4851      	ldr	r0, [pc, #324]	; (8000744 <display7SEG_horizontal+0x308>)
 80005fe:	f001 ffdc 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2140      	movs	r1, #64	; 0x40
 8000606:	484f      	ldr	r0, [pc, #316]	; (8000744 <display7SEG_horizontal+0x308>)
 8000608:	f001 ffd7 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 6)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2b06      	cmp	r3, #6
 8000610:	d122      	bne.n	8000658 <display7SEG_horizontal+0x21c>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2101      	movs	r1, #1
 8000616:	484b      	ldr	r0, [pc, #300]	; (8000744 <display7SEG_horizontal+0x308>)
 8000618:	f001 ffcf 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 800061c:	2201      	movs	r2, #1
 800061e:	2102      	movs	r1, #2
 8000620:	4848      	ldr	r0, [pc, #288]	; (8000744 <display7SEG_horizontal+0x308>)
 8000622:	f001 ffca 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	2104      	movs	r1, #4
 800062a:	4846      	ldr	r0, [pc, #280]	; (8000744 <display7SEG_horizontal+0x308>)
 800062c:	f001 ffc5 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	2108      	movs	r1, #8
 8000634:	4843      	ldr	r0, [pc, #268]	; (8000744 <display7SEG_horizontal+0x308>)
 8000636:	f001 ffc0 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2110      	movs	r1, #16
 800063e:	4841      	ldr	r0, [pc, #260]	; (8000744 <display7SEG_horizontal+0x308>)
 8000640:	f001 ffbb 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2120      	movs	r1, #32
 8000648:	483e      	ldr	r0, [pc, #248]	; (8000744 <display7SEG_horizontal+0x308>)
 800064a:	f001 ffb6 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 800064e:	2200      	movs	r2, #0
 8000650:	2140      	movs	r1, #64	; 0x40
 8000652:	483c      	ldr	r0, [pc, #240]	; (8000744 <display7SEG_horizontal+0x308>)
 8000654:	f001 ffb1 	bl	80025ba <HAL_GPIO_WritePin>

	}
	if(num == 7)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	2b07      	cmp	r3, #7
 800065c:	d122      	bne.n	80006a4 <display7SEG_horizontal+0x268>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	2101      	movs	r1, #1
 8000662:	4838      	ldr	r0, [pc, #224]	; (8000744 <display7SEG_horizontal+0x308>)
 8000664:	f001 ffa9 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	2102      	movs	r1, #2
 800066c:	4835      	ldr	r0, [pc, #212]	; (8000744 <display7SEG_horizontal+0x308>)
 800066e:	f001 ffa4 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000672:	2200      	movs	r2, #0
 8000674:	2104      	movs	r1, #4
 8000676:	4833      	ldr	r0, [pc, #204]	; (8000744 <display7SEG_horizontal+0x308>)
 8000678:	f001 ff9f 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 800067c:	2201      	movs	r2, #1
 800067e:	2108      	movs	r1, #8
 8000680:	4830      	ldr	r0, [pc, #192]	; (8000744 <display7SEG_horizontal+0x308>)
 8000682:	f001 ff9a 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000686:	2201      	movs	r2, #1
 8000688:	2110      	movs	r1, #16
 800068a:	482e      	ldr	r0, [pc, #184]	; (8000744 <display7SEG_horizontal+0x308>)
 800068c:	f001 ff95 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	2120      	movs	r1, #32
 8000694:	482b      	ldr	r0, [pc, #172]	; (8000744 <display7SEG_horizontal+0x308>)
 8000696:	f001 ff90 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 800069a:	2201      	movs	r2, #1
 800069c:	2140      	movs	r1, #64	; 0x40
 800069e:	4829      	ldr	r0, [pc, #164]	; (8000744 <display7SEG_horizontal+0x308>)
 80006a0:	f001 ff8b 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 8)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2b08      	cmp	r3, #8
 80006a8:	d122      	bne.n	80006f0 <display7SEG_horizontal+0x2b4>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2101      	movs	r1, #1
 80006ae:	4825      	ldr	r0, [pc, #148]	; (8000744 <display7SEG_horizontal+0x308>)
 80006b0:	f001 ff83 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2102      	movs	r1, #2
 80006b8:	4822      	ldr	r0, [pc, #136]	; (8000744 <display7SEG_horizontal+0x308>)
 80006ba:	f001 ff7e 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	2104      	movs	r1, #4
 80006c2:	4820      	ldr	r0, [pc, #128]	; (8000744 <display7SEG_horizontal+0x308>)
 80006c4:	f001 ff79 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2108      	movs	r1, #8
 80006cc:	481d      	ldr	r0, [pc, #116]	; (8000744 <display7SEG_horizontal+0x308>)
 80006ce:	f001 ff74 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	2110      	movs	r1, #16
 80006d6:	481b      	ldr	r0, [pc, #108]	; (8000744 <display7SEG_horizontal+0x308>)
 80006d8:	f001 ff6f 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80006dc:	2200      	movs	r2, #0
 80006de:	2120      	movs	r1, #32
 80006e0:	4818      	ldr	r0, [pc, #96]	; (8000744 <display7SEG_horizontal+0x308>)
 80006e2:	f001 ff6a 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2140      	movs	r1, #64	; 0x40
 80006ea:	4816      	ldr	r0, [pc, #88]	; (8000744 <display7SEG_horizontal+0x308>)
 80006ec:	f001 ff65 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 9)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2b09      	cmp	r3, #9
 80006f4:	d122      	bne.n	800073c <display7SEG_horizontal+0x300>
	{
		HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2101      	movs	r1, #1
 80006fa:	4812      	ldr	r0, [pc, #72]	; (8000744 <display7SEG_horizontal+0x308>)
 80006fc:	f001 ff5d 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000700:	2200      	movs	r2, #0
 8000702:	2102      	movs	r1, #2
 8000704:	480f      	ldr	r0, [pc, #60]	; (8000744 <display7SEG_horizontal+0x308>)
 8000706:	f001 ff58 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800070a:	2200      	movs	r2, #0
 800070c:	2104      	movs	r1, #4
 800070e:	480d      	ldr	r0, [pc, #52]	; (8000744 <display7SEG_horizontal+0x308>)
 8000710:	f001 ff53 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	2108      	movs	r1, #8
 8000718:	480a      	ldr	r0, [pc, #40]	; (8000744 <display7SEG_horizontal+0x308>)
 800071a:	f001 ff4e 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800071e:	2201      	movs	r2, #1
 8000720:	2110      	movs	r1, #16
 8000722:	4808      	ldr	r0, [pc, #32]	; (8000744 <display7SEG_horizontal+0x308>)
 8000724:	f001 ff49 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	2120      	movs	r1, #32
 800072c:	4805      	ldr	r0, [pc, #20]	; (8000744 <display7SEG_horizontal+0x308>)
 800072e:	f001 ff44 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	2140      	movs	r1, #64	; 0x40
 8000736:	4803      	ldr	r0, [pc, #12]	; (8000744 <display7SEG_horizontal+0x308>)
 8000738:	f001 ff3f 	bl	80025ba <HAL_GPIO_WritePin>
	}
}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40010c00 	.word	0x40010c00

08000748 <display7SEG_vertical>:
void display7SEG_vertical(int num){
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	if(num == 0)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d127      	bne.n	80007a6 <display7SEG_vertical+0x5e>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000756:	2200      	movs	r2, #0
 8000758:	2110      	movs	r1, #16
 800075a:	48d3      	ldr	r0, [pc, #844]	; (8000aa8 <display7SEG_vertical+0x360>)
 800075c:	f001 ff2d 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000766:	48d0      	ldr	r0, [pc, #832]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000768:	f001 ff27 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000772:	48cd      	ldr	r0, [pc, #820]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000774:	f001 ff21 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000778:	2200      	movs	r2, #0
 800077a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800077e:	48ca      	ldr	r0, [pc, #808]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000780:	f001 ff1b 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800078a:	48c7      	ldr	r0, [pc, #796]	; (8000aa8 <display7SEG_vertical+0x360>)
 800078c:	f001 ff15 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8000790:	2200      	movs	r2, #0
 8000792:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000796:	48c4      	ldr	r0, [pc, #784]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000798:	f001 ff0f 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 800079c:	2201      	movs	r2, #1
 800079e:	2180      	movs	r1, #128	; 0x80
 80007a0:	48c2      	ldr	r0, [pc, #776]	; (8000aac <display7SEG_vertical+0x364>)
 80007a2:	f001 ff0a 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 1)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d127      	bne.n	80007fc <display7SEG_vertical+0xb4>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 80007ac:	2201      	movs	r2, #1
 80007ae:	2110      	movs	r1, #16
 80007b0:	48bd      	ldr	r0, [pc, #756]	; (8000aa8 <display7SEG_vertical+0x360>)
 80007b2:	f001 ff02 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007bc:	48ba      	ldr	r0, [pc, #744]	; (8000aa8 <display7SEG_vertical+0x360>)
 80007be:	f001 fefc 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007c8:	48b7      	ldr	r0, [pc, #732]	; (8000aa8 <display7SEG_vertical+0x360>)
 80007ca:	f001 fef6 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 80007ce:	2201      	movs	r2, #1
 80007d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d4:	48b4      	ldr	r0, [pc, #720]	; (8000aa8 <display7SEG_vertical+0x360>)
 80007d6:	f001 fef0 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80007da:	2201      	movs	r2, #1
 80007dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007e0:	48b1      	ldr	r0, [pc, #708]	; (8000aa8 <display7SEG_vertical+0x360>)
 80007e2:	f001 feea 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 80007e6:	2201      	movs	r2, #1
 80007e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ec:	48ae      	ldr	r0, [pc, #696]	; (8000aa8 <display7SEG_vertical+0x360>)
 80007ee:	f001 fee4 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 80007f2:	2201      	movs	r2, #1
 80007f4:	2180      	movs	r1, #128	; 0x80
 80007f6:	48ad      	ldr	r0, [pc, #692]	; (8000aac <display7SEG_vertical+0x364>)
 80007f8:	f001 fedf 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 2)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2b02      	cmp	r3, #2
 8000800:	d127      	bne.n	8000852 <display7SEG_vertical+0x10a>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2110      	movs	r1, #16
 8000806:	48a8      	ldr	r0, [pc, #672]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000808:	f001 fed7 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800080c:	2200      	movs	r2, #0
 800080e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000812:	48a5      	ldr	r0, [pc, #660]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000814:	f001 fed1 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 8000818:	2201      	movs	r2, #1
 800081a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800081e:	48a2      	ldr	r0, [pc, #648]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000820:	f001 fecb 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800082a:	489f      	ldr	r0, [pc, #636]	; (8000aa8 <display7SEG_vertical+0x360>)
 800082c:	f001 fec5 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000836:	489c      	ldr	r0, [pc, #624]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000838:	f001 febf 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 800083c:	2201      	movs	r2, #1
 800083e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000842:	4899      	ldr	r0, [pc, #612]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000844:	f001 feb9 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000848:	2200      	movs	r2, #0
 800084a:	2180      	movs	r1, #128	; 0x80
 800084c:	4897      	ldr	r0, [pc, #604]	; (8000aac <display7SEG_vertical+0x364>)
 800084e:	f001 feb4 	bl	80025ba <HAL_GPIO_WritePin>

	}
	if(num == 3)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2b03      	cmp	r3, #3
 8000856:	d127      	bne.n	80008a8 <display7SEG_vertical+0x160>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000858:	2200      	movs	r2, #0
 800085a:	2110      	movs	r1, #16
 800085c:	4892      	ldr	r0, [pc, #584]	; (8000aa8 <display7SEG_vertical+0x360>)
 800085e:	f001 feac 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000868:	488f      	ldr	r0, [pc, #572]	; (8000aa8 <display7SEG_vertical+0x360>)
 800086a:	f001 fea6 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000874:	488c      	ldr	r0, [pc, #560]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000876:	f001 fea0 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000880:	4889      	ldr	r0, [pc, #548]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000882:	f001 fe9a 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000886:	2201      	movs	r2, #1
 8000888:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800088c:	4886      	ldr	r0, [pc, #536]	; (8000aa8 <display7SEG_vertical+0x360>)
 800088e:	f001 fe94 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8000892:	2201      	movs	r2, #1
 8000894:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000898:	4883      	ldr	r0, [pc, #524]	; (8000aa8 <display7SEG_vertical+0x360>)
 800089a:	f001 fe8e 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	2180      	movs	r1, #128	; 0x80
 80008a2:	4882      	ldr	r0, [pc, #520]	; (8000aac <display7SEG_vertical+0x364>)
 80008a4:	f001 fe89 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 4)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b04      	cmp	r3, #4
 80008ac:	d127      	bne.n	80008fe <display7SEG_vertical+0x1b6>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 80008ae:	2201      	movs	r2, #1
 80008b0:	2110      	movs	r1, #16
 80008b2:	487d      	ldr	r0, [pc, #500]	; (8000aa8 <display7SEG_vertical+0x360>)
 80008b4:	f001 fe81 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008be:	487a      	ldr	r0, [pc, #488]	; (8000aa8 <display7SEG_vertical+0x360>)
 80008c0:	f001 fe7b 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ca:	4877      	ldr	r0, [pc, #476]	; (8000aa8 <display7SEG_vertical+0x360>)
 80008cc:	f001 fe75 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d6:	4874      	ldr	r0, [pc, #464]	; (8000aa8 <display7SEG_vertical+0x360>)
 80008d8:	f001 fe6f 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80008dc:	2201      	movs	r2, #1
 80008de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008e2:	4871      	ldr	r0, [pc, #452]	; (8000aa8 <display7SEG_vertical+0x360>)
 80008e4:	f001 fe69 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008ee:	486e      	ldr	r0, [pc, #440]	; (8000aa8 <display7SEG_vertical+0x360>)
 80008f0:	f001 fe63 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80008f4:	2200      	movs	r2, #0
 80008f6:	2180      	movs	r1, #128	; 0x80
 80008f8:	486c      	ldr	r0, [pc, #432]	; (8000aac <display7SEG_vertical+0x364>)
 80008fa:	f001 fe5e 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 5)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	2b05      	cmp	r3, #5
 8000902:	d127      	bne.n	8000954 <display7SEG_vertical+0x20c>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	2110      	movs	r1, #16
 8000908:	4867      	ldr	r0, [pc, #412]	; (8000aa8 <display7SEG_vertical+0x360>)
 800090a:	f001 fe56 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 800090e:	2201      	movs	r2, #1
 8000910:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000914:	4864      	ldr	r0, [pc, #400]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000916:	f001 fe50 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000920:	4861      	ldr	r0, [pc, #388]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000922:	f001 fe4a 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800092c:	485e      	ldr	r0, [pc, #376]	; (8000aa8 <display7SEG_vertical+0x360>)
 800092e:	f001 fe44 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000932:	2201      	movs	r2, #1
 8000934:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000938:	485b      	ldr	r0, [pc, #364]	; (8000aa8 <display7SEG_vertical+0x360>)
 800093a:	f001 fe3e 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000944:	4858      	ldr	r0, [pc, #352]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000946:	f001 fe38 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	4857      	ldr	r0, [pc, #348]	; (8000aac <display7SEG_vertical+0x364>)
 8000950:	f001 fe33 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 6)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b06      	cmp	r3, #6
 8000958:	d127      	bne.n	80009aa <display7SEG_vertical+0x262>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2110      	movs	r1, #16
 800095e:	4852      	ldr	r0, [pc, #328]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000960:	f001 fe2b 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800096a:	484f      	ldr	r0, [pc, #316]	; (8000aa8 <display7SEG_vertical+0x360>)
 800096c:	f001 fe25 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000970:	2200      	movs	r2, #0
 8000972:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000976:	484c      	ldr	r0, [pc, #304]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000978:	f001 fe1f 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800097c:	2200      	movs	r2, #0
 800097e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000982:	4849      	ldr	r0, [pc, #292]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000984:	f001 fe19 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800098e:	4846      	ldr	r0, [pc, #280]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000990:	f001 fe13 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800099a:	4843      	ldr	r0, [pc, #268]	; (8000aa8 <display7SEG_vertical+0x360>)
 800099c:	f001 fe0d 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2180      	movs	r1, #128	; 0x80
 80009a4:	4841      	ldr	r0, [pc, #260]	; (8000aac <display7SEG_vertical+0x364>)
 80009a6:	f001 fe08 	bl	80025ba <HAL_GPIO_WritePin>

	}
	if(num == 7)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2b07      	cmp	r3, #7
 80009ae:	d127      	bne.n	8000a00 <display7SEG_vertical+0x2b8>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2110      	movs	r1, #16
 80009b4:	483c      	ldr	r0, [pc, #240]	; (8000aa8 <display7SEG_vertical+0x360>)
 80009b6:	f001 fe00 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80009ba:	2200      	movs	r2, #0
 80009bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009c0:	4839      	ldr	r0, [pc, #228]	; (8000aa8 <display7SEG_vertical+0x360>)
 80009c2:	f001 fdfa 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009cc:	4836      	ldr	r0, [pc, #216]	; (8000aa8 <display7SEG_vertical+0x360>)
 80009ce:	f001 fdf4 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d8:	4833      	ldr	r0, [pc, #204]	; (8000aa8 <display7SEG_vertical+0x360>)
 80009da:	f001 fdee 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009e4:	4830      	ldr	r0, [pc, #192]	; (8000aa8 <display7SEG_vertical+0x360>)
 80009e6:	f001 fde8 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 80009ea:	2201      	movs	r2, #1
 80009ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009f0:	482d      	ldr	r0, [pc, #180]	; (8000aa8 <display7SEG_vertical+0x360>)
 80009f2:	f001 fde2 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 80009f6:	2201      	movs	r2, #1
 80009f8:	2180      	movs	r1, #128	; 0x80
 80009fa:	482c      	ldr	r0, [pc, #176]	; (8000aac <display7SEG_vertical+0x364>)
 80009fc:	f001 fddd 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 8)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2b08      	cmp	r3, #8
 8000a04:	d127      	bne.n	8000a56 <display7SEG_vertical+0x30e>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2110      	movs	r1, #16
 8000a0a:	4827      	ldr	r0, [pc, #156]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a0c:	f001 fdd5 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000a10:	2200      	movs	r2, #0
 8000a12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a16:	4824      	ldr	r0, [pc, #144]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a18:	f001 fdcf 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a22:	4821      	ldr	r0, [pc, #132]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a24:	f001 fdc9 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a2e:	481e      	ldr	r0, [pc, #120]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a30:	f001 fdc3 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8000a34:	2200      	movs	r2, #0
 8000a36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a3a:	481b      	ldr	r0, [pc, #108]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a3c:	f001 fdbd 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a46:	4818      	ldr	r0, [pc, #96]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a48:	f001 fdb7 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2180      	movs	r1, #128	; 0x80
 8000a50:	4816      	ldr	r0, [pc, #88]	; (8000aac <display7SEG_vertical+0x364>)
 8000a52:	f001 fdb2 	bl	80025ba <HAL_GPIO_WritePin>
	}
	if(num == 9)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2b09      	cmp	r3, #9
 8000a5a:	d12d      	bne.n	8000ab8 <display7SEG_vertical+0x370>
	{
		HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2110      	movs	r1, #16
 8000a60:	4811      	ldr	r0, [pc, #68]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a62:	f001 fdaa 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000a66:	2200      	movs	r2, #0
 8000a68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a6c:	480e      	ldr	r0, [pc, #56]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a6e:	f001 fda4 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000a72:	2200      	movs	r2, #0
 8000a74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a78:	480b      	ldr	r0, [pc, #44]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a7a:	f001 fd9e 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a84:	4808      	ldr	r0, [pc, #32]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a86:	f001 fd98 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a90:	4805      	ldr	r0, [pc, #20]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a92:	f001 fd92 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a9c:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <display7SEG_vertical+0x360>)
 8000a9e:	f001 fd8c 	bl	80025ba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	e004      	b.n	8000ab0 <display7SEG_vertical+0x368>
 8000aa6:	bf00      	nop
 8000aa8:	40010800 	.word	0x40010800
 8000aac:	40010c00 	.word	0x40010c00
 8000ab0:	2180      	movs	r1, #128	; 0x80
 8000ab2:	4803      	ldr	r0, [pc, #12]	; (8000ac0 <display7SEG_vertical+0x378>)
 8000ab4:	f001 fd81 	bl	80025ba <HAL_GPIO_WritePin>
	}
}
 8000ab8:	bf00      	nop
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40010c00 	.word	0x40010c00

08000ac4 <update7SEG_horizontal>:


void update7SEG_horizontal(int index_horizontal){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
	switch(index_horizontal){
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d003      	beq.n	8000ada <update7SEG_horizontal+0x16>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d012      	beq.n	8000afe <update7SEG_horizontal+0x3a>
			display7SEG_horizontal(_7SEG_buffer_horizontal[1]);
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
			break;
	}
}
 8000ad8:	e023      	b.n	8000b22 <update7SEG_horizontal+0x5e>
			display7SEG_horizontal(_7SEG_buffer_horizontal[0]);
 8000ada:	4b14      	ldr	r3, [pc, #80]	; (8000b2c <update7SEG_horizontal+0x68>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fcac 	bl	800043c <display7SEG_horizontal>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000aea:	4811      	ldr	r0, [pc, #68]	; (8000b30 <update7SEG_horizontal+0x6c>)
 8000aec:	f001 fd65 	bl	80025ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000af6:	480e      	ldr	r0, [pc, #56]	; (8000b30 <update7SEG_horizontal+0x6c>)
 8000af8:	f001 fd5f 	bl	80025ba <HAL_GPIO_WritePin>
			break;
 8000afc:	e011      	b.n	8000b22 <update7SEG_horizontal+0x5e>
			display7SEG_horizontal(_7SEG_buffer_horizontal[1]);
 8000afe:	4b0b      	ldr	r3, [pc, #44]	; (8000b2c <update7SEG_horizontal+0x68>)
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	4618      	mov	r0, r3
 8000b04:	f7ff fc9a 	bl	800043c <display7SEG_horizontal>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b0e:	4808      	ldr	r0, [pc, #32]	; (8000b30 <update7SEG_horizontal+0x6c>)
 8000b10:	f001 fd53 	bl	80025ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b1a:	4805      	ldr	r0, [pc, #20]	; (8000b30 <update7SEG_horizontal+0x6c>)
 8000b1c:	f001 fd4d 	bl	80025ba <HAL_GPIO_WritePin>
			break;
 8000b20:	bf00      	nop
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000134 	.word	0x20000134
 8000b30:	40010c00 	.word	0x40010c00

08000b34 <update7SEG_vertical>:

void update7SEG_vertical(int index_vertical){
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
	switch(index_vertical){
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d003      	beq.n	8000b4a <update7SEG_vertical+0x16>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d012      	beq.n	8000b6e <update7SEG_vertical+0x3a>
			display7SEG_vertical(_7SEG_buffer_vertical[1]);
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
			break;
	}
}
 8000b48:	e023      	b.n	8000b92 <update7SEG_vertical+0x5e>
			display7SEG_vertical(_7SEG_buffer_vertical[0]);
 8000b4a:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <update7SEG_vertical+0x68>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fdfa 	bl	8000748 <display7SEG_vertical>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b5a:	4811      	ldr	r0, [pc, #68]	; (8000ba0 <update7SEG_vertical+0x6c>)
 8000b5c:	f001 fd2d 	bl	80025ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000b60:	2201      	movs	r2, #1
 8000b62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b66:	480e      	ldr	r0, [pc, #56]	; (8000ba0 <update7SEG_vertical+0x6c>)
 8000b68:	f001 fd27 	bl	80025ba <HAL_GPIO_WritePin>
			break;
 8000b6c:	e011      	b.n	8000b92 <update7SEG_vertical+0x5e>
			display7SEG_vertical(_7SEG_buffer_vertical[1]);
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	; (8000b9c <update7SEG_vertical+0x68>)
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff fde8 	bl	8000748 <display7SEG_vertical>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000b78:	2201      	movs	r2, #1
 8000b7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b7e:	4808      	ldr	r0, [pc, #32]	; (8000ba0 <update7SEG_vertical+0x6c>)
 8000b80:	f001 fd1b 	bl	80025ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <update7SEG_vertical+0x6c>)
 8000b8c:	f001 fd15 	bl	80025ba <HAL_GPIO_WritePin>
			break;
 8000b90:	bf00      	nop
}
 8000b92:	bf00      	nop
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	2000013c 	.word	0x2000013c
 8000ba0:	40010c00 	.word	0x40010c00

08000ba4 <fsm_7SEG_horizontal_run>:
#include "traffic_buffer.h"

int status_7SEG_horizontal = display_countDown_horizontal;


void fsm_7SEG_horizontal_run(){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	switch(status_7SEG_horizontal){
 8000ba8:	4b44      	ldr	r3, [pc, #272]	; (8000cbc <fsm_7SEG_horizontal_run+0x118>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	3b0b      	subs	r3, #11
 8000bae:	2b03      	cmp	r3, #3
 8000bb0:	d878      	bhi.n	8000ca4 <fsm_7SEG_horizontal_run+0x100>
 8000bb2:	a201      	add	r2, pc, #4	; (adr r2, 8000bb8 <fsm_7SEG_horizontal_run+0x14>)
 8000bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb8:	08000bc9 	.word	0x08000bc9
 8000bbc:	08000bf7 	.word	0x08000bf7
 8000bc0:	08000c31 	.word	0x08000c31
 8000bc4:	08000c6b 	.word	0x08000c6b
		case display_countDown_horizontal:
			if(timer4_flag == 1)//control 2 led 7-SEG by scan led
 8000bc8:	4b3d      	ldr	r3, [pc, #244]	; (8000cc0 <fsm_7SEG_horizontal_run+0x11c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d16b      	bne.n	8000ca8 <fsm_7SEG_horizontal_run+0x104>
			{
				update7SEG_horizontal(index_horizontal++);
 8000bd0:	4b3c      	ldr	r3, [pc, #240]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	1c5a      	adds	r2, r3, #1
 8000bd6:	493b      	ldr	r1, [pc, #236]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000bd8:	600a      	str	r2, [r1, #0]
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff ff72 	bl	8000ac4 <update7SEG_horizontal>
				if(index_horizontal == 2) index_horizontal = 0;
 8000be0:	4b38      	ldr	r3, [pc, #224]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d102      	bne.n	8000bee <fsm_7SEG_horizontal_run+0x4a>
 8000be8:	4b36      	ldr	r3, [pc, #216]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
				setTimer4(200);
 8000bee:	20c8      	movs	r0, #200	; 0xc8
 8000bf0:	f000 fe88 	bl	8001904 <setTimer4>
			}
			break;
 8000bf4:	e058      	b.n	8000ca8 <fsm_7SEG_horizontal_run+0x104>
		case display_mode02:
			_7SEG_buffer_horizontal[0] = 0;
 8000bf6:	4b34      	ldr	r3, [pc, #208]	; (8000cc8 <fsm_7SEG_horizontal_run+0x124>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
			_7SEG_buffer_horizontal[1] = 2;
 8000bfc:	4b32      	ldr	r3, [pc, #200]	; (8000cc8 <fsm_7SEG_horizontal_run+0x124>)
 8000bfe:	2202      	movs	r2, #2
 8000c00:	605a      	str	r2, [r3, #4]
			if(timer4_flag == 1)//control 2 led 7-SEG by scan led
 8000c02:	4b2f      	ldr	r3, [pc, #188]	; (8000cc0 <fsm_7SEG_horizontal_run+0x11c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d150      	bne.n	8000cac <fsm_7SEG_horizontal_run+0x108>
			{
				update7SEG_horizontal(index_horizontal++);
 8000c0a:	4b2e      	ldr	r3, [pc, #184]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	492c      	ldr	r1, [pc, #176]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c12:	600a      	str	r2, [r1, #0]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ff55 	bl	8000ac4 <update7SEG_horizontal>
				if(index_horizontal == 2) index_horizontal = 0;
 8000c1a:	4b2a      	ldr	r3, [pc, #168]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	d102      	bne.n	8000c28 <fsm_7SEG_horizontal_run+0x84>
 8000c22:	4b28      	ldr	r3, [pc, #160]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
				setTimer4(200);
 8000c28:	20c8      	movs	r0, #200	; 0xc8
 8000c2a:	f000 fe6b 	bl	8001904 <setTimer4>
			}
			break;
 8000c2e:	e03d      	b.n	8000cac <fsm_7SEG_horizontal_run+0x108>
		case display_mode03:
			_7SEG_buffer_horizontal[0] = 0;
 8000c30:	4b25      	ldr	r3, [pc, #148]	; (8000cc8 <fsm_7SEG_horizontal_run+0x124>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
			_7SEG_buffer_horizontal[1] = 3;
 8000c36:	4b24      	ldr	r3, [pc, #144]	; (8000cc8 <fsm_7SEG_horizontal_run+0x124>)
 8000c38:	2203      	movs	r2, #3
 8000c3a:	605a      	str	r2, [r3, #4]
			if(timer4_flag == 1)//control 2 led 7-SEG by scan led
 8000c3c:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <fsm_7SEG_horizontal_run+0x11c>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d135      	bne.n	8000cb0 <fsm_7SEG_horizontal_run+0x10c>
			{
				update7SEG_horizontal(index_horizontal++);
 8000c44:	4b1f      	ldr	r3, [pc, #124]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	1c5a      	adds	r2, r3, #1
 8000c4a:	491e      	ldr	r1, [pc, #120]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c4c:	600a      	str	r2, [r1, #0]
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ff38 	bl	8000ac4 <update7SEG_horizontal>
				if(index_horizontal == 2) index_horizontal = 0;
 8000c54:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b02      	cmp	r3, #2
 8000c5a:	d102      	bne.n	8000c62 <fsm_7SEG_horizontal_run+0xbe>
 8000c5c:	4b19      	ldr	r3, [pc, #100]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
				setTimer4(200);
 8000c62:	20c8      	movs	r0, #200	; 0xc8
 8000c64:	f000 fe4e 	bl	8001904 <setTimer4>
			}
			break;
 8000c68:	e022      	b.n	8000cb0 <fsm_7SEG_horizontal_run+0x10c>
		case display_mode04:
			_7SEG_buffer_horizontal[0] = 0;
 8000c6a:	4b17      	ldr	r3, [pc, #92]	; (8000cc8 <fsm_7SEG_horizontal_run+0x124>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
			_7SEG_buffer_horizontal[1] = 4;
 8000c70:	4b15      	ldr	r3, [pc, #84]	; (8000cc8 <fsm_7SEG_horizontal_run+0x124>)
 8000c72:	2204      	movs	r2, #4
 8000c74:	605a      	str	r2, [r3, #4]
			if(timer4_flag == 1)//control 2 led 7-SEG by scan led
 8000c76:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <fsm_7SEG_horizontal_run+0x11c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d11a      	bne.n	8000cb4 <fsm_7SEG_horizontal_run+0x110>
			{
				update7SEG_horizontal(index_horizontal++);
 8000c7e:	4b11      	ldr	r3, [pc, #68]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	1c5a      	adds	r2, r3, #1
 8000c84:	490f      	ldr	r1, [pc, #60]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c86:	600a      	str	r2, [r1, #0]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff ff1b 	bl	8000ac4 <update7SEG_horizontal>
				if(index_horizontal == 2) index_horizontal = 0;
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d102      	bne.n	8000c9c <fsm_7SEG_horizontal_run+0xf8>
 8000c96:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <fsm_7SEG_horizontal_run+0x120>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
				setTimer4(200);
 8000c9c:	20c8      	movs	r0, #200	; 0xc8
 8000c9e:	f000 fe31 	bl	8001904 <setTimer4>
			}
			break;
 8000ca2:	e007      	b.n	8000cb4 <fsm_7SEG_horizontal_run+0x110>
		default:
			break;
 8000ca4:	bf00      	nop
 8000ca6:	e006      	b.n	8000cb6 <fsm_7SEG_horizontal_run+0x112>
			break;
 8000ca8:	bf00      	nop
 8000caa:	e004      	b.n	8000cb6 <fsm_7SEG_horizontal_run+0x112>
			break;
 8000cac:	bf00      	nop
 8000cae:	e002      	b.n	8000cb6 <fsm_7SEG_horizontal_run+0x112>
			break;
 8000cb0:	bf00      	nop
 8000cb2:	e000      	b.n	8000cb6 <fsm_7SEG_horizontal_run+0x112>
			break;
 8000cb4:	bf00      	nop
	}
}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20000034 	.word	0x20000034
 8000cc0:	200000e4 	.word	0x200000e4
 8000cc4:	200000c4 	.word	0x200000c4
 8000cc8:	20000134 	.word	0x20000134

08000ccc <fsm_7SEG_vertical_run>:

int status_7SEG_vertical = display_countDown_vertical;



void fsm_7SEG_vertical_run(){
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	switch(status_7SEG_vertical){
 8000cd0:	4b1c      	ldr	r3, [pc, #112]	; (8000d44 <fsm_7SEG_vertical_run+0x78>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b0f      	cmp	r3, #15
 8000cd6:	d002      	beq.n	8000cde <fsm_7SEG_vertical_run+0x12>
 8000cd8:	2b10      	cmp	r3, #16
 8000cda:	d017      	beq.n	8000d0c <fsm_7SEG_vertical_run+0x40>
				if(index_vertical == 2) index_vertical = 0;
				setTimer6(200);
			}
			break;
		default:
			break;
 8000cdc:	e030      	b.n	8000d40 <fsm_7SEG_vertical_run+0x74>
			if(timer6_flag == 1)//control 2 led 7-SEG
 8000cde:	4b1a      	ldr	r3, [pc, #104]	; (8000d48 <fsm_7SEG_vertical_run+0x7c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d129      	bne.n	8000d3a <fsm_7SEG_vertical_run+0x6e>
				update7SEG_vertical(index_vertical++);
 8000ce6:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	4917      	ldr	r1, [pc, #92]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000cee:	600a      	str	r2, [r1, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff1f 	bl	8000b34 <update7SEG_vertical>
				if(index_vertical == 2) index_vertical = 0;
 8000cf6:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d102      	bne.n	8000d04 <fsm_7SEG_vertical_run+0x38>
 8000cfe:	4b13      	ldr	r3, [pc, #76]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
				setTimer6(200);
 8000d04:	20c8      	movs	r0, #200	; 0xc8
 8000d06:	f000 fe31 	bl	800196c <setTimer6>
			break;
 8000d0a:	e016      	b.n	8000d3a <fsm_7SEG_vertical_run+0x6e>
			if(timer6_flag == 1)//control 2 led 7-SEG
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <fsm_7SEG_vertical_run+0x7c>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d114      	bne.n	8000d3e <fsm_7SEG_vertical_run+0x72>
				update7SEG_vertical(index_vertical++);
 8000d14:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	1c5a      	adds	r2, r3, #1
 8000d1a:	490c      	ldr	r1, [pc, #48]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000d1c:	600a      	str	r2, [r1, #0]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff ff08 	bl	8000b34 <update7SEG_vertical>
				if(index_vertical == 2) index_vertical = 0;
 8000d24:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d102      	bne.n	8000d32 <fsm_7SEG_vertical_run+0x66>
 8000d2c:	4b07      	ldr	r3, [pc, #28]	; (8000d4c <fsm_7SEG_vertical_run+0x80>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
				setTimer6(200);
 8000d32:	20c8      	movs	r0, #200	; 0xc8
 8000d34:	f000 fe1a 	bl	800196c <setTimer6>
			break;
 8000d38:	e001      	b.n	8000d3e <fsm_7SEG_vertical_run+0x72>
			break;
 8000d3a:	bf00      	nop
 8000d3c:	e000      	b.n	8000d40 <fsm_7SEG_vertical_run+0x74>
			break;
 8000d3e:	bf00      	nop
	}
}
 8000d40:	bf00      	nop
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	20000038 	.word	0x20000038
 8000d48:	200000f4 	.word	0x200000f4
 8000d4c:	200000c8 	.word	0x200000c8

08000d50 <fsm_system_run>:
#include "control_7SEG.h"
#include "traffic_buffer.h"
#include "fsm_traffic_blink.h"


void fsm_system_run(){
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
	switch(status_system){
 8000d54:	4b8c      	ldr	r3, [pc, #560]	; (8000f88 <fsm_system_run+0x238>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b04      	cmp	r3, #4
 8000d5a:	f200 8113 	bhi.w	8000f84 <fsm_system_run+0x234>
 8000d5e:	a201      	add	r2, pc, #4	; (adr r2, 8000d64 <fsm_system_run+0x14>)
 8000d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d64:	08000d79 	.word	0x08000d79
 8000d68:	08000d81 	.word	0x08000d81
 8000d6c:	08000dad 	.word	0x08000dad
 8000d70:	08000e43 	.word	0x08000e43
 8000d74:	08000ed7 	.word	0x08000ed7
		case INIT:
			status_system = MODE1;
 8000d78:	4b83      	ldr	r3, [pc, #524]	; (8000f88 <fsm_system_run+0x238>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	601a      	str	r2, [r3, #0]
			break;
 8000d7e:	e101      	b.n	8000f84 <fsm_system_run+0x234>
		case MODE1:
			status_traffic_horizontal = display_traffic_horizontal;
 8000d80:	4b82      	ldr	r3, [pc, #520]	; (8000f8c <fsm_system_run+0x23c>)
 8000d82:	2205      	movs	r2, #5
 8000d84:	601a      	str	r2, [r3, #0]
			status_traffic_vertical = display_traffic_vertical;
 8000d86:	4b82      	ldr	r3, [pc, #520]	; (8000f90 <fsm_system_run+0x240>)
 8000d88:	2209      	movs	r2, #9
 8000d8a:	601a      	str	r2, [r3, #0]
			status_7SEG_horizontal = display_countDown_horizontal;
 8000d8c:	4b81      	ldr	r3, [pc, #516]	; (8000f94 <fsm_system_run+0x244>)
 8000d8e:	220b      	movs	r2, #11
 8000d90:	601a      	str	r2, [r3, #0]
			status_7SEG_vertical = display_countDown_vertical;
 8000d92:	4b81      	ldr	r3, [pc, #516]	; (8000f98 <fsm_system_run+0x248>)
 8000d94:	220f      	movs	r2, #15
 8000d96:	601a      	str	r2, [r3, #0]
			if(isButton_BUT1_Pressed() == 1){
 8000d98:	f7ff f9d8 	bl	800014c <isButton_BUT1_Pressed>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	f040 80e9 	bne.w	8000f76 <fsm_system_run+0x226>
				status_system = MODE2;
 8000da4:	4b78      	ldr	r3, [pc, #480]	; (8000f88 <fsm_system_run+0x238>)
 8000da6:	2202      	movs	r2, #2
 8000da8:	601a      	str	r2, [r3, #0]
			}
			break;
 8000daa:	e0e4      	b.n	8000f76 <fsm_system_run+0x226>
		case MODE2:
			status_traffic_horizontal = modifying_led_red_horizontal;
 8000dac:	4b77      	ldr	r3, [pc, #476]	; (8000f8c <fsm_system_run+0x23c>)
 8000dae:	2206      	movs	r2, #6
 8000db0:	601a      	str	r2, [r3, #0]
			status_traffic_vertical = modifying_led_red_vertical;
 8000db2:	4b77      	ldr	r3, [pc, #476]	; (8000f90 <fsm_system_run+0x240>)
 8000db4:	221e      	movs	r2, #30
 8000db6:	601a      	str	r2, [r3, #0]
			status_7SEG_horizontal = display_mode02;
 8000db8:	4b76      	ldr	r3, [pc, #472]	; (8000f94 <fsm_system_run+0x244>)
 8000dba:	220c      	movs	r2, #12
 8000dbc:	601a      	str	r2, [r3, #0]
			status_7SEG_vertical = display_time_value;
 8000dbe:	4b76      	ldr	r3, [pc, #472]	; (8000f98 <fsm_system_run+0x248>)
 8000dc0:	2210      	movs	r2, #16
 8000dc2:	601a      	str	r2, [r3, #0]

			if(isButton_BUT2_Pressed() == 1){
 8000dc4:	f7ff f9d4 	bl	8000170 <isButton_BUT2_Pressed>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d109      	bne.n	8000de2 <fsm_system_run+0x92>
				time_red_horizontal++;
 8000dce:	4b73      	ldr	r3, [pc, #460]	; (8000f9c <fsm_system_run+0x24c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	4a71      	ldr	r2, [pc, #452]	; (8000f9c <fsm_system_run+0x24c>)
 8000dd6:	6013      	str	r3, [r2, #0]
				time_red_vertical++;
 8000dd8:	4b71      	ldr	r3, [pc, #452]	; (8000fa0 <fsm_system_run+0x250>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	4a70      	ldr	r2, [pc, #448]	; (8000fa0 <fsm_system_run+0x250>)
 8000de0:	6013      	str	r3, [r2, #0]
			}
			_7SEG_buffer_vertical[0] = time_red_vertical/10;
 8000de2:	4b6f      	ldr	r3, [pc, #444]	; (8000fa0 <fsm_system_run+0x250>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a6f      	ldr	r2, [pc, #444]	; (8000fa4 <fsm_system_run+0x254>)
 8000de8:	fb82 1203 	smull	r1, r2, r2, r3
 8000dec:	1092      	asrs	r2, r2, #2
 8000dee:	17db      	asrs	r3, r3, #31
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	4a6d      	ldr	r2, [pc, #436]	; (8000fa8 <fsm_system_run+0x258>)
 8000df4:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_vertical[1] = time_red_vertical%10;
 8000df6:	4b6a      	ldr	r3, [pc, #424]	; (8000fa0 <fsm_system_run+0x250>)
 8000df8:	6819      	ldr	r1, [r3, #0]
 8000dfa:	4b6a      	ldr	r3, [pc, #424]	; (8000fa4 <fsm_system_run+0x254>)
 8000dfc:	fb83 2301 	smull	r2, r3, r3, r1
 8000e00:	109a      	asrs	r2, r3, #2
 8000e02:	17cb      	asrs	r3, r1, #31
 8000e04:	1ad2      	subs	r2, r2, r3
 8000e06:	4613      	mov	r3, r2
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	4413      	add	r3, r2
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	1aca      	subs	r2, r1, r3
 8000e10:	4b65      	ldr	r3, [pc, #404]	; (8000fa8 <fsm_system_run+0x258>)
 8000e12:	605a      	str	r2, [r3, #4]

			if(isButton_BUT3_Pressed() == 1){
 8000e14:	f7ff f9be 	bl	8000194 <isButton_BUT3_Pressed>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d107      	bne.n	8000e2e <fsm_system_run+0xde>
				time_red_horizontal_temp= time_red_horizontal;
 8000e1e:	4b5f      	ldr	r3, [pc, #380]	; (8000f9c <fsm_system_run+0x24c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a62      	ldr	r2, [pc, #392]	; (8000fac <fsm_system_run+0x25c>)
 8000e24:	6013      	str	r3, [r2, #0]
				time_red_vertical_temp= time_red_vertical;
 8000e26:	4b5e      	ldr	r3, [pc, #376]	; (8000fa0 <fsm_system_run+0x250>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a61      	ldr	r2, [pc, #388]	; (8000fb0 <fsm_system_run+0x260>)
 8000e2c:	6013      	str	r3, [r2, #0]
			}

			if(isButton_BUT1_Pressed() == 1){
 8000e2e:	f7ff f98d 	bl	800014c <isButton_BUT1_Pressed>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	f040 80a0 	bne.w	8000f7a <fsm_system_run+0x22a>
				status_system = MODE3;
 8000e3a:	4b53      	ldr	r3, [pc, #332]	; (8000f88 <fsm_system_run+0x238>)
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000e40:	e09b      	b.n	8000f7a <fsm_system_run+0x22a>
		case MODE3:
			status_traffic_horizontal = modifying_led_yellow_horizontal;
 8000e42:	4b52      	ldr	r3, [pc, #328]	; (8000f8c <fsm_system_run+0x23c>)
 8000e44:	2208      	movs	r2, #8
 8000e46:	601a      	str	r2, [r3, #0]
			status_traffic_vertical = modifying_led_yellow_vertical;
 8000e48:	4b51      	ldr	r3, [pc, #324]	; (8000f90 <fsm_system_run+0x240>)
 8000e4a:	2220      	movs	r2, #32
 8000e4c:	601a      	str	r2, [r3, #0]
			status_7SEG_horizontal = display_mode03;
 8000e4e:	4b51      	ldr	r3, [pc, #324]	; (8000f94 <fsm_system_run+0x244>)
 8000e50:	220d      	movs	r2, #13
 8000e52:	601a      	str	r2, [r3, #0]
			status_7SEG_vertical = display_time_value;
 8000e54:	4b50      	ldr	r3, [pc, #320]	; (8000f98 <fsm_system_run+0x248>)
 8000e56:	2210      	movs	r2, #16
 8000e58:	601a      	str	r2, [r3, #0]


			if(isButton_BUT2_Pressed() == 1){
 8000e5a:	f7ff f989 	bl	8000170 <isButton_BUT2_Pressed>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d109      	bne.n	8000e78 <fsm_system_run+0x128>
				time_yellow_horizontal++;
 8000e64:	4b53      	ldr	r3, [pc, #332]	; (8000fb4 <fsm_system_run+0x264>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	4a52      	ldr	r2, [pc, #328]	; (8000fb4 <fsm_system_run+0x264>)
 8000e6c:	6013      	str	r3, [r2, #0]
				time_yellow_vertical++;
 8000e6e:	4b52      	ldr	r3, [pc, #328]	; (8000fb8 <fsm_system_run+0x268>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	3301      	adds	r3, #1
 8000e74:	4a50      	ldr	r2, [pc, #320]	; (8000fb8 <fsm_system_run+0x268>)
 8000e76:	6013      	str	r3, [r2, #0]
			}

			_7SEG_buffer_vertical[0] = time_yellow_vertical/10;
 8000e78:	4b4f      	ldr	r3, [pc, #316]	; (8000fb8 <fsm_system_run+0x268>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a49      	ldr	r2, [pc, #292]	; (8000fa4 <fsm_system_run+0x254>)
 8000e7e:	fb82 1203 	smull	r1, r2, r2, r3
 8000e82:	1092      	asrs	r2, r2, #2
 8000e84:	17db      	asrs	r3, r3, #31
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	4a47      	ldr	r2, [pc, #284]	; (8000fa8 <fsm_system_run+0x258>)
 8000e8a:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_vertical[1] = time_yellow_vertical%10;
 8000e8c:	4b4a      	ldr	r3, [pc, #296]	; (8000fb8 <fsm_system_run+0x268>)
 8000e8e:	6819      	ldr	r1, [r3, #0]
 8000e90:	4b44      	ldr	r3, [pc, #272]	; (8000fa4 <fsm_system_run+0x254>)
 8000e92:	fb83 2301 	smull	r2, r3, r3, r1
 8000e96:	109a      	asrs	r2, r3, #2
 8000e98:	17cb      	asrs	r3, r1, #31
 8000e9a:	1ad2      	subs	r2, r2, r3
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	4413      	add	r3, r2
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	1aca      	subs	r2, r1, r3
 8000ea6:	4b40      	ldr	r3, [pc, #256]	; (8000fa8 <fsm_system_run+0x258>)
 8000ea8:	605a      	str	r2, [r3, #4]

			if(isButton_BUT3_Pressed() == 1){
 8000eaa:	f7ff f973 	bl	8000194 <isButton_BUT3_Pressed>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d107      	bne.n	8000ec4 <fsm_system_run+0x174>
				time_yellow_horizontal_temp= time_yellow_horizontal;
 8000eb4:	4b3f      	ldr	r3, [pc, #252]	; (8000fb4 <fsm_system_run+0x264>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a40      	ldr	r2, [pc, #256]	; (8000fbc <fsm_system_run+0x26c>)
 8000eba:	6013      	str	r3, [r2, #0]
				time_yellow_vertical_temp= time_yellow_vertical;
 8000ebc:	4b3e      	ldr	r3, [pc, #248]	; (8000fb8 <fsm_system_run+0x268>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a3f      	ldr	r2, [pc, #252]	; (8000fc0 <fsm_system_run+0x270>)
 8000ec2:	6013      	str	r3, [r2, #0]
			}

			if(isButton_BUT1_Pressed() == 1){
 8000ec4:	f7ff f942 	bl	800014c <isButton_BUT1_Pressed>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d157      	bne.n	8000f7e <fsm_system_run+0x22e>
				status_system = MODE4;
 8000ece:	4b2e      	ldr	r3, [pc, #184]	; (8000f88 <fsm_system_run+0x238>)
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	601a      	str	r2, [r3, #0]
			}
			break;
 8000ed4:	e053      	b.n	8000f7e <fsm_system_run+0x22e>
		case MODE4:
			status_traffic_horizontal = modifying_led_green_horizontal;
 8000ed6:	4b2d      	ldr	r3, [pc, #180]	; (8000f8c <fsm_system_run+0x23c>)
 8000ed8:	2207      	movs	r2, #7
 8000eda:	601a      	str	r2, [r3, #0]
			status_traffic_vertical = modifying_led_green_vertical;
 8000edc:	4b2c      	ldr	r3, [pc, #176]	; (8000f90 <fsm_system_run+0x240>)
 8000ede:	221f      	movs	r2, #31
 8000ee0:	601a      	str	r2, [r3, #0]
			status_7SEG_horizontal = display_mode04;
 8000ee2:	4b2c      	ldr	r3, [pc, #176]	; (8000f94 <fsm_system_run+0x244>)
 8000ee4:	220e      	movs	r2, #14
 8000ee6:	601a      	str	r2, [r3, #0]
			status_7SEG_vertical = display_time_value;
 8000ee8:	4b2b      	ldr	r3, [pc, #172]	; (8000f98 <fsm_system_run+0x248>)
 8000eea:	2210      	movs	r2, #16
 8000eec:	601a      	str	r2, [r3, #0]

			if(isButton_BUT2_Pressed() == 1){
 8000eee:	f7ff f93f 	bl	8000170 <isButton_BUT2_Pressed>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d109      	bne.n	8000f0c <fsm_system_run+0x1bc>
				time_green_horizontal++;
 8000ef8:	4b32      	ldr	r3, [pc, #200]	; (8000fc4 <fsm_system_run+0x274>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	3301      	adds	r3, #1
 8000efe:	4a31      	ldr	r2, [pc, #196]	; (8000fc4 <fsm_system_run+0x274>)
 8000f00:	6013      	str	r3, [r2, #0]
				time_green_vertical++;
 8000f02:	4b31      	ldr	r3, [pc, #196]	; (8000fc8 <fsm_system_run+0x278>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	4a2f      	ldr	r2, [pc, #188]	; (8000fc8 <fsm_system_run+0x278>)
 8000f0a:	6013      	str	r3, [r2, #0]
			}
			_7SEG_buffer_vertical[0] = time_green_vertical/10;
 8000f0c:	4b2e      	ldr	r3, [pc, #184]	; (8000fc8 <fsm_system_run+0x278>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a24      	ldr	r2, [pc, #144]	; (8000fa4 <fsm_system_run+0x254>)
 8000f12:	fb82 1203 	smull	r1, r2, r2, r3
 8000f16:	1092      	asrs	r2, r2, #2
 8000f18:	17db      	asrs	r3, r3, #31
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	4a22      	ldr	r2, [pc, #136]	; (8000fa8 <fsm_system_run+0x258>)
 8000f1e:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_vertical[1] = time_green_vertical%10;
 8000f20:	4b29      	ldr	r3, [pc, #164]	; (8000fc8 <fsm_system_run+0x278>)
 8000f22:	6819      	ldr	r1, [r3, #0]
 8000f24:	4b1f      	ldr	r3, [pc, #124]	; (8000fa4 <fsm_system_run+0x254>)
 8000f26:	fb83 2301 	smull	r2, r3, r3, r1
 8000f2a:	109a      	asrs	r2, r3, #2
 8000f2c:	17cb      	asrs	r3, r1, #31
 8000f2e:	1ad2      	subs	r2, r2, r3
 8000f30:	4613      	mov	r3, r2
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	4413      	add	r3, r2
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	1aca      	subs	r2, r1, r3
 8000f3a:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <fsm_system_run+0x258>)
 8000f3c:	605a      	str	r2, [r3, #4]

			if(isButton_BUT3_Pressed() == 1){
 8000f3e:	f7ff f929 	bl	8000194 <isButton_BUT3_Pressed>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d107      	bne.n	8000f58 <fsm_system_run+0x208>
				time_green_horizontal_temp= time_green_horizontal;
 8000f48:	4b1e      	ldr	r3, [pc, #120]	; (8000fc4 <fsm_system_run+0x274>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a1f      	ldr	r2, [pc, #124]	; (8000fcc <fsm_system_run+0x27c>)
 8000f4e:	6013      	str	r3, [r2, #0]
				time_green_vertical_temp= time_green_vertical;
 8000f50:	4b1d      	ldr	r3, [pc, #116]	; (8000fc8 <fsm_system_run+0x278>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a1e      	ldr	r2, [pc, #120]	; (8000fd0 <fsm_system_run+0x280>)
 8000f56:	6013      	str	r3, [r2, #0]
			}

			if(isButton_BUT1_Pressed() == 1){
 8000f58:	f7ff f8f8 	bl	800014c <isButton_BUT1_Pressed>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d10f      	bne.n	8000f82 <fsm_system_run+0x232>
				status_traffic_blink_horizontal = init_horizontal;
 8000f62:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <fsm_system_run+0x284>)
 8000f64:	2213      	movs	r2, #19
 8000f66:	601a      	str	r2, [r3, #0]
				status_traffic_blink_vertical = init_vertical;
 8000f68:	4b1b      	ldr	r3, [pc, #108]	; (8000fd8 <fsm_system_run+0x288>)
 8000f6a:	2217      	movs	r2, #23
 8000f6c:	601a      	str	r2, [r3, #0]
				status_system = INIT;
 8000f6e:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <fsm_system_run+0x238>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
			}
			break;
 8000f74:	e005      	b.n	8000f82 <fsm_system_run+0x232>
			break;
 8000f76:	bf00      	nop
 8000f78:	e004      	b.n	8000f84 <fsm_system_run+0x234>
			break;
 8000f7a:	bf00      	nop
 8000f7c:	e002      	b.n	8000f84 <fsm_system_run+0x234>
			break;
 8000f7e:	bf00      	nop
 8000f80:	e000      	b.n	8000f84 <fsm_system_run+0x234>
			break;
 8000f82:	bf00      	nop
	}
}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200000c0 	.word	0x200000c0
 8000f8c:	20000044 	.word	0x20000044
 8000f90:	20000048 	.word	0x20000048
 8000f94:	20000034 	.word	0x20000034
 8000f98:	20000038 	.word	0x20000038
 8000f9c:	2000004c 	.word	0x2000004c
 8000fa0:	2000006c 	.word	0x2000006c
 8000fa4:	66666667 	.word	0x66666667
 8000fa8:	2000013c 	.word	0x2000013c
 8000fac:	20000058 	.word	0x20000058
 8000fb0:	20000078 	.word	0x20000078
 8000fb4:	20000054 	.word	0x20000054
 8000fb8:	20000068 	.word	0x20000068
 8000fbc:	20000060 	.word	0x20000060
 8000fc0:	20000074 	.word	0x20000074
 8000fc4:	20000050 	.word	0x20000050
 8000fc8:	20000064 	.word	0x20000064
 8000fcc:	2000005c 	.word	0x2000005c
 8000fd0:	20000070 	.word	0x20000070
 8000fd4:	2000003c 	.word	0x2000003c
 8000fd8:	20000040 	.word	0x20000040

08000fdc <fsm_traffic_blink_horizontal_run>:

int status_traffic_blink_horizontal = init_horizontal;
int status_traffic_blink_vertical = init_vertical;


void fsm_traffic_blink_horizontal_run(){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	switch(status_traffic_blink_horizontal){
 8000fe0:	4b85      	ldr	r3, [pc, #532]	; (80011f8 <fsm_traffic_blink_horizontal_run+0x21c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	3b13      	subs	r3, #19
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	f200 80fd 	bhi.w	80011e6 <fsm_traffic_blink_horizontal_run+0x20a>
 8000fec:	a201      	add	r2, pc, #4	; (adr r2, 8000ff4 <fsm_traffic_blink_horizontal_run+0x18>)
 8000fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff2:	bf00      	nop
 8000ff4:	08001005 	.word	0x08001005
 8000ff8:	0800102f 	.word	0x0800102f
 8000ffc:	080010c3 	.word	0x080010c3
 8001000:	08001155 	.word	0x08001155
		case init_horizontal:
			status_traffic_blink_horizontal = red_horizontal;
 8001004:	4b7c      	ldr	r3, [pc, #496]	; (80011f8 <fsm_traffic_blink_horizontal_run+0x21c>)
 8001006:	2214      	movs	r2, #20
 8001008:	601a      	str	r2, [r3, #0]
			traffic_buffer_horizontal[0] = time_red_horizontal*1000;
 800100a:	4b7c      	ldr	r3, [pc, #496]	; (80011fc <fsm_traffic_blink_horizontal_run+0x220>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001012:	fb02 f303 	mul.w	r3, r2, r3
 8001016:	4a7a      	ldr	r2, [pc, #488]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 8001018:	6013      	str	r3, [r2, #0]
			setTimer1(traffic_buffer_horizontal[0]);//led red will turn on in traffic_buffer_horizontal[0]/1000 verticals
 800101a:	4b79      	ldr	r3, [pc, #484]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f000 fc22 	bl	8001868 <setTimer1>
			setTimer3(1000);// count down as a clock
 8001024:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001028:	f000 fc52 	bl	80018d0 <setTimer3>
			break;
 800102c:	e0e2      	b.n	80011f4 <fsm_traffic_blink_horizontal_run+0x218>
		case red_horizontal:
			setRed_horizontal();
 800102e:	f000 fe61 	bl	8001cf4 <setRed_horizontal>
			//update _7SEG_buffer_horizontal
			_7SEG_buffer_horizontal[0] = time_red_horizontal_temp/10;
 8001032:	4b74      	ldr	r3, [pc, #464]	; (8001204 <fsm_traffic_blink_horizontal_run+0x228>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a74      	ldr	r2, [pc, #464]	; (8001208 <fsm_traffic_blink_horizontal_run+0x22c>)
 8001038:	fb82 1203 	smull	r1, r2, r2, r3
 800103c:	1092      	asrs	r2, r2, #2
 800103e:	17db      	asrs	r3, r3, #31
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	4a72      	ldr	r2, [pc, #456]	; (800120c <fsm_traffic_blink_horizontal_run+0x230>)
 8001044:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_horizontal[1] = time_red_horizontal_temp%10;
 8001046:	4b6f      	ldr	r3, [pc, #444]	; (8001204 <fsm_traffic_blink_horizontal_run+0x228>)
 8001048:	6819      	ldr	r1, [r3, #0]
 800104a:	4b6f      	ldr	r3, [pc, #444]	; (8001208 <fsm_traffic_blink_horizontal_run+0x22c>)
 800104c:	fb83 2301 	smull	r2, r3, r3, r1
 8001050:	109a      	asrs	r2, r3, #2
 8001052:	17cb      	asrs	r3, r1, #31
 8001054:	1ad2      	subs	r2, r2, r3
 8001056:	4613      	mov	r3, r2
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	4413      	add	r3, r2
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	1aca      	subs	r2, r1, r3
 8001060:	4b6a      	ldr	r3, [pc, #424]	; (800120c <fsm_traffic_blink_horizontal_run+0x230>)
 8001062:	605a      	str	r2, [r3, #4]

			if(timer3_flag == 1){
 8001064:	4b6a      	ldr	r3, [pc, #424]	; (8001210 <fsm_traffic_blink_horizontal_run+0x234>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d110      	bne.n	800108e <fsm_traffic_blink_horizontal_run+0xb2>
				time_red_horizontal_temp--;
 800106c:	4b65      	ldr	r3, [pc, #404]	; (8001204 <fsm_traffic_blink_horizontal_run+0x228>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	3b01      	subs	r3, #1
 8001072:	4a64      	ldr	r2, [pc, #400]	; (8001204 <fsm_traffic_blink_horizontal_run+0x228>)
 8001074:	6013      	str	r3, [r2, #0]
				if(time_red_horizontal_temp == 0){
 8001076:	4b63      	ldr	r3, [pc, #396]	; (8001204 <fsm_traffic_blink_horizontal_run+0x228>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d103      	bne.n	8001086 <fsm_traffic_blink_horizontal_run+0xaa>
					time_red_horizontal_temp = time_red_horizontal;
 800107e:	4b5f      	ldr	r3, [pc, #380]	; (80011fc <fsm_traffic_blink_horizontal_run+0x220>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a60      	ldr	r2, [pc, #384]	; (8001204 <fsm_traffic_blink_horizontal_run+0x228>)
 8001084:	6013      	str	r3, [r2, #0]
				}
				setTimer3(1000);
 8001086:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800108a:	f000 fc21 	bl	80018d0 <setTimer3>
			}

			if(timer1_flag == 1){
 800108e:	4b61      	ldr	r3, [pc, #388]	; (8001214 <fsm_traffic_blink_horizontal_run+0x238>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b01      	cmp	r3, #1
 8001094:	f040 80a9 	bne.w	80011ea <fsm_traffic_blink_horizontal_run+0x20e>
				status_traffic_blink_horizontal = green_horizontal;
 8001098:	4b57      	ldr	r3, [pc, #348]	; (80011f8 <fsm_traffic_blink_horizontal_run+0x21c>)
 800109a:	2215      	movs	r2, #21
 800109c:	601a      	str	r2, [r3, #0]
				traffic_buffer_horizontal[1] = time_green_horizontal*1000;
 800109e:	4b5e      	ldr	r3, [pc, #376]	; (8001218 <fsm_traffic_blink_horizontal_run+0x23c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010a6:	fb02 f303 	mul.w	r3, r2, r3
 80010aa:	4a55      	ldr	r2, [pc, #340]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 80010ac:	6053      	str	r3, [r2, #4]
				setTimer1(traffic_buffer_horizontal[1]);
 80010ae:	4b54      	ldr	r3, [pc, #336]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 fbd8 	bl	8001868 <setTimer1>
				setTimer3(1000);
 80010b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010bc:	f000 fc08 	bl	80018d0 <setTimer3>
			}
			break;
 80010c0:	e093      	b.n	80011ea <fsm_traffic_blink_horizontal_run+0x20e>
		case green_horizontal:
			setGreen_horizontal();
 80010c2:	f000 fe2d 	bl	8001d20 <setGreen_horizontal>
			//update _7SEG_buffer_horizontal
			_7SEG_buffer_horizontal[0] = time_green_horizontal_temp/10;
 80010c6:	4b55      	ldr	r3, [pc, #340]	; (800121c <fsm_traffic_blink_horizontal_run+0x240>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a4f      	ldr	r2, [pc, #316]	; (8001208 <fsm_traffic_blink_horizontal_run+0x22c>)
 80010cc:	fb82 1203 	smull	r1, r2, r2, r3
 80010d0:	1092      	asrs	r2, r2, #2
 80010d2:	17db      	asrs	r3, r3, #31
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	4a4d      	ldr	r2, [pc, #308]	; (800120c <fsm_traffic_blink_horizontal_run+0x230>)
 80010d8:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_horizontal[1] = time_green_horizontal_temp%10;
 80010da:	4b50      	ldr	r3, [pc, #320]	; (800121c <fsm_traffic_blink_horizontal_run+0x240>)
 80010dc:	6819      	ldr	r1, [r3, #0]
 80010de:	4b4a      	ldr	r3, [pc, #296]	; (8001208 <fsm_traffic_blink_horizontal_run+0x22c>)
 80010e0:	fb83 2301 	smull	r2, r3, r3, r1
 80010e4:	109a      	asrs	r2, r3, #2
 80010e6:	17cb      	asrs	r3, r1, #31
 80010e8:	1ad2      	subs	r2, r2, r3
 80010ea:	4613      	mov	r3, r2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	4413      	add	r3, r2
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	1aca      	subs	r2, r1, r3
 80010f4:	4b45      	ldr	r3, [pc, #276]	; (800120c <fsm_traffic_blink_horizontal_run+0x230>)
 80010f6:	605a      	str	r2, [r3, #4]

			if(timer3_flag == 1){
 80010f8:	4b45      	ldr	r3, [pc, #276]	; (8001210 <fsm_traffic_blink_horizontal_run+0x234>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d110      	bne.n	8001122 <fsm_traffic_blink_horizontal_run+0x146>
				time_green_horizontal_temp--;
 8001100:	4b46      	ldr	r3, [pc, #280]	; (800121c <fsm_traffic_blink_horizontal_run+0x240>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	3b01      	subs	r3, #1
 8001106:	4a45      	ldr	r2, [pc, #276]	; (800121c <fsm_traffic_blink_horizontal_run+0x240>)
 8001108:	6013      	str	r3, [r2, #0]
				if(time_green_horizontal_temp == 0){
 800110a:	4b44      	ldr	r3, [pc, #272]	; (800121c <fsm_traffic_blink_horizontal_run+0x240>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d103      	bne.n	800111a <fsm_traffic_blink_horizontal_run+0x13e>
					time_green_horizontal_temp = time_green_horizontal;
 8001112:	4b41      	ldr	r3, [pc, #260]	; (8001218 <fsm_traffic_blink_horizontal_run+0x23c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a41      	ldr	r2, [pc, #260]	; (800121c <fsm_traffic_blink_horizontal_run+0x240>)
 8001118:	6013      	str	r3, [r2, #0]
				}
				setTimer3(1000);
 800111a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800111e:	f000 fbd7 	bl	80018d0 <setTimer3>
			}

			if(timer1_flag == 1){
 8001122:	4b3c      	ldr	r3, [pc, #240]	; (8001214 <fsm_traffic_blink_horizontal_run+0x238>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d161      	bne.n	80011ee <fsm_traffic_blink_horizontal_run+0x212>
				status_traffic_blink_horizontal = yellow_horizontal;
 800112a:	4b33      	ldr	r3, [pc, #204]	; (80011f8 <fsm_traffic_blink_horizontal_run+0x21c>)
 800112c:	2216      	movs	r2, #22
 800112e:	601a      	str	r2, [r3, #0]
				traffic_buffer_horizontal[2] = time_yellow_horizontal*1000;
 8001130:	4b3b      	ldr	r3, [pc, #236]	; (8001220 <fsm_traffic_blink_horizontal_run+0x244>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001138:	fb02 f303 	mul.w	r3, r2, r3
 800113c:	4a30      	ldr	r2, [pc, #192]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 800113e:	6093      	str	r3, [r2, #8]
				setTimer1(traffic_buffer_horizontal[2]);
 8001140:	4b2f      	ldr	r3, [pc, #188]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	4618      	mov	r0, r3
 8001146:	f000 fb8f 	bl	8001868 <setTimer1>
				setTimer3(1000);
 800114a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800114e:	f000 fbbf 	bl	80018d0 <setTimer3>
			}
			break;
 8001152:	e04c      	b.n	80011ee <fsm_traffic_blink_horizontal_run+0x212>
		case yellow_horizontal:
			setYellow_horizontal();
 8001154:	f000 fdfa 	bl	8001d4c <setYellow_horizontal>
			//update _7SEG_buffer_horizontal
			_7SEG_buffer_horizontal[0] = time_yellow_horizontal_temp/10;
 8001158:	4b32      	ldr	r3, [pc, #200]	; (8001224 <fsm_traffic_blink_horizontal_run+0x248>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a2a      	ldr	r2, [pc, #168]	; (8001208 <fsm_traffic_blink_horizontal_run+0x22c>)
 800115e:	fb82 1203 	smull	r1, r2, r2, r3
 8001162:	1092      	asrs	r2, r2, #2
 8001164:	17db      	asrs	r3, r3, #31
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	4a28      	ldr	r2, [pc, #160]	; (800120c <fsm_traffic_blink_horizontal_run+0x230>)
 800116a:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_horizontal[1] = time_yellow_horizontal_temp%10;
 800116c:	4b2d      	ldr	r3, [pc, #180]	; (8001224 <fsm_traffic_blink_horizontal_run+0x248>)
 800116e:	6819      	ldr	r1, [r3, #0]
 8001170:	4b25      	ldr	r3, [pc, #148]	; (8001208 <fsm_traffic_blink_horizontal_run+0x22c>)
 8001172:	fb83 2301 	smull	r2, r3, r3, r1
 8001176:	109a      	asrs	r2, r3, #2
 8001178:	17cb      	asrs	r3, r1, #31
 800117a:	1ad2      	subs	r2, r2, r3
 800117c:	4613      	mov	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	4413      	add	r3, r2
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	1aca      	subs	r2, r1, r3
 8001186:	4b21      	ldr	r3, [pc, #132]	; (800120c <fsm_traffic_blink_horizontal_run+0x230>)
 8001188:	605a      	str	r2, [r3, #4]

			if(timer3_flag == 1){
 800118a:	4b21      	ldr	r3, [pc, #132]	; (8001210 <fsm_traffic_blink_horizontal_run+0x234>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d110      	bne.n	80011b4 <fsm_traffic_blink_horizontal_run+0x1d8>
				time_yellow_horizontal_temp--;
 8001192:	4b24      	ldr	r3, [pc, #144]	; (8001224 <fsm_traffic_blink_horizontal_run+0x248>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	3b01      	subs	r3, #1
 8001198:	4a22      	ldr	r2, [pc, #136]	; (8001224 <fsm_traffic_blink_horizontal_run+0x248>)
 800119a:	6013      	str	r3, [r2, #0]
				if(time_yellow_horizontal_temp == 0){
 800119c:	4b21      	ldr	r3, [pc, #132]	; (8001224 <fsm_traffic_blink_horizontal_run+0x248>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d103      	bne.n	80011ac <fsm_traffic_blink_horizontal_run+0x1d0>
					time_yellow_horizontal_temp = time_yellow_horizontal;
 80011a4:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <fsm_traffic_blink_horizontal_run+0x244>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a1e      	ldr	r2, [pc, #120]	; (8001224 <fsm_traffic_blink_horizontal_run+0x248>)
 80011aa:	6013      	str	r3, [r2, #0]
				}
				setTimer3(1000);
 80011ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011b0:	f000 fb8e 	bl	80018d0 <setTimer3>
			}

			if(timer1_flag == 1){
 80011b4:	4b17      	ldr	r3, [pc, #92]	; (8001214 <fsm_traffic_blink_horizontal_run+0x238>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d11a      	bne.n	80011f2 <fsm_traffic_blink_horizontal_run+0x216>
				status_traffic_blink_horizontal = red_horizontal;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <fsm_traffic_blink_horizontal_run+0x21c>)
 80011be:	2214      	movs	r2, #20
 80011c0:	601a      	str	r2, [r3, #0]
				traffic_buffer_horizontal[0] = time_red_horizontal*1000;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <fsm_traffic_blink_horizontal_run+0x220>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011ca:	fb02 f303 	mul.w	r3, r2, r3
 80011ce:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 80011d0:	6013      	str	r3, [r2, #0]
				setTimer1(traffic_buffer_horizontal[0]);
 80011d2:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <fsm_traffic_blink_horizontal_run+0x224>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 fb46 	bl	8001868 <setTimer1>
				setTimer3(1000);
 80011dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011e0:	f000 fb76 	bl	80018d0 <setTimer3>
			}
			break;
 80011e4:	e005      	b.n	80011f2 <fsm_traffic_blink_horizontal_run+0x216>
		default:
			break;
 80011e6:	bf00      	nop
 80011e8:	e004      	b.n	80011f4 <fsm_traffic_blink_horizontal_run+0x218>
			break;
 80011ea:	bf00      	nop
 80011ec:	e002      	b.n	80011f4 <fsm_traffic_blink_horizontal_run+0x218>
			break;
 80011ee:	bf00      	nop
 80011f0:	e000      	b.n	80011f4 <fsm_traffic_blink_horizontal_run+0x218>
			break;
 80011f2:	bf00      	nop
	}
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	2000003c 	.word	0x2000003c
 80011fc:	2000004c 	.word	0x2000004c
 8001200:	2000011c 	.word	0x2000011c
 8001204:	20000058 	.word	0x20000058
 8001208:	66666667 	.word	0x66666667
 800120c:	20000134 	.word	0x20000134
 8001210:	200000dc 	.word	0x200000dc
 8001214:	200000cc 	.word	0x200000cc
 8001218:	20000050 	.word	0x20000050
 800121c:	2000005c 	.word	0x2000005c
 8001220:	20000054 	.word	0x20000054
 8001224:	20000060 	.word	0x20000060

08001228 <fsm_traffic_blink_vertical_run>:

void fsm_traffic_blink_vertical_run(){
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	switch(status_traffic_blink_vertical){
 800122c:	4b89      	ldr	r3, [pc, #548]	; (8001454 <fsm_traffic_blink_vertical_run+0x22c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	3b17      	subs	r3, #23
 8001232:	2b03      	cmp	r3, #3
 8001234:	f200 8105 	bhi.w	8001442 <fsm_traffic_blink_vertical_run+0x21a>
 8001238:	a201      	add	r2, pc, #4	; (adr r2, 8001240 <fsm_traffic_blink_vertical_run+0x18>)
 800123a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800123e:	bf00      	nop
 8001240:	08001251 	.word	0x08001251
 8001244:	080013b1 	.word	0x080013b1
 8001248:	0800127b 	.word	0x0800127b
 800124c:	0800131f 	.word	0x0800131f
		case init_vertical:
			status_traffic_blink_vertical = green_vertical;
 8001250:	4b80      	ldr	r3, [pc, #512]	; (8001454 <fsm_traffic_blink_vertical_run+0x22c>)
 8001252:	2219      	movs	r2, #25
 8001254:	601a      	str	r2, [r3, #0]
			traffic_buffer_vertical[0] = time_green_vertical*1000;
 8001256:	4b80      	ldr	r3, [pc, #512]	; (8001458 <fsm_traffic_blink_vertical_run+0x230>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800125e:	fb02 f303 	mul.w	r3, r2, r3
 8001262:	4a7e      	ldr	r2, [pc, #504]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 8001264:	6013      	str	r3, [r2, #0]
			setTimer2(traffic_buffer_vertical[0]);
 8001266:	4b7d      	ldr	r3, [pc, #500]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fb16 	bl	800189c <setTimer2>
			setTimer5(1000);// count down as a clock
 8001270:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001274:	f000 fb60 	bl	8001938 <setTimer5>
			break;
 8001278:	e0ea      	b.n	8001450 <fsm_traffic_blink_vertical_run+0x228>
		case green_vertical:
			setGreen_vertical();
 800127a:	f000 fd95 	bl	8001da8 <setGreen_vertical>
			//update _7SEG_buffer_vertical
			_7SEG_buffer_vertical[0] = time_green_vertical_temp/10;
 800127e:	4b78      	ldr	r3, [pc, #480]	; (8001460 <fsm_traffic_blink_vertical_run+0x238>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a78      	ldr	r2, [pc, #480]	; (8001464 <fsm_traffic_blink_vertical_run+0x23c>)
 8001284:	fb82 1203 	smull	r1, r2, r2, r3
 8001288:	1092      	asrs	r2, r2, #2
 800128a:	17db      	asrs	r3, r3, #31
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	4a76      	ldr	r2, [pc, #472]	; (8001468 <fsm_traffic_blink_vertical_run+0x240>)
 8001290:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_vertical[1] = time_green_vertical_temp%10;
 8001292:	4b73      	ldr	r3, [pc, #460]	; (8001460 <fsm_traffic_blink_vertical_run+0x238>)
 8001294:	6819      	ldr	r1, [r3, #0]
 8001296:	4b73      	ldr	r3, [pc, #460]	; (8001464 <fsm_traffic_blink_vertical_run+0x23c>)
 8001298:	fb83 2301 	smull	r2, r3, r3, r1
 800129c:	109a      	asrs	r2, r3, #2
 800129e:	17cb      	asrs	r3, r1, #31
 80012a0:	1ad2      	subs	r2, r2, r3
 80012a2:	4613      	mov	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	1aca      	subs	r2, r1, r3
 80012ac:	4b6e      	ldr	r3, [pc, #440]	; (8001468 <fsm_traffic_blink_vertical_run+0x240>)
 80012ae:	605a      	str	r2, [r3, #4]

			if(timer5_flag == 1){
 80012b0:	4b6e      	ldr	r3, [pc, #440]	; (800146c <fsm_traffic_blink_vertical_run+0x244>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d118      	bne.n	80012ea <fsm_traffic_blink_vertical_run+0xc2>
				time_green_vertical_temp--;
 80012b8:	4b69      	ldr	r3, [pc, #420]	; (8001460 <fsm_traffic_blink_vertical_run+0x238>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	3b01      	subs	r3, #1
 80012be:	4a68      	ldr	r2, [pc, #416]	; (8001460 <fsm_traffic_blink_vertical_run+0x238>)
 80012c0:	6013      	str	r3, [r2, #0]
				if(time_green_vertical_temp != 0) setTimer5(1000);
 80012c2:	4b67      	ldr	r3, [pc, #412]	; (8001460 <fsm_traffic_blink_vertical_run+0x238>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <fsm_traffic_blink_vertical_run+0xaa>
 80012ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012ce:	f000 fb33 	bl	8001938 <setTimer5>
				if(time_green_vertical_temp == 0){
 80012d2:	4b63      	ldr	r3, [pc, #396]	; (8001460 <fsm_traffic_blink_vertical_run+0x238>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d103      	bne.n	80012e2 <fsm_traffic_blink_vertical_run+0xba>
					time_green_vertical_temp = time_green_vertical;
 80012da:	4b5f      	ldr	r3, [pc, #380]	; (8001458 <fsm_traffic_blink_vertical_run+0x230>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a60      	ldr	r2, [pc, #384]	; (8001460 <fsm_traffic_blink_vertical_run+0x238>)
 80012e0:	6013      	str	r3, [r2, #0]
				}
				setTimer5(1000);
 80012e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e6:	f000 fb27 	bl	8001938 <setTimer5>
			}

			if(timer2_flag == 1){
 80012ea:	4b61      	ldr	r3, [pc, #388]	; (8001470 <fsm_traffic_blink_vertical_run+0x248>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	f040 80a9 	bne.w	8001446 <fsm_traffic_blink_vertical_run+0x21e>
				status_traffic_blink_vertical = yellow_vertical;
 80012f4:	4b57      	ldr	r3, [pc, #348]	; (8001454 <fsm_traffic_blink_vertical_run+0x22c>)
 80012f6:	221a      	movs	r2, #26
 80012f8:	601a      	str	r2, [r3, #0]
				traffic_buffer_vertical[1] = time_yellow_vertical*1000;
 80012fa:	4b5e      	ldr	r3, [pc, #376]	; (8001474 <fsm_traffic_blink_vertical_run+0x24c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001302:	fb02 f303 	mul.w	r3, r2, r3
 8001306:	4a55      	ldr	r2, [pc, #340]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 8001308:	6053      	str	r3, [r2, #4]
				setTimer2(traffic_buffer_vertical[1]);
 800130a:	4b54      	ldr	r3, [pc, #336]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	4618      	mov	r0, r3
 8001310:	f000 fac4 	bl	800189c <setTimer2>
				setTimer5(1000);
 8001314:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001318:	f000 fb0e 	bl	8001938 <setTimer5>
			}
			break;
 800131c:	e093      	b.n	8001446 <fsm_traffic_blink_vertical_run+0x21e>
		case yellow_vertical:
			setYellow_vertical();
 800131e:	f000 fd5b 	bl	8001dd8 <setYellow_vertical>
			//update _7SEG_buffer_vertical
			_7SEG_buffer_vertical[0] = time_yellow_vertical_temp/10;
 8001322:	4b55      	ldr	r3, [pc, #340]	; (8001478 <fsm_traffic_blink_vertical_run+0x250>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a4f      	ldr	r2, [pc, #316]	; (8001464 <fsm_traffic_blink_vertical_run+0x23c>)
 8001328:	fb82 1203 	smull	r1, r2, r2, r3
 800132c:	1092      	asrs	r2, r2, #2
 800132e:	17db      	asrs	r3, r3, #31
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	4a4d      	ldr	r2, [pc, #308]	; (8001468 <fsm_traffic_blink_vertical_run+0x240>)
 8001334:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_vertical[1] = time_yellow_vertical_temp%10;
 8001336:	4b50      	ldr	r3, [pc, #320]	; (8001478 <fsm_traffic_blink_vertical_run+0x250>)
 8001338:	6819      	ldr	r1, [r3, #0]
 800133a:	4b4a      	ldr	r3, [pc, #296]	; (8001464 <fsm_traffic_blink_vertical_run+0x23c>)
 800133c:	fb83 2301 	smull	r2, r3, r3, r1
 8001340:	109a      	asrs	r2, r3, #2
 8001342:	17cb      	asrs	r3, r1, #31
 8001344:	1ad2      	subs	r2, r2, r3
 8001346:	4613      	mov	r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	4413      	add	r3, r2
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	1aca      	subs	r2, r1, r3
 8001350:	4b45      	ldr	r3, [pc, #276]	; (8001468 <fsm_traffic_blink_vertical_run+0x240>)
 8001352:	605a      	str	r2, [r3, #4]

			if(timer5_flag == 1){
 8001354:	4b45      	ldr	r3, [pc, #276]	; (800146c <fsm_traffic_blink_vertical_run+0x244>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d110      	bne.n	800137e <fsm_traffic_blink_vertical_run+0x156>
				time_yellow_vertical_temp--;
 800135c:	4b46      	ldr	r3, [pc, #280]	; (8001478 <fsm_traffic_blink_vertical_run+0x250>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	4a45      	ldr	r2, [pc, #276]	; (8001478 <fsm_traffic_blink_vertical_run+0x250>)
 8001364:	6013      	str	r3, [r2, #0]
				if(time_yellow_vertical_temp == 0){
 8001366:	4b44      	ldr	r3, [pc, #272]	; (8001478 <fsm_traffic_blink_vertical_run+0x250>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d103      	bne.n	8001376 <fsm_traffic_blink_vertical_run+0x14e>
					time_yellow_vertical_temp = time_yellow_vertical;
 800136e:	4b41      	ldr	r3, [pc, #260]	; (8001474 <fsm_traffic_blink_vertical_run+0x24c>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a41      	ldr	r2, [pc, #260]	; (8001478 <fsm_traffic_blink_vertical_run+0x250>)
 8001374:	6013      	str	r3, [r2, #0]
				}
				setTimer5(1000);
 8001376:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800137a:	f000 fadd 	bl	8001938 <setTimer5>
			}

			if(timer2_flag == 1){
 800137e:	4b3c      	ldr	r3, [pc, #240]	; (8001470 <fsm_traffic_blink_vertical_run+0x248>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d161      	bne.n	800144a <fsm_traffic_blink_vertical_run+0x222>
				status_traffic_blink_vertical = red_vertical;
 8001386:	4b33      	ldr	r3, [pc, #204]	; (8001454 <fsm_traffic_blink_vertical_run+0x22c>)
 8001388:	2218      	movs	r2, #24
 800138a:	601a      	str	r2, [r3, #0]
				traffic_buffer_vertical[2] = time_red_vertical*1000;
 800138c:	4b3b      	ldr	r3, [pc, #236]	; (800147c <fsm_traffic_blink_vertical_run+0x254>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001394:	fb02 f303 	mul.w	r3, r2, r3
 8001398:	4a30      	ldr	r2, [pc, #192]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 800139a:	6093      	str	r3, [r2, #8]
				setTimer2(traffic_buffer_vertical[2]);
 800139c:	4b2f      	ldr	r3, [pc, #188]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fa7b 	bl	800189c <setTimer2>
				setTimer5(1000);
 80013a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013aa:	f000 fac5 	bl	8001938 <setTimer5>
			}
			break;
 80013ae:	e04c      	b.n	800144a <fsm_traffic_blink_vertical_run+0x222>
		case red_vertical:
			setRed_vertical();
 80013b0:	f000 fce2 	bl	8001d78 <setRed_vertical>
			//update _7SEG_buffer_vertical
			_7SEG_buffer_vertical[0] = time_red_vertical_temp/10;
 80013b4:	4b32      	ldr	r3, [pc, #200]	; (8001480 <fsm_traffic_blink_vertical_run+0x258>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a2a      	ldr	r2, [pc, #168]	; (8001464 <fsm_traffic_blink_vertical_run+0x23c>)
 80013ba:	fb82 1203 	smull	r1, r2, r2, r3
 80013be:	1092      	asrs	r2, r2, #2
 80013c0:	17db      	asrs	r3, r3, #31
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	4a28      	ldr	r2, [pc, #160]	; (8001468 <fsm_traffic_blink_vertical_run+0x240>)
 80013c6:	6013      	str	r3, [r2, #0]
			_7SEG_buffer_vertical[1] = time_red_vertical_temp%10;
 80013c8:	4b2d      	ldr	r3, [pc, #180]	; (8001480 <fsm_traffic_blink_vertical_run+0x258>)
 80013ca:	6819      	ldr	r1, [r3, #0]
 80013cc:	4b25      	ldr	r3, [pc, #148]	; (8001464 <fsm_traffic_blink_vertical_run+0x23c>)
 80013ce:	fb83 2301 	smull	r2, r3, r3, r1
 80013d2:	109a      	asrs	r2, r3, #2
 80013d4:	17cb      	asrs	r3, r1, #31
 80013d6:	1ad2      	subs	r2, r2, r3
 80013d8:	4613      	mov	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	1aca      	subs	r2, r1, r3
 80013e2:	4b21      	ldr	r3, [pc, #132]	; (8001468 <fsm_traffic_blink_vertical_run+0x240>)
 80013e4:	605a      	str	r2, [r3, #4]

			if(timer5_flag == 1){
 80013e6:	4b21      	ldr	r3, [pc, #132]	; (800146c <fsm_traffic_blink_vertical_run+0x244>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d110      	bne.n	8001410 <fsm_traffic_blink_vertical_run+0x1e8>
				time_red_vertical_temp--;
 80013ee:	4b24      	ldr	r3, [pc, #144]	; (8001480 <fsm_traffic_blink_vertical_run+0x258>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	3b01      	subs	r3, #1
 80013f4:	4a22      	ldr	r2, [pc, #136]	; (8001480 <fsm_traffic_blink_vertical_run+0x258>)
 80013f6:	6013      	str	r3, [r2, #0]
				if(time_red_vertical_temp == 0){
 80013f8:	4b21      	ldr	r3, [pc, #132]	; (8001480 <fsm_traffic_blink_vertical_run+0x258>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d103      	bne.n	8001408 <fsm_traffic_blink_vertical_run+0x1e0>
					time_red_vertical_temp = time_red_vertical;
 8001400:	4b1e      	ldr	r3, [pc, #120]	; (800147c <fsm_traffic_blink_vertical_run+0x254>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a1e      	ldr	r2, [pc, #120]	; (8001480 <fsm_traffic_blink_vertical_run+0x258>)
 8001406:	6013      	str	r3, [r2, #0]
				}
				setTimer5(1000);
 8001408:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800140c:	f000 fa94 	bl	8001938 <setTimer5>
			}

			if(timer2_flag == 1){
 8001410:	4b17      	ldr	r3, [pc, #92]	; (8001470 <fsm_traffic_blink_vertical_run+0x248>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d11a      	bne.n	800144e <fsm_traffic_blink_vertical_run+0x226>
				status_traffic_blink_vertical = green_vertical;
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <fsm_traffic_blink_vertical_run+0x22c>)
 800141a:	2219      	movs	r2, #25
 800141c:	601a      	str	r2, [r3, #0]
				traffic_buffer_vertical[0] = time_green_vertical*1000;
 800141e:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <fsm_traffic_blink_vertical_run+0x230>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001426:	fb02 f303 	mul.w	r3, r2, r3
 800142a:	4a0c      	ldr	r2, [pc, #48]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 800142c:	6013      	str	r3, [r2, #0]
				setTimer2(traffic_buffer_vertical[0]);
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <fsm_traffic_blink_vertical_run+0x234>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fa32 	bl	800189c <setTimer2>
				setTimer5(1000);
 8001438:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800143c:	f000 fa7c 	bl	8001938 <setTimer5>
			}
			break;
 8001440:	e005      	b.n	800144e <fsm_traffic_blink_vertical_run+0x226>
		default:
			break;
 8001442:	bf00      	nop
 8001444:	e004      	b.n	8001450 <fsm_traffic_blink_vertical_run+0x228>
			break;
 8001446:	bf00      	nop
 8001448:	e002      	b.n	8001450 <fsm_traffic_blink_vertical_run+0x228>
			break;
 800144a:	bf00      	nop
 800144c:	e000      	b.n	8001450 <fsm_traffic_blink_vertical_run+0x228>
			break;
 800144e:	bf00      	nop
	}
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000040 	.word	0x20000040
 8001458:	20000064 	.word	0x20000064
 800145c:	20000128 	.word	0x20000128
 8001460:	20000070 	.word	0x20000070
 8001464:	66666667 	.word	0x66666667
 8001468:	2000013c 	.word	0x2000013c
 800146c:	200000ec 	.word	0x200000ec
 8001470:	200000d4 	.word	0x200000d4
 8001474:	20000068 	.word	0x20000068
 8001478:	20000074 	.word	0x20000074
 800147c:	2000006c 	.word	0x2000006c
 8001480:	20000078 	.word	0x20000078

08001484 <fsm_traffic_horizontal_run>:
#include "traffic.h"

int status_traffic_horizontal = display_traffic_horizontal;


void fsm_traffic_horizontal_run(){
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	switch(status_traffic_horizontal){
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <fsm_traffic_horizontal_run+0x8c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	3b05      	subs	r3, #5
 800148e:	2b03      	cmp	r3, #3
 8001490:	d834      	bhi.n	80014fc <fsm_traffic_horizontal_run+0x78>
 8001492:	a201      	add	r2, pc, #4	; (adr r2, 8001498 <fsm_traffic_horizontal_run+0x14>)
 8001494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001498:	080014a9 	.word	0x080014a9
 800149c:	080014af 	.word	0x080014af
 80014a0:	080014e3 	.word	0x080014e3
 80014a4:	080014c9 	.word	0x080014c9
		case display_traffic_horizontal:
			fsm_traffic_blink_horizontal_run();
 80014a8:	f7ff fd98 	bl	8000fdc <fsm_traffic_blink_horizontal_run>
			break;
 80014ac:	e02d      	b.n	800150a <fsm_traffic_horizontal_run+0x86>
		case modifying_led_red_horizontal:
			// turn off led green and yellow
			offGreenYellow_horizontal();
 80014ae:	f000 fcf7 	bl	8001ea0 <offGreenYellow_horizontal>
			if(timer8_flag == 1){
 80014b2:	4b18      	ldr	r3, [pc, #96]	; (8001514 <fsm_traffic_horizontal_run+0x90>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d122      	bne.n	8001500 <fsm_traffic_horizontal_run+0x7c>
				//toggle led red with frequency 2Hz
				toggleRed_horizontal();
 80014ba:	f000 fcaf 	bl	8001e1c <toggleRed_horizontal>
				setTimer8(500);
 80014be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014c2:	f000 fa87 	bl	80019d4 <setTimer8>
			}
			break;
 80014c6:	e01b      	b.n	8001500 <fsm_traffic_horizontal_run+0x7c>
		case modifying_led_yellow_horizontal:
			offGreenRed_horizontal();
 80014c8:	f000 fcfa 	bl	8001ec0 <offGreenRed_horizontal>
			if(timer8_flag == 1){
 80014cc:	4b11      	ldr	r3, [pc, #68]	; (8001514 <fsm_traffic_horizontal_run+0x90>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d117      	bne.n	8001504 <fsm_traffic_horizontal_run+0x80>
				toggleYellow_horizontal();
 80014d4:	f000 fcb6 	bl	8001e44 <toggleYellow_horizontal>
				setTimer8(500);
 80014d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014dc:	f000 fa7a 	bl	80019d4 <setTimer8>
			}
			break;
 80014e0:	e010      	b.n	8001504 <fsm_traffic_horizontal_run+0x80>
		case modifying_led_green_horizontal:
			offRedYellow_horizontal();
 80014e2:	f000 fcfd 	bl	8001ee0 <offRedYellow_horizontal>
			if(timer8_flag == 1){
 80014e6:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <fsm_traffic_horizontal_run+0x90>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d10c      	bne.n	8001508 <fsm_traffic_horizontal_run+0x84>
				toggleGreen_horizontal();
 80014ee:	f000 fc9f 	bl	8001e30 <toggleGreen_horizontal>
				setTimer8(500);
 80014f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014f6:	f000 fa6d 	bl	80019d4 <setTimer8>
			}
			break;
 80014fa:	e005      	b.n	8001508 <fsm_traffic_horizontal_run+0x84>
		default:
			break;
 80014fc:	bf00      	nop
 80014fe:	e004      	b.n	800150a <fsm_traffic_horizontal_run+0x86>
			break;
 8001500:	bf00      	nop
 8001502:	e002      	b.n	800150a <fsm_traffic_horizontal_run+0x86>
			break;
 8001504:	bf00      	nop
 8001506:	e000      	b.n	800150a <fsm_traffic_horizontal_run+0x86>
			break;
 8001508:	bf00      	nop
	}
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000044 	.word	0x20000044
 8001514:	20000104 	.word	0x20000104

08001518 <fsm_traffic_vertical_run>:
#include "software_timer.h"
#include "traffic.h"

int status_traffic_vertical = display_traffic_vertical;

void fsm_traffic_vertical_run(){
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	switch(status_traffic_vertical){
 800151c:	4b35      	ldr	r3, [pc, #212]	; (80015f4 <fsm_traffic_vertical_run+0xdc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	3b09      	subs	r3, #9
 8001522:	2b17      	cmp	r3, #23
 8001524:	d85c      	bhi.n	80015e0 <fsm_traffic_vertical_run+0xc8>
 8001526:	a201      	add	r2, pc, #4	; (adr r2, 800152c <fsm_traffic_vertical_run+0x14>)
 8001528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152c:	0800158d 	.word	0x0800158d
 8001530:	080015e1 	.word	0x080015e1
 8001534:	080015e1 	.word	0x080015e1
 8001538:	080015e1 	.word	0x080015e1
 800153c:	080015e1 	.word	0x080015e1
 8001540:	080015e1 	.word	0x080015e1
 8001544:	080015e1 	.word	0x080015e1
 8001548:	080015e1 	.word	0x080015e1
 800154c:	080015e1 	.word	0x080015e1
 8001550:	080015e1 	.word	0x080015e1
 8001554:	080015e1 	.word	0x080015e1
 8001558:	080015e1 	.word	0x080015e1
 800155c:	080015e1 	.word	0x080015e1
 8001560:	080015e1 	.word	0x080015e1
 8001564:	080015e1 	.word	0x080015e1
 8001568:	080015e1 	.word	0x080015e1
 800156c:	080015e1 	.word	0x080015e1
 8001570:	080015e1 	.word	0x080015e1
 8001574:	080015e1 	.word	0x080015e1
 8001578:	080015e1 	.word	0x080015e1
 800157c:	080015e1 	.word	0x080015e1
 8001580:	08001593 	.word	0x08001593
 8001584:	080015c7 	.word	0x080015c7
 8001588:	080015ad 	.word	0x080015ad
		case display_traffic_vertical:
			fsm_traffic_blink_vertical_run();
 800158c:	f7ff fe4c 	bl	8001228 <fsm_traffic_blink_vertical_run>
			break;
 8001590:	e02d      	b.n	80015ee <fsm_traffic_vertical_run+0xd6>
		case modifying_led_red_vertical:
			offGreenYellow_vertical();
 8001592:	f000 fcb5 	bl	8001f00 <offGreenYellow_vertical>
			if(timer7_flag == 1){
 8001596:	4b18      	ldr	r3, [pc, #96]	; (80015f8 <fsm_traffic_vertical_run+0xe0>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d122      	bne.n	80015e4 <fsm_traffic_vertical_run+0xcc>
				toggleRed_vertical();
 800159e:	f000 fc5b 	bl	8001e58 <toggleRed_vertical>
				setTimer7(500);
 80015a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015a6:	f000 f9fb 	bl	80019a0 <setTimer7>
			}
			break;
 80015aa:	e01b      	b.n	80015e4 <fsm_traffic_vertical_run+0xcc>
		case modifying_led_yellow_vertical:
			offGreenRed_vertical();
 80015ac:	f000 fcba 	bl	8001f24 <offGreenRed_vertical>
			if(timer7_flag == 1){
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <fsm_traffic_vertical_run+0xe0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d117      	bne.n	80015e8 <fsm_traffic_vertical_run+0xd0>
				toggleYellow_vertical();
 80015b8:	f000 fc66 	bl	8001e88 <toggleYellow_vertical>
				setTimer7(500);
 80015bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015c0:	f000 f9ee 	bl	80019a0 <setTimer7>
			}
			break;
 80015c4:	e010      	b.n	80015e8 <fsm_traffic_vertical_run+0xd0>
		case modifying_led_green_vertical:
			// turn off red and yellow led
			offRedYellow_vertical();
 80015c6:	f000 fcbf 	bl	8001f48 <offRedYellow_vertical>
			if(timer7_flag == 1){
 80015ca:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <fsm_traffic_vertical_run+0xe0>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d10c      	bne.n	80015ec <fsm_traffic_vertical_run+0xd4>
				//toggle green led with frequency 2Hz
				toggleGreen_vertical();
 80015d2:	f000 fc4d 	bl	8001e70 <toggleGreen_vertical>
				setTimer7(500);
 80015d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015da:	f000 f9e1 	bl	80019a0 <setTimer7>
			}
			break;
 80015de:	e005      	b.n	80015ec <fsm_traffic_vertical_run+0xd4>
		default:
			break;
 80015e0:	bf00      	nop
 80015e2:	e004      	b.n	80015ee <fsm_traffic_vertical_run+0xd6>
			break;
 80015e4:	bf00      	nop
 80015e6:	e002      	b.n	80015ee <fsm_traffic_vertical_run+0xd6>
			break;
 80015e8:	bf00      	nop
 80015ea:	e000      	b.n	80015ee <fsm_traffic_vertical_run+0xd6>
			break;
 80015ec:	bf00      	nop
	}
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000048 	.word	0x20000048
 80015f8:	200000fc 	.word	0x200000fc

080015fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001600:	f000 fcda 	bl	8001fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001604:	f000 f832 	bl	800166c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001608:	f000 f8b8 	bl	800177c <MX_GPIO_Init>
  MX_TIM2_Init();
 800160c:	f000 f86a 	bl	80016e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001610:	4814      	ldr	r0, [pc, #80]	; (8001664 <main+0x68>)
 8001612:	f001 fc2f 	bl	8002e74 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer4(10);
 8001616:	200a      	movs	r0, #10
 8001618:	f000 f974 	bl	8001904 <setTimer4>
  setTimer6(10);
 800161c:	200a      	movs	r0, #10
 800161e:	f000 f9a5 	bl	800196c <setTimer6>
  setTimer7(500);// toggle led-red vertical road 2Hz
 8001622:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001626:	f000 f9bb 	bl	80019a0 <setTimer7>
  setTimer8(500);// toggle led-red horizontal road 2Hz
 800162a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800162e:	f000 f9d1 	bl	80019d4 <setTimer8>
  setTimer10(500);// timer blink led-red for debugging
 8001632:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001636:	f000 f9e7 	bl	8001a08 <setTimer10>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //blink led-red for debugging
	  if(timer10_flag == 1){
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <main+0x6c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d105      	bne.n	800164e <main+0x52>
		  toggleLedRed();
 8001642:	f000 fbe1 	bl	8001e08 <toggleLedRed>
		  setTimer10(500);
 8001646:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800164a:	f000 f9dd 	bl	8001a08 <setTimer10>
	  }

	  fsm_system_run();
 800164e:	f7ff fb7f 	bl	8000d50 <fsm_system_run>
	  fsm_7SEG_horizontal_run();
 8001652:	f7ff faa7 	bl	8000ba4 <fsm_7SEG_horizontal_run>
	  fsm_7SEG_vertical_run();
 8001656:	f7ff fb39 	bl	8000ccc <fsm_7SEG_vertical_run>
	  fsm_traffic_vertical_run();
 800165a:	f7ff ff5d 	bl	8001518 <fsm_traffic_vertical_run>
	  fsm_traffic_horizontal_run();
 800165e:	f7ff ff11 	bl	8001484 <fsm_traffic_horizontal_run>
	  if(timer10_flag == 1){
 8001662:	e7ea      	b.n	800163a <main+0x3e>
 8001664:	20000144 	.word	0x20000144
 8001668:	20000114 	.word	0x20000114

0800166c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b090      	sub	sp, #64	; 0x40
 8001670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001672:	f107 0318 	add.w	r3, r7, #24
 8001676:	2228      	movs	r2, #40	; 0x28
 8001678:	2100      	movs	r1, #0
 800167a:	4618      	mov	r0, r3
 800167c:	f001 ffaa 	bl	80035d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001680:	1d3b      	adds	r3, r7, #4
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
 800168c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800168e:	2302      	movs	r3, #2
 8001690:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001692:	2301      	movs	r3, #1
 8001694:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001696:	2310      	movs	r3, #16
 8001698:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800169a:	2300      	movs	r3, #0
 800169c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800169e:	f107 0318 	add.w	r3, r7, #24
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 ffba 	bl	800261c <HAL_RCC_OscConfig>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80016ae:	f000 f8d5 	bl	800185c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016b2:	230f      	movs	r3, #15
 80016b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016be:	2300      	movs	r3, #0
 80016c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016c6:	1d3b      	adds	r3, r7, #4
 80016c8:	2100      	movs	r1, #0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f001 fa26 	bl	8002b1c <HAL_RCC_ClockConfig>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80016d6:	f000 f8c1 	bl	800185c <Error_Handler>
  }
}
 80016da:	bf00      	nop
 80016dc:	3740      	adds	r7, #64	; 0x40
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0308 	add.w	r3, r7, #8
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	463b      	mov	r3, r7
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <MX_TIM2_Init+0x94>)
 8001702:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001706:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001708:	4b1b      	ldr	r3, [pc, #108]	; (8001778 <MX_TIM2_Init+0x94>)
 800170a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800170e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001710:	4b19      	ldr	r3, [pc, #100]	; (8001778 <MX_TIM2_Init+0x94>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001716:	4b18      	ldr	r3, [pc, #96]	; (8001778 <MX_TIM2_Init+0x94>)
 8001718:	2209      	movs	r2, #9
 800171a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171c:	4b16      	ldr	r3, [pc, #88]	; (8001778 <MX_TIM2_Init+0x94>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <MX_TIM2_Init+0x94>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001728:	4813      	ldr	r0, [pc, #76]	; (8001778 <MX_TIM2_Init+0x94>)
 800172a:	f001 fb53 	bl	8002dd4 <HAL_TIM_Base_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001734:	f000 f892 	bl	800185c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800173c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	4619      	mov	r1, r3
 8001744:	480c      	ldr	r0, [pc, #48]	; (8001778 <MX_TIM2_Init+0x94>)
 8001746:	f001 fcd1 	bl	80030ec <HAL_TIM_ConfigClockSource>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001750:	f000 f884 	bl	800185c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001754:	2300      	movs	r3, #0
 8001756:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800175c:	463b      	mov	r3, r7
 800175e:	4619      	mov	r1, r3
 8001760:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_TIM2_Init+0x94>)
 8001762:	f001 fea9 	bl	80034b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800176c:	f000 f876 	bl	800185c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001770:	bf00      	nop
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20000144 	.word	0x20000144

0800177c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001782:	f107 0308 	add.w	r3, r7, #8
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4b29      	ldr	r3, [pc, #164]	; (8001838 <MX_GPIO_Init+0xbc>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4a28      	ldr	r2, [pc, #160]	; (8001838 <MX_GPIO_Init+0xbc>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6193      	str	r3, [r2, #24]
 800179c:	4b26      	ldr	r3, [pc, #152]	; (8001838 <MX_GPIO_Init+0xbc>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4b23      	ldr	r3, [pc, #140]	; (8001838 <MX_GPIO_Init+0xbc>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a22      	ldr	r2, [pc, #136]	; (8001838 <MX_GPIO_Init+0xbc>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b20      	ldr	r3, [pc, #128]	; (8001838 <MX_GPIO_Init+0xbc>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	603b      	str	r3, [r7, #0]
 80017be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|a2_Pin|REDA_Pin|GREENA_Pin
 80017c0:	2200      	movs	r2, #0
 80017c2:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 80017c6:	481d      	ldr	r0, [pc, #116]	; (800183c <MX_GPIO_Init+0xc0>)
 80017c8:	f000 fef7 	bl	80025ba <HAL_GPIO_WritePin>
                          |YELLOWA_Pin|REDB_Pin|GREENB_Pin|YELLOWB_Pin
                          |b2_Pin|c2_Pin|d2_Pin|e2_Pin
                          |f2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|EN1_Pin
 80017cc:	2200      	movs	r2, #0
 80017ce:	f24f 01ff 	movw	r1, #61695	; 0xf0ff
 80017d2:	481b      	ldr	r0, [pc, #108]	; (8001840 <MX_GPIO_Init+0xc4>)
 80017d4:	f000 fef1 	bl	80025ba <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RED_Pin a2_Pin REDA_Pin GREENA_Pin
                           YELLOWA_Pin REDB_Pin GREENB_Pin YELLOWB_Pin
                           b2_Pin c2_Pin d2_Pin e2_Pin
                           f2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|a2_Pin|REDA_Pin|GREENA_Pin
 80017d8:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80017dc:	60bb      	str	r3, [r7, #8]
                          |YELLOWA_Pin|REDB_Pin|GREENB_Pin|YELLOWB_Pin
                          |b2_Pin|c2_Pin|d2_Pin|e2_Pin
                          |f2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017de:	2301      	movs	r3, #1
 80017e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e6:	2302      	movs	r3, #2
 80017e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ea:	f107 0308 	add.w	r3, r7, #8
 80017ee:	4619      	mov	r1, r3
 80017f0:	4812      	ldr	r0, [pc, #72]	; (800183c <MX_GPIO_Init+0xc0>)
 80017f2:	f000 fd51 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin EN1_Pin
                           EN2_Pin EN3_Pin EN0_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin g2_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|EN1_Pin
 80017f6:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 80017fa:	60bb      	str	r3, [r7, #8]
                          |EN2_Pin|EN3_Pin|EN0_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin|g2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fc:	2301      	movs	r3, #1
 80017fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001804:	2302      	movs	r3, #2
 8001806:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001808:	f107 0308 	add.w	r3, r7, #8
 800180c:	4619      	mov	r1, r3
 800180e:	480c      	ldr	r0, [pc, #48]	; (8001840 <MX_GPIO_Init+0xc4>)
 8001810:	f000 fd42 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUT3_Pin BUT1_Pin BUT2_Pin */
  GPIO_InitStruct.Pin = BUT3_Pin|BUT1_Pin|BUT2_Pin;
 8001814:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001818:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800181e:	2301      	movs	r3, #1
 8001820:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001822:	f107 0308 	add.w	r3, r7, #8
 8001826:	4619      	mov	r1, r3
 8001828:	4805      	ldr	r0, [pc, #20]	; (8001840 <MX_GPIO_Init+0xc4>)
 800182a:	f000 fd35 	bl	8002298 <HAL_GPIO_Init>

}
 800182e:	bf00      	nop
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40021000 	.word	0x40021000
 800183c:	40010800 	.word	0x40010800
 8001840:	40010c00 	.word	0x40010c00

08001844 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	timerRun();
 800184c:	f000 f8f6 	bl	8001a3c <timerRun>
	getKeyInput();
 8001850:	f7fe fcb2 	bl	80001b8 <getKeyInput>
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001860:	b672      	cpsid	i
}
 8001862:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001864:	e7fe      	b.n	8001864 <Error_Handler+0x8>
	...

08001868 <setTimer1>:

int timer10_flag = 0;
int timer10_counter = 0;

//timer for update clockbuffer
void setTimer1(int duration){
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TICK;
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <setTimer1+0x28>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	fb92 f3f3 	sdiv	r3, r2, r3
 800187a:	4a06      	ldr	r2, [pc, #24]	; (8001894 <setTimer1+0x2c>)
 800187c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <setTimer1+0x30>)
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	2000007c 	.word	0x2000007c
 8001894:	200000d0 	.word	0x200000d0
 8001898:	200000cc 	.word	0x200000cc

0800189c <setTimer2>:

//timer for update 7SEG led
void setTimer2(int duration){
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TICK;
 80018a4:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <setTimer2+0x28>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80018ae:	4a06      	ldr	r2, [pc, #24]	; (80018c8 <setTimer2+0x2c>)
 80018b0:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <setTimer2+0x30>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	2000007c 	.word	0x2000007c
 80018c8:	200000d8 	.word	0x200000d8
 80018cc:	200000d4 	.word	0x200000d4

080018d0 <setTimer3>:

//timer for control LED-RED and DOT-LED
void setTimer3(int duration){
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TICK;
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <setTimer3+0x28>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	fb92 f3f3 	sdiv	r3, r2, r3
 80018e2:	4a06      	ldr	r2, [pc, #24]	; (80018fc <setTimer3+0x2c>)
 80018e4:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80018e6:	4b06      	ldr	r3, [pc, #24]	; (8001900 <setTimer3+0x30>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	2000007c 	.word	0x2000007c
 80018fc:	200000e0 	.word	0x200000e0
 8001900:	200000dc 	.word	0x200000dc

08001904 <setTimer4>:

//timer for update led matrix
void setTimer4(int duration){
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TICK;
 800190c:	4b07      	ldr	r3, [pc, #28]	; (800192c <setTimer4+0x28>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	fb92 f3f3 	sdiv	r3, r2, r3
 8001916:	4a06      	ldr	r2, [pc, #24]	; (8001930 <setTimer4+0x2c>)
 8001918:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 800191a:	4b06      	ldr	r3, [pc, #24]	; (8001934 <setTimer4+0x30>)
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	2000007c 	.word	0x2000007c
 8001930:	200000e8 	.word	0x200000e8
 8001934:	200000e4 	.word	0x200000e4

08001938 <setTimer5>:

//timer for update buffer led matrix
void setTimer5(int duration){
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TICK;
 8001940:	4b07      	ldr	r3, [pc, #28]	; (8001960 <setTimer5+0x28>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	fb92 f3f3 	sdiv	r3, r2, r3
 800194a:	4a06      	ldr	r2, [pc, #24]	; (8001964 <setTimer5+0x2c>)
 800194c:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 800194e:	4b06      	ldr	r3, [pc, #24]	; (8001968 <setTimer5+0x30>)
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	2000007c 	.word	0x2000007c
 8001964:	200000f0 	.word	0x200000f0
 8001968:	200000ec 	.word	0x200000ec

0800196c <setTimer6>:

void setTimer6(int duration){
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	timer6_counter = duration/TICK;
 8001974:	4b07      	ldr	r3, [pc, #28]	; (8001994 <setTimer6+0x28>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	fb92 f3f3 	sdiv	r3, r2, r3
 800197e:	4a06      	ldr	r2, [pc, #24]	; (8001998 <setTimer6+0x2c>)
 8001980:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <setTimer6+0x30>)
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	2000007c 	.word	0x2000007c
 8001998:	200000f8 	.word	0x200000f8
 800199c:	200000f4 	.word	0x200000f4

080019a0 <setTimer7>:

void setTimer7(int duration){
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	timer7_counter = duration/TICK;
 80019a8:	4b07      	ldr	r3, [pc, #28]	; (80019c8 <setTimer7+0x28>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80019b2:	4a06      	ldr	r2, [pc, #24]	; (80019cc <setTimer7+0x2c>)
 80019b4:	6013      	str	r3, [r2, #0]
	timer7_flag = 0;
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <setTimer7+0x30>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	2000007c 	.word	0x2000007c
 80019cc:	20000100 	.word	0x20000100
 80019d0:	200000fc 	.word	0x200000fc

080019d4 <setTimer8>:

void setTimer8(int duration){
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
	timer8_counter = duration/TICK;
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <setTimer8+0x28>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	fb92 f3f3 	sdiv	r3, r2, r3
 80019e6:	4a06      	ldr	r2, [pc, #24]	; (8001a00 <setTimer8+0x2c>)
 80019e8:	6013      	str	r3, [r2, #0]
	timer8_flag = 0;
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <setTimer8+0x30>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	2000007c 	.word	0x2000007c
 8001a00:	20000108 	.word	0x20000108
 8001a04:	20000104 	.word	0x20000104

08001a08 <setTimer10>:
void setTimer9(int duration){
	timer9_counter = duration/TICK;
	timer9_flag = 0;
}

void setTimer10(int duration){
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	timer10_counter = duration/TICK;
 8001a10:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <setTimer10+0x28>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a1a:	4a06      	ldr	r2, [pc, #24]	; (8001a34 <setTimer10+0x2c>)
 8001a1c:	6013      	str	r3, [r2, #0]
	timer10_flag = 0;
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <setTimer10+0x30>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	2000007c 	.word	0x2000007c
 8001a34:	20000118 	.word	0x20000118
 8001a38:	20000114 	.word	0x20000114

08001a3c <timerRun>:

void timerRun(){
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) timer1_counter--;
 8001a40:	4b51      	ldr	r3, [pc, #324]	; (8001b88 <timerRun+0x14c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	dd04      	ble.n	8001a52 <timerRun+0x16>
 8001a48:	4b4f      	ldr	r3, [pc, #316]	; (8001b88 <timerRun+0x14c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	4a4e      	ldr	r2, [pc, #312]	; (8001b88 <timerRun+0x14c>)
 8001a50:	6013      	str	r3, [r2, #0]
	if(timer1_counter == 0){
 8001a52:	4b4d      	ldr	r3, [pc, #308]	; (8001b88 <timerRun+0x14c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d102      	bne.n	8001a60 <timerRun+0x24>
		timer1_flag = 1;
 8001a5a:	4b4c      	ldr	r3, [pc, #304]	; (8001b8c <timerRun+0x150>)
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]
	}

	if(timer2_counter > 0) timer2_counter--;
 8001a60:	4b4b      	ldr	r3, [pc, #300]	; (8001b90 <timerRun+0x154>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	dd04      	ble.n	8001a72 <timerRun+0x36>
 8001a68:	4b49      	ldr	r3, [pc, #292]	; (8001b90 <timerRun+0x154>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	4a48      	ldr	r2, [pc, #288]	; (8001b90 <timerRun+0x154>)
 8001a70:	6013      	str	r3, [r2, #0]
	if(timer2_counter == 0){
 8001a72:	4b47      	ldr	r3, [pc, #284]	; (8001b90 <timerRun+0x154>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d102      	bne.n	8001a80 <timerRun+0x44>
		timer2_flag = 1;
 8001a7a:	4b46      	ldr	r3, [pc, #280]	; (8001b94 <timerRun+0x158>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]
	}

	if(timer3_counter > 0) timer3_counter--;
 8001a80:	4b45      	ldr	r3, [pc, #276]	; (8001b98 <timerRun+0x15c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	dd04      	ble.n	8001a92 <timerRun+0x56>
 8001a88:	4b43      	ldr	r3, [pc, #268]	; (8001b98 <timerRun+0x15c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	4a42      	ldr	r2, [pc, #264]	; (8001b98 <timerRun+0x15c>)
 8001a90:	6013      	str	r3, [r2, #0]
	if(timer3_counter == 0){
 8001a92:	4b41      	ldr	r3, [pc, #260]	; (8001b98 <timerRun+0x15c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d102      	bne.n	8001aa0 <timerRun+0x64>
		timer3_flag = 1;
 8001a9a:	4b40      	ldr	r3, [pc, #256]	; (8001b9c <timerRun+0x160>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]
	}

	if(timer4_counter > 0) timer4_counter--;
 8001aa0:	4b3f      	ldr	r3, [pc, #252]	; (8001ba0 <timerRun+0x164>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	dd04      	ble.n	8001ab2 <timerRun+0x76>
 8001aa8:	4b3d      	ldr	r3, [pc, #244]	; (8001ba0 <timerRun+0x164>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	3b01      	subs	r3, #1
 8001aae:	4a3c      	ldr	r2, [pc, #240]	; (8001ba0 <timerRun+0x164>)
 8001ab0:	6013      	str	r3, [r2, #0]
	if(timer4_counter == 0){
 8001ab2:	4b3b      	ldr	r3, [pc, #236]	; (8001ba0 <timerRun+0x164>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d102      	bne.n	8001ac0 <timerRun+0x84>
		timer4_flag = 1;
 8001aba:	4b3a      	ldr	r3, [pc, #232]	; (8001ba4 <timerRun+0x168>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
	}

	if(timer5_counter > 0) timer5_counter--;
 8001ac0:	4b39      	ldr	r3, [pc, #228]	; (8001ba8 <timerRun+0x16c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	dd04      	ble.n	8001ad2 <timerRun+0x96>
 8001ac8:	4b37      	ldr	r3, [pc, #220]	; (8001ba8 <timerRun+0x16c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	3b01      	subs	r3, #1
 8001ace:	4a36      	ldr	r2, [pc, #216]	; (8001ba8 <timerRun+0x16c>)
 8001ad0:	6013      	str	r3, [r2, #0]
	if(timer5_counter == 0){
 8001ad2:	4b35      	ldr	r3, [pc, #212]	; (8001ba8 <timerRun+0x16c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d102      	bne.n	8001ae0 <timerRun+0xa4>
		timer5_flag = 1;
 8001ada:	4b34      	ldr	r3, [pc, #208]	; (8001bac <timerRun+0x170>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
	}

	if(timer6_counter > 0) timer6_counter--;
 8001ae0:	4b33      	ldr	r3, [pc, #204]	; (8001bb0 <timerRun+0x174>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	dd04      	ble.n	8001af2 <timerRun+0xb6>
 8001ae8:	4b31      	ldr	r3, [pc, #196]	; (8001bb0 <timerRun+0x174>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	3b01      	subs	r3, #1
 8001aee:	4a30      	ldr	r2, [pc, #192]	; (8001bb0 <timerRun+0x174>)
 8001af0:	6013      	str	r3, [r2, #0]
	if(timer6_counter == 0){
 8001af2:	4b2f      	ldr	r3, [pc, #188]	; (8001bb0 <timerRun+0x174>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d102      	bne.n	8001b00 <timerRun+0xc4>
		timer6_flag = 1;
 8001afa:	4b2e      	ldr	r3, [pc, #184]	; (8001bb4 <timerRun+0x178>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	601a      	str	r2, [r3, #0]
	}

	if(timer7_counter > 0) timer7_counter--;
 8001b00:	4b2d      	ldr	r3, [pc, #180]	; (8001bb8 <timerRun+0x17c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	dd04      	ble.n	8001b12 <timerRun+0xd6>
 8001b08:	4b2b      	ldr	r3, [pc, #172]	; (8001bb8 <timerRun+0x17c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	4a2a      	ldr	r2, [pc, #168]	; (8001bb8 <timerRun+0x17c>)
 8001b10:	6013      	str	r3, [r2, #0]
	if(timer7_counter == 0){
 8001b12:	4b29      	ldr	r3, [pc, #164]	; (8001bb8 <timerRun+0x17c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d102      	bne.n	8001b20 <timerRun+0xe4>
		timer7_flag = 1;
 8001b1a:	4b28      	ldr	r3, [pc, #160]	; (8001bbc <timerRun+0x180>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	601a      	str	r2, [r3, #0]
	}

	if(timer8_counter > 0) timer8_counter--;
 8001b20:	4b27      	ldr	r3, [pc, #156]	; (8001bc0 <timerRun+0x184>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	dd04      	ble.n	8001b32 <timerRun+0xf6>
 8001b28:	4b25      	ldr	r3, [pc, #148]	; (8001bc0 <timerRun+0x184>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	4a24      	ldr	r2, [pc, #144]	; (8001bc0 <timerRun+0x184>)
 8001b30:	6013      	str	r3, [r2, #0]
	if(timer8_counter == 0){
 8001b32:	4b23      	ldr	r3, [pc, #140]	; (8001bc0 <timerRun+0x184>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d102      	bne.n	8001b40 <timerRun+0x104>
		timer8_flag = 1;
 8001b3a:	4b22      	ldr	r3, [pc, #136]	; (8001bc4 <timerRun+0x188>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]
	}

	if(timer9_counter > 0) timer9_counter--;
 8001b40:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <timerRun+0x18c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	dd04      	ble.n	8001b52 <timerRun+0x116>
 8001b48:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <timerRun+0x18c>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	4a1e      	ldr	r2, [pc, #120]	; (8001bc8 <timerRun+0x18c>)
 8001b50:	6013      	str	r3, [r2, #0]
	if(timer9_counter == 0){
 8001b52:	4b1d      	ldr	r3, [pc, #116]	; (8001bc8 <timerRun+0x18c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d102      	bne.n	8001b60 <timerRun+0x124>
		timer9_flag = 1;
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	; (8001bcc <timerRun+0x190>)
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	601a      	str	r2, [r3, #0]
	}

	if(timer10_counter > 0) timer10_counter--;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <timerRun+0x194>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	dd04      	ble.n	8001b72 <timerRun+0x136>
 8001b68:	4b19      	ldr	r3, [pc, #100]	; (8001bd0 <timerRun+0x194>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	4a18      	ldr	r2, [pc, #96]	; (8001bd0 <timerRun+0x194>)
 8001b70:	6013      	str	r3, [r2, #0]
	if(timer10_counter == 0){
 8001b72:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <timerRun+0x194>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <timerRun+0x144>
		timer10_flag = 1;
 8001b7a:	4b16      	ldr	r3, [pc, #88]	; (8001bd4 <timerRun+0x198>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]
	}
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	200000d0 	.word	0x200000d0
 8001b8c:	200000cc 	.word	0x200000cc
 8001b90:	200000d8 	.word	0x200000d8
 8001b94:	200000d4 	.word	0x200000d4
 8001b98:	200000e0 	.word	0x200000e0
 8001b9c:	200000dc 	.word	0x200000dc
 8001ba0:	200000e8 	.word	0x200000e8
 8001ba4:	200000e4 	.word	0x200000e4
 8001ba8:	200000f0 	.word	0x200000f0
 8001bac:	200000ec 	.word	0x200000ec
 8001bb0:	200000f8 	.word	0x200000f8
 8001bb4:	200000f4 	.word	0x200000f4
 8001bb8:	20000100 	.word	0x20000100
 8001bbc:	200000fc 	.word	0x200000fc
 8001bc0:	20000108 	.word	0x20000108
 8001bc4:	20000104 	.word	0x20000104
 8001bc8:	20000110 	.word	0x20000110
 8001bcc:	2000010c 	.word	0x2000010c
 8001bd0:	20000118 	.word	0x20000118
 8001bd4:	20000114 	.word	0x20000114

08001bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bde:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <HAL_MspInit+0x5c>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	4a14      	ldr	r2, [pc, #80]	; (8001c34 <HAL_MspInit+0x5c>)
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6193      	str	r3, [r2, #24]
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_MspInit+0x5c>)
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf6:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <HAL_MspInit+0x5c>)
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	4a0e      	ldr	r2, [pc, #56]	; (8001c34 <HAL_MspInit+0x5c>)
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c00:	61d3      	str	r3, [r2, #28]
 8001c02:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <HAL_MspInit+0x5c>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_MspInit+0x60>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <HAL_MspInit+0x60>)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	3714      	adds	r7, #20
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40010000 	.word	0x40010000

08001c3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c4c:	d113      	bne.n	8001c76 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c4e:	4b0c      	ldr	r3, [pc, #48]	; (8001c80 <HAL_TIM_Base_MspInit+0x44>)
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	4a0b      	ldr	r2, [pc, #44]	; (8001c80 <HAL_TIM_Base_MspInit+0x44>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	61d3      	str	r3, [r2, #28]
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <HAL_TIM_Base_MspInit+0x44>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c66:	2200      	movs	r2, #0
 8001c68:	2100      	movs	r1, #0
 8001c6a:	201c      	movs	r0, #28
 8001c6c:	f000 fadd 	bl	800222a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c70:	201c      	movs	r0, #28
 8001c72:	f000 faf6 	bl	8002262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40021000 	.word	0x40021000

08001c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <NMI_Handler+0x4>

08001c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c8e:	e7fe      	b.n	8001c8e <HardFault_Handler+0x4>

08001c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c94:	e7fe      	b.n	8001c94 <MemManage_Handler+0x4>

08001c96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <BusFault_Handler+0x4>

08001c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca0:	e7fe      	b.n	8001ca0 <UsageFault_Handler+0x4>

08001ca2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc80      	pop	{r7}
 8001cac:	4770      	bx	lr

08001cae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr

08001cba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cca:	f000 f9bb 	bl	8002044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cd8:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <TIM2_IRQHandler+0x10>)
 8001cda:	f001 f917 	bl	8002f0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000144 	.word	0x20000144

08001ce8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr

08001cf4 <setRed_horizontal>:
#define SRC_TRAFFIC_C_

#include "traffic.h"
#include "main.h"

void setRed_horizontal(){
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDA_GPIO_Port, REDA_Pin, GPIO_PIN_SET);
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	2120      	movs	r1, #32
 8001cfc:	4807      	ldr	r0, [pc, #28]	; (8001d1c <setRed_horizontal+0x28>)
 8001cfe:	f000 fc5c 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWA_GPIO_Port, YELLOWA_Pin, GPIO_PIN_RESET);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2180      	movs	r1, #128	; 0x80
 8001d06:	4805      	ldr	r0, [pc, #20]	; (8001d1c <setRed_horizontal+0x28>)
 8001d08:	f000 fc57 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENA_GPIO_Port, GREENA_Pin, GPIO_PIN_RESET);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2140      	movs	r1, #64	; 0x40
 8001d10:	4802      	ldr	r0, [pc, #8]	; (8001d1c <setRed_horizontal+0x28>)
 8001d12:	f000 fc52 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40010800 	.word	0x40010800

08001d20 <setGreen_horizontal>:

void setGreen_horizontal(){
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDA_GPIO_Port, REDA_Pin, GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2120      	movs	r1, #32
 8001d28:	4807      	ldr	r0, [pc, #28]	; (8001d48 <setGreen_horizontal+0x28>)
 8001d2a:	f000 fc46 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWA_GPIO_Port, YELLOWA_Pin, GPIO_PIN_RESET);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2180      	movs	r1, #128	; 0x80
 8001d32:	4805      	ldr	r0, [pc, #20]	; (8001d48 <setGreen_horizontal+0x28>)
 8001d34:	f000 fc41 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENA_GPIO_Port, GREENA_Pin, GPIO_PIN_SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	2140      	movs	r1, #64	; 0x40
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <setGreen_horizontal+0x28>)
 8001d3e:	f000 fc3c 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40010800 	.word	0x40010800

08001d4c <setYellow_horizontal>:

void setYellow_horizontal(){
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDA_GPIO_Port, REDA_Pin, GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	2120      	movs	r1, #32
 8001d54:	4807      	ldr	r0, [pc, #28]	; (8001d74 <setYellow_horizontal+0x28>)
 8001d56:	f000 fc30 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWA_GPIO_Port, YELLOWA_Pin, GPIO_PIN_SET);
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	2180      	movs	r1, #128	; 0x80
 8001d5e:	4805      	ldr	r0, [pc, #20]	; (8001d74 <setYellow_horizontal+0x28>)
 8001d60:	f000 fc2b 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENA_GPIO_Port, GREENA_Pin, GPIO_PIN_RESET);
 8001d64:	2200      	movs	r2, #0
 8001d66:	2140      	movs	r1, #64	; 0x40
 8001d68:	4802      	ldr	r0, [pc, #8]	; (8001d74 <setYellow_horizontal+0x28>)
 8001d6a:	f000 fc26 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40010800 	.word	0x40010800

08001d78 <setRed_vertical>:

void setRed_vertical(){
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDB_GPIO_Port, REDB_Pin, GPIO_PIN_SET);
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d82:	4808      	ldr	r0, [pc, #32]	; (8001da4 <setRed_vertical+0x2c>)
 8001d84:	f000 fc19 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWB_GPIO_Port, YELLOWB_Pin, GPIO_PIN_RESET);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d8e:	4805      	ldr	r0, [pc, #20]	; (8001da4 <setRed_vertical+0x2c>)
 8001d90:	f000 fc13 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENB_GPIO_Port, GREENB_Pin, GPIO_PIN_RESET);
 8001d94:	2200      	movs	r2, #0
 8001d96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d9a:	4802      	ldr	r0, [pc, #8]	; (8001da4 <setRed_vertical+0x2c>)
 8001d9c:	f000 fc0d 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001da0:	bf00      	nop
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40010800 	.word	0x40010800

08001da8 <setGreen_vertical>:

void setGreen_vertical(){
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDB_GPIO_Port, REDB_Pin, GPIO_PIN_RESET);
 8001dac:	2200      	movs	r2, #0
 8001dae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001db2:	4808      	ldr	r0, [pc, #32]	; (8001dd4 <setGreen_vertical+0x2c>)
 8001db4:	f000 fc01 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWB_GPIO_Port, YELLOWB_Pin, GPIO_PIN_RESET);
 8001db8:	2200      	movs	r2, #0
 8001dba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dbe:	4805      	ldr	r0, [pc, #20]	; (8001dd4 <setGreen_vertical+0x2c>)
 8001dc0:	f000 fbfb 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENB_GPIO_Port, GREENB_Pin, GPIO_PIN_SET);
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dca:	4802      	ldr	r0, [pc, #8]	; (8001dd4 <setGreen_vertical+0x2c>)
 8001dcc:	f000 fbf5 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40010800 	.word	0x40010800

08001dd8 <setYellow_vertical>:

void setYellow_vertical(){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDB_GPIO_Port, REDB_Pin, GPIO_PIN_RESET);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001de2:	4808      	ldr	r0, [pc, #32]	; (8001e04 <setYellow_vertical+0x2c>)
 8001de4:	f000 fbe9 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWB_GPIO_Port, YELLOWB_Pin, GPIO_PIN_SET);
 8001de8:	2201      	movs	r2, #1
 8001dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dee:	4805      	ldr	r0, [pc, #20]	; (8001e04 <setYellow_vertical+0x2c>)
 8001df0:	f000 fbe3 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENB_GPIO_Port, GREENB_Pin, GPIO_PIN_RESET);
 8001df4:	2200      	movs	r2, #0
 8001df6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dfa:	4802      	ldr	r0, [pc, #8]	; (8001e04 <setYellow_vertical+0x2c>)
 8001dfc:	f000 fbdd 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40010800 	.word	0x40010800

08001e08 <toggleLedRed>:



void toggleLedRed(){
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001e0c:	2108      	movs	r1, #8
 8001e0e:	4802      	ldr	r0, [pc, #8]	; (8001e18 <toggleLedRed+0x10>)
 8001e10:	f000 fbeb 	bl	80025ea <HAL_GPIO_TogglePin>
}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40010800 	.word	0x40010800

08001e1c <toggleRed_horizontal>:

void toggleRed_horizontal(){
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(REDA_GPIO_Port, REDA_Pin);
 8001e20:	2120      	movs	r1, #32
 8001e22:	4802      	ldr	r0, [pc, #8]	; (8001e2c <toggleRed_horizontal+0x10>)
 8001e24:	f000 fbe1 	bl	80025ea <HAL_GPIO_TogglePin>
}
 8001e28:	bf00      	nop
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40010800 	.word	0x40010800

08001e30 <toggleGreen_horizontal>:

void toggleGreen_horizontal(){
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREENA_GPIO_Port, GREENA_Pin);
 8001e34:	2140      	movs	r1, #64	; 0x40
 8001e36:	4802      	ldr	r0, [pc, #8]	; (8001e40 <toggleGreen_horizontal+0x10>)
 8001e38:	f000 fbd7 	bl	80025ea <HAL_GPIO_TogglePin>
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40010800 	.word	0x40010800

08001e44 <toggleYellow_horizontal>:

void toggleYellow_horizontal(){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOWA_GPIO_Port, YELLOWA_Pin);
 8001e48:	2180      	movs	r1, #128	; 0x80
 8001e4a:	4802      	ldr	r0, [pc, #8]	; (8001e54 <toggleYellow_horizontal+0x10>)
 8001e4c:	f000 fbcd 	bl	80025ea <HAL_GPIO_TogglePin>
}
 8001e50:	bf00      	nop
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40010800 	.word	0x40010800

08001e58 <toggleRed_vertical>:

void toggleRed_vertical(){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(REDB_GPIO_Port, REDB_Pin);
 8001e5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e60:	4802      	ldr	r0, [pc, #8]	; (8001e6c <toggleRed_vertical+0x14>)
 8001e62:	f000 fbc2 	bl	80025ea <HAL_GPIO_TogglePin>
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40010800 	.word	0x40010800

08001e70 <toggleGreen_vertical>:

void toggleGreen_vertical(){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREENB_GPIO_Port, GREENB_Pin);
 8001e74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <toggleGreen_vertical+0x14>)
 8001e7a:	f000 fbb6 	bl	80025ea <HAL_GPIO_TogglePin>
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40010800 	.word	0x40010800

08001e88 <toggleYellow_vertical>:

void toggleYellow_vertical(){
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOWB_GPIO_Port, YELLOWB_Pin);
 8001e8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e90:	4802      	ldr	r0, [pc, #8]	; (8001e9c <toggleYellow_vertical+0x14>)
 8001e92:	f000 fbaa 	bl	80025ea <HAL_GPIO_TogglePin>
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40010800 	.word	0x40010800

08001ea0 <offGreenYellow_horizontal>:
void offAllLed_horizontal(){
	HAL_GPIO_WritePin(REDA_GPIO_Port, REDA_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(YELLOWA_GPIO_Port, YELLOWA_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GREENA_GPIO_Port, GREENA_Pin, GPIO_PIN_RESET);
}
void offGreenYellow_horizontal(){
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOWA_GPIO_Port, YELLOWA_Pin, GPIO_PIN_RESET);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2180      	movs	r1, #128	; 0x80
 8001ea8:	4804      	ldr	r0, [pc, #16]	; (8001ebc <offGreenYellow_horizontal+0x1c>)
 8001eaa:	f000 fb86 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENA_GPIO_Port, GREENA_Pin, GPIO_PIN_RESET);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2140      	movs	r1, #64	; 0x40
 8001eb2:	4802      	ldr	r0, [pc, #8]	; (8001ebc <offGreenYellow_horizontal+0x1c>)
 8001eb4:	f000 fb81 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40010800 	.word	0x40010800

08001ec0 <offGreenRed_horizontal>:
void offGreenRed_horizontal(){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDA_GPIO_Port, REDA_Pin, GPIO_PIN_RESET);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	2120      	movs	r1, #32
 8001ec8:	4804      	ldr	r0, [pc, #16]	; (8001edc <offGreenRed_horizontal+0x1c>)
 8001eca:	f000 fb76 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENA_GPIO_Port, GREENA_Pin, GPIO_PIN_RESET);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2140      	movs	r1, #64	; 0x40
 8001ed2:	4802      	ldr	r0, [pc, #8]	; (8001edc <offGreenRed_horizontal+0x1c>)
 8001ed4:	f000 fb71 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001ed8:	bf00      	nop
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40010800 	.word	0x40010800

08001ee0 <offRedYellow_horizontal>:
void offRedYellow_horizontal(){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDA_GPIO_Port, REDA_Pin, GPIO_PIN_RESET);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2120      	movs	r1, #32
 8001ee8:	4804      	ldr	r0, [pc, #16]	; (8001efc <offRedYellow_horizontal+0x1c>)
 8001eea:	f000 fb66 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWA_GPIO_Port, YELLOWA_Pin, GPIO_PIN_RESET);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2180      	movs	r1, #128	; 0x80
 8001ef2:	4802      	ldr	r0, [pc, #8]	; (8001efc <offRedYellow_horizontal+0x1c>)
 8001ef4:	f000 fb61 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001ef8:	bf00      	nop
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40010800 	.word	0x40010800

08001f00 <offGreenYellow_vertical>:
void offAllLed_vertical(){
	HAL_GPIO_WritePin(REDB_GPIO_Port, REDB_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(YELLOWB_GPIO_Port, YELLOWB_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GREENB_GPIO_Port, GREENB_Pin, GPIO_PIN_RESET);
}
void offGreenYellow_vertical(){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOWB_GPIO_Port, YELLOWB_Pin, GPIO_PIN_RESET);
 8001f04:	2200      	movs	r2, #0
 8001f06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f0a:	4805      	ldr	r0, [pc, #20]	; (8001f20 <offGreenYellow_vertical+0x20>)
 8001f0c:	f000 fb55 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENB_GPIO_Port, GREENB_Pin, GPIO_PIN_RESET);
 8001f10:	2200      	movs	r2, #0
 8001f12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f16:	4802      	ldr	r0, [pc, #8]	; (8001f20 <offGreenYellow_vertical+0x20>)
 8001f18:	f000 fb4f 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40010800 	.word	0x40010800

08001f24 <offGreenRed_vertical>:
void offGreenRed_vertical(){
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDB_GPIO_Port, REDB_Pin, GPIO_PIN_RESET);
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f2e:	4805      	ldr	r0, [pc, #20]	; (8001f44 <offGreenRed_vertical+0x20>)
 8001f30:	f000 fb43 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREENB_GPIO_Port, GREENB_Pin, GPIO_PIN_RESET);
 8001f34:	2200      	movs	r2, #0
 8001f36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f3a:	4802      	ldr	r0, [pc, #8]	; (8001f44 <offGreenRed_vertical+0x20>)
 8001f3c:	f000 fb3d 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40010800 	.word	0x40010800

08001f48 <offRedYellow_vertical>:
void offRedYellow_vertical(){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(REDB_GPIO_Port, REDB_Pin, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f52:	4805      	ldr	r0, [pc, #20]	; (8001f68 <offRedYellow_vertical+0x20>)
 8001f54:	f000 fb31 	bl	80025ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOWB_GPIO_Port, YELLOWB_Pin, GPIO_PIN_RESET);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f5e:	4802      	ldr	r0, [pc, #8]	; (8001f68 <offRedYellow_vertical+0x20>)
 8001f60:	f000 fb2b 	bl	80025ba <HAL_GPIO_WritePin>
}
 8001f64:	bf00      	nop
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40010800 	.word	0x40010800

08001f6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f6c:	f7ff febc 	bl	8001ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f70:	480b      	ldr	r0, [pc, #44]	; (8001fa0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f72:	490c      	ldr	r1, [pc, #48]	; (8001fa4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f74:	4a0c      	ldr	r2, [pc, #48]	; (8001fa8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f78:	e002      	b.n	8001f80 <LoopCopyDataInit>

08001f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7e:	3304      	adds	r3, #4

08001f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f84:	d3f9      	bcc.n	8001f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f86:	4a09      	ldr	r2, [pc, #36]	; (8001fac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f88:	4c09      	ldr	r4, [pc, #36]	; (8001fb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f8c:	e001      	b.n	8001f92 <LoopFillZerobss>

08001f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f90:	3204      	adds	r2, #4

08001f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f94:	d3fb      	bcc.n	8001f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f96:	f001 faf9 	bl	800358c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f9a:	f7ff fb2f 	bl	80015fc <main>
  bx lr
 8001f9e:	4770      	bx	lr
  ldr r0, =_sdata
 8001fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001fa8:	08003628 	.word	0x08003628
  ldr r2, =_sbss
 8001fac:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001fb0:	20000190 	.word	0x20000190

08001fb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC1_2_IRQHandler>
	...

08001fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <HAL_Init+0x28>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a07      	ldr	r2, [pc, #28]	; (8001fe0 <HAL_Init+0x28>)
 8001fc2:	f043 0310 	orr.w	r3, r3, #16
 8001fc6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f000 f923 	bl	8002214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fce:	200f      	movs	r0, #15
 8001fd0:	f000 f808 	bl	8001fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd4:	f7ff fe00 	bl	8001bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40022000 	.word	0x40022000

08001fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fec:	4b12      	ldr	r3, [pc, #72]	; (8002038 <HAL_InitTick+0x54>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_InitTick+0x58>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f000 f93b 	bl	800227e <HAL_SYSTICK_Config>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e00e      	b.n	8002030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d80a      	bhi.n	800202e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002018:	2200      	movs	r2, #0
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	f04f 30ff 	mov.w	r0, #4294967295
 8002020:	f000 f903 	bl	800222a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002024:	4a06      	ldr	r2, [pc, #24]	; (8002040 <HAL_InitTick+0x5c>)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
 800202c:	e000      	b.n	8002030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000080 	.word	0x20000080
 800203c:	20000088 	.word	0x20000088
 8002040:	20000084 	.word	0x20000084

08002044 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <HAL_IncTick+0x1c>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	4b05      	ldr	r3, [pc, #20]	; (8002064 <HAL_IncTick+0x20>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4413      	add	r3, r2
 8002054:	4a03      	ldr	r2, [pc, #12]	; (8002064 <HAL_IncTick+0x20>)
 8002056:	6013      	str	r3, [r2, #0]
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr
 8002060:	20000088 	.word	0x20000088
 8002064:	2000018c 	.word	0x2000018c

08002068 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  return uwTick;
 800206c:	4b02      	ldr	r3, [pc, #8]	; (8002078 <HAL_GetTick+0x10>)
 800206e:	681b      	ldr	r3, [r3, #0]
}
 8002070:	4618      	mov	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr
 8002078:	2000018c 	.word	0x2000018c

0800207c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002098:	4013      	ands	r3, r2
 800209a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ae:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	60d3      	str	r3, [r2, #12]
}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c8:	4b04      	ldr	r3, [pc, #16]	; (80020dc <__NVIC_GetPriorityGrouping+0x18>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	f003 0307 	and.w	r3, r3, #7
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	db0b      	blt.n	800210a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020f2:	79fb      	ldrb	r3, [r7, #7]
 80020f4:	f003 021f 	and.w	r2, r3, #31
 80020f8:	4906      	ldr	r1, [pc, #24]	; (8002114 <__NVIC_EnableIRQ+0x34>)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	095b      	lsrs	r3, r3, #5
 8002100:	2001      	movs	r0, #1
 8002102:	fa00 f202 	lsl.w	r2, r0, r2
 8002106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800210a:	bf00      	nop
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	e000e100 	.word	0xe000e100

08002118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002128:	2b00      	cmp	r3, #0
 800212a:	db0a      	blt.n	8002142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	b2da      	uxtb	r2, r3
 8002130:	490c      	ldr	r1, [pc, #48]	; (8002164 <__NVIC_SetPriority+0x4c>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	0112      	lsls	r2, r2, #4
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	440b      	add	r3, r1
 800213c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002140:	e00a      	b.n	8002158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b2da      	uxtb	r2, r3
 8002146:	4908      	ldr	r1, [pc, #32]	; (8002168 <__NVIC_SetPriority+0x50>)
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	3b04      	subs	r3, #4
 8002150:	0112      	lsls	r2, r2, #4
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	440b      	add	r3, r1
 8002156:	761a      	strb	r2, [r3, #24]
}
 8002158:	bf00      	nop
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	bc80      	pop	{r7}
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	e000e100 	.word	0xe000e100
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800216c:	b480      	push	{r7}
 800216e:	b089      	sub	sp, #36	; 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f1c3 0307 	rsb	r3, r3, #7
 8002186:	2b04      	cmp	r3, #4
 8002188:	bf28      	it	cs
 800218a:	2304      	movcs	r3, #4
 800218c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3304      	adds	r3, #4
 8002192:	2b06      	cmp	r3, #6
 8002194:	d902      	bls.n	800219c <NVIC_EncodePriority+0x30>
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	3b03      	subs	r3, #3
 800219a:	e000      	b.n	800219e <NVIC_EncodePriority+0x32>
 800219c:	2300      	movs	r3, #0
 800219e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a0:	f04f 32ff 	mov.w	r2, #4294967295
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	401a      	ands	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b4:	f04f 31ff 	mov.w	r1, #4294967295
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	fa01 f303 	lsl.w	r3, r1, r3
 80021be:	43d9      	mvns	r1, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	4313      	orrs	r3, r2
         );
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3724      	adds	r7, #36	; 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3b01      	subs	r3, #1
 80021dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021e0:	d301      	bcc.n	80021e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021e2:	2301      	movs	r3, #1
 80021e4:	e00f      	b.n	8002206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021e6:	4a0a      	ldr	r2, [pc, #40]	; (8002210 <SysTick_Config+0x40>)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3b01      	subs	r3, #1
 80021ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ee:	210f      	movs	r1, #15
 80021f0:	f04f 30ff 	mov.w	r0, #4294967295
 80021f4:	f7ff ff90 	bl	8002118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f8:	4b05      	ldr	r3, [pc, #20]	; (8002210 <SysTick_Config+0x40>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021fe:	4b04      	ldr	r3, [pc, #16]	; (8002210 <SysTick_Config+0x40>)
 8002200:	2207      	movs	r2, #7
 8002202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	e000e010 	.word	0xe000e010

08002214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ff2d 	bl	800207c <__NVIC_SetPriorityGrouping>
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800222a:	b580      	push	{r7, lr}
 800222c:	b086      	sub	sp, #24
 800222e:	af00      	add	r7, sp, #0
 8002230:	4603      	mov	r3, r0
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	607a      	str	r2, [r7, #4]
 8002236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800223c:	f7ff ff42 	bl	80020c4 <__NVIC_GetPriorityGrouping>
 8002240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	68b9      	ldr	r1, [r7, #8]
 8002246:	6978      	ldr	r0, [r7, #20]
 8002248:	f7ff ff90 	bl	800216c <NVIC_EncodePriority>
 800224c:	4602      	mov	r2, r0
 800224e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002252:	4611      	mov	r1, r2
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff ff5f 	bl	8002118 <__NVIC_SetPriority>
}
 800225a:	bf00      	nop
 800225c:	3718      	adds	r7, #24
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b082      	sub	sp, #8
 8002266:	af00      	add	r7, sp, #0
 8002268:	4603      	mov	r3, r0
 800226a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800226c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff ff35 	bl	80020e0 <__NVIC_EnableIRQ>
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7ff ffa2 	bl	80021d0 <SysTick_Config>
 800228c:	4603      	mov	r3, r0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
	...

08002298 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002298:	b480      	push	{r7}
 800229a:	b08b      	sub	sp, #44	; 0x2c
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022a2:	2300      	movs	r3, #0
 80022a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022a6:	2300      	movs	r3, #0
 80022a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022aa:	e148      	b.n	800253e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022ac:	2201      	movs	r2, #1
 80022ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	69fa      	ldr	r2, [r7, #28]
 80022bc:	4013      	ands	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	f040 8137 	bne.w	8002538 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	4aa3      	ldr	r2, [pc, #652]	; (800255c <HAL_GPIO_Init+0x2c4>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d05e      	beq.n	8002392 <HAL_GPIO_Init+0xfa>
 80022d4:	4aa1      	ldr	r2, [pc, #644]	; (800255c <HAL_GPIO_Init+0x2c4>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d875      	bhi.n	80023c6 <HAL_GPIO_Init+0x12e>
 80022da:	4aa1      	ldr	r2, [pc, #644]	; (8002560 <HAL_GPIO_Init+0x2c8>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d058      	beq.n	8002392 <HAL_GPIO_Init+0xfa>
 80022e0:	4a9f      	ldr	r2, [pc, #636]	; (8002560 <HAL_GPIO_Init+0x2c8>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d86f      	bhi.n	80023c6 <HAL_GPIO_Init+0x12e>
 80022e6:	4a9f      	ldr	r2, [pc, #636]	; (8002564 <HAL_GPIO_Init+0x2cc>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d052      	beq.n	8002392 <HAL_GPIO_Init+0xfa>
 80022ec:	4a9d      	ldr	r2, [pc, #628]	; (8002564 <HAL_GPIO_Init+0x2cc>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d869      	bhi.n	80023c6 <HAL_GPIO_Init+0x12e>
 80022f2:	4a9d      	ldr	r2, [pc, #628]	; (8002568 <HAL_GPIO_Init+0x2d0>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d04c      	beq.n	8002392 <HAL_GPIO_Init+0xfa>
 80022f8:	4a9b      	ldr	r2, [pc, #620]	; (8002568 <HAL_GPIO_Init+0x2d0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d863      	bhi.n	80023c6 <HAL_GPIO_Init+0x12e>
 80022fe:	4a9b      	ldr	r2, [pc, #620]	; (800256c <HAL_GPIO_Init+0x2d4>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d046      	beq.n	8002392 <HAL_GPIO_Init+0xfa>
 8002304:	4a99      	ldr	r2, [pc, #612]	; (800256c <HAL_GPIO_Init+0x2d4>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d85d      	bhi.n	80023c6 <HAL_GPIO_Init+0x12e>
 800230a:	2b12      	cmp	r3, #18
 800230c:	d82a      	bhi.n	8002364 <HAL_GPIO_Init+0xcc>
 800230e:	2b12      	cmp	r3, #18
 8002310:	d859      	bhi.n	80023c6 <HAL_GPIO_Init+0x12e>
 8002312:	a201      	add	r2, pc, #4	; (adr r2, 8002318 <HAL_GPIO_Init+0x80>)
 8002314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002318:	08002393 	.word	0x08002393
 800231c:	0800236d 	.word	0x0800236d
 8002320:	0800237f 	.word	0x0800237f
 8002324:	080023c1 	.word	0x080023c1
 8002328:	080023c7 	.word	0x080023c7
 800232c:	080023c7 	.word	0x080023c7
 8002330:	080023c7 	.word	0x080023c7
 8002334:	080023c7 	.word	0x080023c7
 8002338:	080023c7 	.word	0x080023c7
 800233c:	080023c7 	.word	0x080023c7
 8002340:	080023c7 	.word	0x080023c7
 8002344:	080023c7 	.word	0x080023c7
 8002348:	080023c7 	.word	0x080023c7
 800234c:	080023c7 	.word	0x080023c7
 8002350:	080023c7 	.word	0x080023c7
 8002354:	080023c7 	.word	0x080023c7
 8002358:	080023c7 	.word	0x080023c7
 800235c:	08002375 	.word	0x08002375
 8002360:	08002389 	.word	0x08002389
 8002364:	4a82      	ldr	r2, [pc, #520]	; (8002570 <HAL_GPIO_Init+0x2d8>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d013      	beq.n	8002392 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800236a:	e02c      	b.n	80023c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	623b      	str	r3, [r7, #32]
          break;
 8002372:	e029      	b.n	80023c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	3304      	adds	r3, #4
 800237a:	623b      	str	r3, [r7, #32]
          break;
 800237c:	e024      	b.n	80023c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	3308      	adds	r3, #8
 8002384:	623b      	str	r3, [r7, #32]
          break;
 8002386:	e01f      	b.n	80023c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	330c      	adds	r3, #12
 800238e:	623b      	str	r3, [r7, #32]
          break;
 8002390:	e01a      	b.n	80023c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d102      	bne.n	80023a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800239a:	2304      	movs	r3, #4
 800239c:	623b      	str	r3, [r7, #32]
          break;
 800239e:	e013      	b.n	80023c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d105      	bne.n	80023b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023a8:	2308      	movs	r3, #8
 80023aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	69fa      	ldr	r2, [r7, #28]
 80023b0:	611a      	str	r2, [r3, #16]
          break;
 80023b2:	e009      	b.n	80023c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023b4:	2308      	movs	r3, #8
 80023b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69fa      	ldr	r2, [r7, #28]
 80023bc:	615a      	str	r2, [r3, #20]
          break;
 80023be:	e003      	b.n	80023c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023c0:	2300      	movs	r3, #0
 80023c2:	623b      	str	r3, [r7, #32]
          break;
 80023c4:	e000      	b.n	80023c8 <HAL_GPIO_Init+0x130>
          break;
 80023c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	2bff      	cmp	r3, #255	; 0xff
 80023cc:	d801      	bhi.n	80023d2 <HAL_GPIO_Init+0x13a>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	e001      	b.n	80023d6 <HAL_GPIO_Init+0x13e>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3304      	adds	r3, #4
 80023d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2bff      	cmp	r3, #255	; 0xff
 80023dc:	d802      	bhi.n	80023e4 <HAL_GPIO_Init+0x14c>
 80023de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	e002      	b.n	80023ea <HAL_GPIO_Init+0x152>
 80023e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e6:	3b08      	subs	r3, #8
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	210f      	movs	r1, #15
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	fa01 f303 	lsl.w	r3, r1, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	401a      	ands	r2, r3
 80023fc:	6a39      	ldr	r1, [r7, #32]
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	fa01 f303 	lsl.w	r3, r1, r3
 8002404:	431a      	orrs	r2, r3
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 8090 	beq.w	8002538 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002418:	4b56      	ldr	r3, [pc, #344]	; (8002574 <HAL_GPIO_Init+0x2dc>)
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	4a55      	ldr	r2, [pc, #340]	; (8002574 <HAL_GPIO_Init+0x2dc>)
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	6193      	str	r3, [r2, #24]
 8002424:	4b53      	ldr	r3, [pc, #332]	; (8002574 <HAL_GPIO_Init+0x2dc>)
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	60bb      	str	r3, [r7, #8]
 800242e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002430:	4a51      	ldr	r2, [pc, #324]	; (8002578 <HAL_GPIO_Init+0x2e0>)
 8002432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002434:	089b      	lsrs	r3, r3, #2
 8002436:	3302      	adds	r3, #2
 8002438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800243c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800243e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002440:	f003 0303 	and.w	r3, r3, #3
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	220f      	movs	r2, #15
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	43db      	mvns	r3, r3
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	4013      	ands	r3, r2
 8002452:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a49      	ldr	r2, [pc, #292]	; (800257c <HAL_GPIO_Init+0x2e4>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d00d      	beq.n	8002478 <HAL_GPIO_Init+0x1e0>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a48      	ldr	r2, [pc, #288]	; (8002580 <HAL_GPIO_Init+0x2e8>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d007      	beq.n	8002474 <HAL_GPIO_Init+0x1dc>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a47      	ldr	r2, [pc, #284]	; (8002584 <HAL_GPIO_Init+0x2ec>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d101      	bne.n	8002470 <HAL_GPIO_Init+0x1d8>
 800246c:	2302      	movs	r3, #2
 800246e:	e004      	b.n	800247a <HAL_GPIO_Init+0x1e2>
 8002470:	2303      	movs	r3, #3
 8002472:	e002      	b.n	800247a <HAL_GPIO_Init+0x1e2>
 8002474:	2301      	movs	r3, #1
 8002476:	e000      	b.n	800247a <HAL_GPIO_Init+0x1e2>
 8002478:	2300      	movs	r3, #0
 800247a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800247c:	f002 0203 	and.w	r2, r2, #3
 8002480:	0092      	lsls	r2, r2, #2
 8002482:	4093      	lsls	r3, r2
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	4313      	orrs	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800248a:	493b      	ldr	r1, [pc, #236]	; (8002578 <HAL_GPIO_Init+0x2e0>)
 800248c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248e:	089b      	lsrs	r3, r3, #2
 8002490:	3302      	adds	r3, #2
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d006      	beq.n	80024b2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024a4:	4b38      	ldr	r3, [pc, #224]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	4937      	ldr	r1, [pc, #220]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	608b      	str	r3, [r1, #8]
 80024b0:	e006      	b.n	80024c0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024b2:	4b35      	ldr	r3, [pc, #212]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024b4:	689a      	ldr	r2, [r3, #8]
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	4933      	ldr	r1, [pc, #204]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024bc:	4013      	ands	r3, r2
 80024be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d006      	beq.n	80024da <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024cc:	4b2e      	ldr	r3, [pc, #184]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	492d      	ldr	r1, [pc, #180]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	60cb      	str	r3, [r1, #12]
 80024d8:	e006      	b.n	80024e8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024da:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024dc:	68da      	ldr	r2, [r3, #12]
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	43db      	mvns	r3, r3
 80024e2:	4929      	ldr	r1, [pc, #164]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024e4:	4013      	ands	r3, r2
 80024e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d006      	beq.n	8002502 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024f4:	4b24      	ldr	r3, [pc, #144]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	4923      	ldr	r1, [pc, #140]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	604b      	str	r3, [r1, #4]
 8002500:	e006      	b.n	8002510 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002502:	4b21      	ldr	r3, [pc, #132]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	43db      	mvns	r3, r3
 800250a:	491f      	ldr	r1, [pc, #124]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 800250c:	4013      	ands	r3, r2
 800250e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d006      	beq.n	800252a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800251c:	4b1a      	ldr	r3, [pc, #104]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4919      	ldr	r1, [pc, #100]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	4313      	orrs	r3, r2
 8002526:	600b      	str	r3, [r1, #0]
 8002528:	e006      	b.n	8002538 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800252a:	4b17      	ldr	r3, [pc, #92]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	43db      	mvns	r3, r3
 8002532:	4915      	ldr	r1, [pc, #84]	; (8002588 <HAL_GPIO_Init+0x2f0>)
 8002534:	4013      	ands	r3, r2
 8002536:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253a:	3301      	adds	r3, #1
 800253c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002544:	fa22 f303 	lsr.w	r3, r2, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	f47f aeaf 	bne.w	80022ac <HAL_GPIO_Init+0x14>
  }
}
 800254e:	bf00      	nop
 8002550:	bf00      	nop
 8002552:	372c      	adds	r7, #44	; 0x2c
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	10320000 	.word	0x10320000
 8002560:	10310000 	.word	0x10310000
 8002564:	10220000 	.word	0x10220000
 8002568:	10210000 	.word	0x10210000
 800256c:	10120000 	.word	0x10120000
 8002570:	10110000 	.word	0x10110000
 8002574:	40021000 	.word	0x40021000
 8002578:	40010000 	.word	0x40010000
 800257c:	40010800 	.word	0x40010800
 8002580:	40010c00 	.word	0x40010c00
 8002584:	40011000 	.word	0x40011000
 8002588:	40010400 	.word	0x40010400

0800258c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	887b      	ldrh	r3, [r7, #2]
 800259e:	4013      	ands	r3, r2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
 80025a8:	e001      	b.n	80025ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025aa:	2300      	movs	r3, #0
 80025ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr

080025ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	807b      	strh	r3, [r7, #2]
 80025c6:	4613      	mov	r3, r2
 80025c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ca:	787b      	ldrb	r3, [r7, #1]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d003      	beq.n	80025d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025d0:	887a      	ldrh	r2, [r7, #2]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025d6:	e003      	b.n	80025e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025d8:	887b      	ldrh	r3, [r7, #2]
 80025da:	041a      	lsls	r2, r3, #16
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	611a      	str	r2, [r3, #16]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b085      	sub	sp, #20
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
 80025f2:	460b      	mov	r3, r1
 80025f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025fc:	887a      	ldrh	r2, [r7, #2]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	041a      	lsls	r2, r3, #16
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	43d9      	mvns	r1, r3
 8002608:	887b      	ldrh	r3, [r7, #2]
 800260a:	400b      	ands	r3, r1
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	611a      	str	r2, [r3, #16]
}
 8002612:	bf00      	nop
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e26c      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 8087 	beq.w	800274a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800263c:	4b92      	ldr	r3, [pc, #584]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 030c 	and.w	r3, r3, #12
 8002644:	2b04      	cmp	r3, #4
 8002646:	d00c      	beq.n	8002662 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002648:	4b8f      	ldr	r3, [pc, #572]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 030c 	and.w	r3, r3, #12
 8002650:	2b08      	cmp	r3, #8
 8002652:	d112      	bne.n	800267a <HAL_RCC_OscConfig+0x5e>
 8002654:	4b8c      	ldr	r3, [pc, #560]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800265c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002660:	d10b      	bne.n	800267a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002662:	4b89      	ldr	r3, [pc, #548]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d06c      	beq.n	8002748 <HAL_RCC_OscConfig+0x12c>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d168      	bne.n	8002748 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e246      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002682:	d106      	bne.n	8002692 <HAL_RCC_OscConfig+0x76>
 8002684:	4b80      	ldr	r3, [pc, #512]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a7f      	ldr	r2, [pc, #508]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 800268a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800268e:	6013      	str	r3, [r2, #0]
 8002690:	e02e      	b.n	80026f0 <HAL_RCC_OscConfig+0xd4>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10c      	bne.n	80026b4 <HAL_RCC_OscConfig+0x98>
 800269a:	4b7b      	ldr	r3, [pc, #492]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a7a      	ldr	r2, [pc, #488]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	4b78      	ldr	r3, [pc, #480]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a77      	ldr	r2, [pc, #476]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	e01d      	b.n	80026f0 <HAL_RCC_OscConfig+0xd4>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026bc:	d10c      	bne.n	80026d8 <HAL_RCC_OscConfig+0xbc>
 80026be:	4b72      	ldr	r3, [pc, #456]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a71      	ldr	r2, [pc, #452]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	4b6f      	ldr	r3, [pc, #444]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a6e      	ldr	r2, [pc, #440]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	e00b      	b.n	80026f0 <HAL_RCC_OscConfig+0xd4>
 80026d8:	4b6b      	ldr	r3, [pc, #428]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a6a      	ldr	r2, [pc, #424]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026e2:	6013      	str	r3, [r2, #0]
 80026e4:	4b68      	ldr	r3, [pc, #416]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a67      	ldr	r2, [pc, #412]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80026ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d013      	beq.n	8002720 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f8:	f7ff fcb6 	bl	8002068 <HAL_GetTick>
 80026fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002700:	f7ff fcb2 	bl	8002068 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b64      	cmp	r3, #100	; 0x64
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e1fa      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002712:	4b5d      	ldr	r3, [pc, #372]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d0f0      	beq.n	8002700 <HAL_RCC_OscConfig+0xe4>
 800271e:	e014      	b.n	800274a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002720:	f7ff fca2 	bl	8002068 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002728:	f7ff fc9e 	bl	8002068 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b64      	cmp	r3, #100	; 0x64
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e1e6      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273a:	4b53      	ldr	r3, [pc, #332]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x10c>
 8002746:	e000      	b.n	800274a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002748:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d063      	beq.n	800281e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002756:	4b4c      	ldr	r3, [pc, #304]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00b      	beq.n	800277a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002762:	4b49      	ldr	r3, [pc, #292]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b08      	cmp	r3, #8
 800276c:	d11c      	bne.n	80027a8 <HAL_RCC_OscConfig+0x18c>
 800276e:	4b46      	ldr	r3, [pc, #280]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d116      	bne.n	80027a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800277a:	4b43      	ldr	r3, [pc, #268]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_RCC_OscConfig+0x176>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d001      	beq.n	8002792 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e1ba      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002792:	4b3d      	ldr	r3, [pc, #244]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	4939      	ldr	r1, [pc, #228]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027a6:	e03a      	b.n	800281e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d020      	beq.n	80027f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027b0:	4b36      	ldr	r3, [pc, #216]	; (800288c <HAL_RCC_OscConfig+0x270>)
 80027b2:	2201      	movs	r2, #1
 80027b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b6:	f7ff fc57 	bl	8002068 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027be:	f7ff fc53 	bl	8002068 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e19b      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d0:	4b2d      	ldr	r3, [pc, #180]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0f0      	beq.n	80027be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027dc:	4b2a      	ldr	r3, [pc, #168]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	4927      	ldr	r1, [pc, #156]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	600b      	str	r3, [r1, #0]
 80027f0:	e015      	b.n	800281e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027f2:	4b26      	ldr	r3, [pc, #152]	; (800288c <HAL_RCC_OscConfig+0x270>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f8:	f7ff fc36 	bl	8002068 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002800:	f7ff fc32 	bl	8002068 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e17a      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002812:	4b1d      	ldr	r3, [pc, #116]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0308 	and.w	r3, r3, #8
 8002826:	2b00      	cmp	r3, #0
 8002828:	d03a      	beq.n	80028a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d019      	beq.n	8002866 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002832:	4b17      	ldr	r3, [pc, #92]	; (8002890 <HAL_RCC_OscConfig+0x274>)
 8002834:	2201      	movs	r2, #1
 8002836:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002838:	f7ff fc16 	bl	8002068 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002840:	f7ff fc12 	bl	8002068 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e15a      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002852:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <HAL_RCC_OscConfig+0x26c>)
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800285e:	2001      	movs	r0, #1
 8002860:	f000 fa9a 	bl	8002d98 <RCC_Delay>
 8002864:	e01c      	b.n	80028a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002866:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <HAL_RCC_OscConfig+0x274>)
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800286c:	f7ff fbfc 	bl	8002068 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002872:	e00f      	b.n	8002894 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002874:	f7ff fbf8 	bl	8002068 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d908      	bls.n	8002894 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e140      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
 8002886:	bf00      	nop
 8002888:	40021000 	.word	0x40021000
 800288c:	42420000 	.word	0x42420000
 8002890:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002894:	4b9e      	ldr	r3, [pc, #632]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1e9      	bne.n	8002874 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 80a6 	beq.w	80029fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028ae:	2300      	movs	r3, #0
 80028b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b2:	4b97      	ldr	r3, [pc, #604]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10d      	bne.n	80028da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028be:	4b94      	ldr	r3, [pc, #592]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	4a93      	ldr	r2, [pc, #588]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80028c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028c8:	61d3      	str	r3, [r2, #28]
 80028ca:	4b91      	ldr	r3, [pc, #580]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028d6:	2301      	movs	r3, #1
 80028d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028da:	4b8e      	ldr	r3, [pc, #568]	; (8002b14 <HAL_RCC_OscConfig+0x4f8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d118      	bne.n	8002918 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028e6:	4b8b      	ldr	r3, [pc, #556]	; (8002b14 <HAL_RCC_OscConfig+0x4f8>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a8a      	ldr	r2, [pc, #552]	; (8002b14 <HAL_RCC_OscConfig+0x4f8>)
 80028ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028f2:	f7ff fbb9 	bl	8002068 <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f8:	e008      	b.n	800290c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028fa:	f7ff fbb5 	bl	8002068 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b64      	cmp	r3, #100	; 0x64
 8002906:	d901      	bls.n	800290c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e0fd      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290c:	4b81      	ldr	r3, [pc, #516]	; (8002b14 <HAL_RCC_OscConfig+0x4f8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002914:	2b00      	cmp	r3, #0
 8002916:	d0f0      	beq.n	80028fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d106      	bne.n	800292e <HAL_RCC_OscConfig+0x312>
 8002920:	4b7b      	ldr	r3, [pc, #492]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	4a7a      	ldr	r2, [pc, #488]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	6213      	str	r3, [r2, #32]
 800292c:	e02d      	b.n	800298a <HAL_RCC_OscConfig+0x36e>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10c      	bne.n	8002950 <HAL_RCC_OscConfig+0x334>
 8002936:	4b76      	ldr	r3, [pc, #472]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	4a75      	ldr	r2, [pc, #468]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 800293c:	f023 0301 	bic.w	r3, r3, #1
 8002940:	6213      	str	r3, [r2, #32]
 8002942:	4b73      	ldr	r3, [pc, #460]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	4a72      	ldr	r2, [pc, #456]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002948:	f023 0304 	bic.w	r3, r3, #4
 800294c:	6213      	str	r3, [r2, #32]
 800294e:	e01c      	b.n	800298a <HAL_RCC_OscConfig+0x36e>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	2b05      	cmp	r3, #5
 8002956:	d10c      	bne.n	8002972 <HAL_RCC_OscConfig+0x356>
 8002958:	4b6d      	ldr	r3, [pc, #436]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	4a6c      	ldr	r2, [pc, #432]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 800295e:	f043 0304 	orr.w	r3, r3, #4
 8002962:	6213      	str	r3, [r2, #32]
 8002964:	4b6a      	ldr	r3, [pc, #424]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	4a69      	ldr	r2, [pc, #420]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 800296a:	f043 0301 	orr.w	r3, r3, #1
 800296e:	6213      	str	r3, [r2, #32]
 8002970:	e00b      	b.n	800298a <HAL_RCC_OscConfig+0x36e>
 8002972:	4b67      	ldr	r3, [pc, #412]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	4a66      	ldr	r2, [pc, #408]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002978:	f023 0301 	bic.w	r3, r3, #1
 800297c:	6213      	str	r3, [r2, #32]
 800297e:	4b64      	ldr	r3, [pc, #400]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4a63      	ldr	r2, [pc, #396]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002984:	f023 0304 	bic.w	r3, r3, #4
 8002988:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d015      	beq.n	80029be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002992:	f7ff fb69 	bl	8002068 <HAL_GetTick>
 8002996:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002998:	e00a      	b.n	80029b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800299a:	f7ff fb65 	bl	8002068 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e0ab      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b0:	4b57      	ldr	r3, [pc, #348]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0ee      	beq.n	800299a <HAL_RCC_OscConfig+0x37e>
 80029bc:	e014      	b.n	80029e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029be:	f7ff fb53 	bl	8002068 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029c4:	e00a      	b.n	80029dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029c6:	f7ff fb4f 	bl	8002068 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e095      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029dc:	4b4c      	ldr	r3, [pc, #304]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1ee      	bne.n	80029c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029e8:	7dfb      	ldrb	r3, [r7, #23]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d105      	bne.n	80029fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029ee:	4b48      	ldr	r3, [pc, #288]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	4a47      	ldr	r2, [pc, #284]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 80029f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 8081 	beq.w	8002b06 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a04:	4b42      	ldr	r3, [pc, #264]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 030c 	and.w	r3, r3, #12
 8002a0c:	2b08      	cmp	r3, #8
 8002a0e:	d061      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	69db      	ldr	r3, [r3, #28]
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d146      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a18:	4b3f      	ldr	r3, [pc, #252]	; (8002b18 <HAL_RCC_OscConfig+0x4fc>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1e:	f7ff fb23 	bl	8002068 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a26:	f7ff fb1f 	bl	8002068 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e067      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a38:	4b35      	ldr	r3, [pc, #212]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1f0      	bne.n	8002a26 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a4c:	d108      	bne.n	8002a60 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a4e:	4b30      	ldr	r3, [pc, #192]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	492d      	ldr	r1, [pc, #180]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a60:	4b2b      	ldr	r3, [pc, #172]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a19      	ldr	r1, [r3, #32]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a70:	430b      	orrs	r3, r1
 8002a72:	4927      	ldr	r1, [pc, #156]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a78:	4b27      	ldr	r3, [pc, #156]	; (8002b18 <HAL_RCC_OscConfig+0x4fc>)
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7e:	f7ff faf3 	bl	8002068 <HAL_GetTick>
 8002a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a86:	f7ff faef 	bl	8002068 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e037      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a98:	4b1d      	ldr	r3, [pc, #116]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0f0      	beq.n	8002a86 <HAL_RCC_OscConfig+0x46a>
 8002aa4:	e02f      	b.n	8002b06 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa6:	4b1c      	ldr	r3, [pc, #112]	; (8002b18 <HAL_RCC_OscConfig+0x4fc>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7ff fadc 	bl	8002068 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab4:	f7ff fad8 	bl	8002068 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e020      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ac6:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x498>
 8002ad2:	e018      	b.n	8002b06 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d101      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e013      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ae0:	4b0b      	ldr	r3, [pc, #44]	; (8002b10 <HAL_RCC_OscConfig+0x4f4>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d106      	bne.n	8002b02 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d001      	beq.n	8002b06 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40021000 	.word	0x40021000
 8002b14:	40007000 	.word	0x40007000
 8002b18:	42420060 	.word	0x42420060

08002b1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0d0      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b30:	4b6a      	ldr	r3, [pc, #424]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0307 	and.w	r3, r3, #7
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d910      	bls.n	8002b60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3e:	4b67      	ldr	r3, [pc, #412]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f023 0207 	bic.w	r2, r3, #7
 8002b46:	4965      	ldr	r1, [pc, #404]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4e:	4b63      	ldr	r3, [pc, #396]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d001      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e0b8      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d020      	beq.n	8002bae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d005      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b78:	4b59      	ldr	r3, [pc, #356]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	4a58      	ldr	r2, [pc, #352]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b82:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d005      	beq.n	8002b9c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b90:	4b53      	ldr	r3, [pc, #332]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	4a52      	ldr	r2, [pc, #328]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b96:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b9a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b9c:	4b50      	ldr	r3, [pc, #320]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	494d      	ldr	r1, [pc, #308]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d040      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d107      	bne.n	8002bd2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc2:	4b47      	ldr	r3, [pc, #284]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d115      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e07f      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d107      	bne.n	8002bea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bda:	4b41      	ldr	r3, [pc, #260]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d109      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e073      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bea:	4b3d      	ldr	r3, [pc, #244]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e06b      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bfa:	4b39      	ldr	r3, [pc, #228]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f023 0203 	bic.w	r2, r3, #3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	4936      	ldr	r1, [pc, #216]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c0c:	f7ff fa2c 	bl	8002068 <HAL_GetTick>
 8002c10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c12:	e00a      	b.n	8002c2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c14:	f7ff fa28 	bl	8002068 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e053      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f003 020c 	and.w	r2, r3, #12
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d1eb      	bne.n	8002c14 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c3c:	4b27      	ldr	r3, [pc, #156]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d210      	bcs.n	8002c6c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4a:	4b24      	ldr	r3, [pc, #144]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f023 0207 	bic.w	r2, r3, #7
 8002c52:	4922      	ldr	r1, [pc, #136]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5a:	4b20      	ldr	r3, [pc, #128]	; (8002cdc <HAL_RCC_ClockConfig+0x1c0>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0307 	and.w	r3, r3, #7
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d001      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e032      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d008      	beq.n	8002c8a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c78:	4b19      	ldr	r3, [pc, #100]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	4916      	ldr	r1, [pc, #88]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d009      	beq.n	8002caa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c96:	4b12      	ldr	r3, [pc, #72]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	00db      	lsls	r3, r3, #3
 8002ca4:	490e      	ldr	r1, [pc, #56]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002caa:	f000 f821 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	091b      	lsrs	r3, r3, #4
 8002cb6:	f003 030f 	and.w	r3, r3, #15
 8002cba:	490a      	ldr	r1, [pc, #40]	; (8002ce4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cbc:	5ccb      	ldrb	r3, [r1, r3]
 8002cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc2:	4a09      	ldr	r2, [pc, #36]	; (8002ce8 <HAL_RCC_ClockConfig+0x1cc>)
 8002cc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cc6:	4b09      	ldr	r3, [pc, #36]	; (8002cec <HAL_RCC_ClockConfig+0x1d0>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff f98a 	bl	8001fe4 <HAL_InitTick>

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	40022000 	.word	0x40022000
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	080035fc 	.word	0x080035fc
 8002ce8:	20000080 	.word	0x20000080
 8002cec:	20000084 	.word	0x20000084

08002cf0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b087      	sub	sp, #28
 8002cf4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60bb      	str	r3, [r7, #8]
 8002cfe:	2300      	movs	r3, #0
 8002d00:	617b      	str	r3, [r7, #20]
 8002d02:	2300      	movs	r3, #0
 8002d04:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d0a:	4b1e      	ldr	r3, [pc, #120]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f003 030c 	and.w	r3, r3, #12
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d002      	beq.n	8002d20 <HAL_RCC_GetSysClockFreq+0x30>
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d003      	beq.n	8002d26 <HAL_RCC_GetSysClockFreq+0x36>
 8002d1e:	e027      	b.n	8002d70 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d20:	4b19      	ldr	r3, [pc, #100]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d22:	613b      	str	r3, [r7, #16]
      break;
 8002d24:	e027      	b.n	8002d76 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	0c9b      	lsrs	r3, r3, #18
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	4a17      	ldr	r2, [pc, #92]	; (8002d8c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d30:	5cd3      	ldrb	r3, [r2, r3]
 8002d32:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d010      	beq.n	8002d60 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d3e:	4b11      	ldr	r3, [pc, #68]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	0c5b      	lsrs	r3, r3, #17
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	4a11      	ldr	r2, [pc, #68]	; (8002d90 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d4a:	5cd3      	ldrb	r3, [r2, r3]
 8002d4c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a0d      	ldr	r2, [pc, #52]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d52:	fb02 f203 	mul.w	r2, r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d5c:	617b      	str	r3, [r7, #20]
 8002d5e:	e004      	b.n	8002d6a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a0c      	ldr	r2, [pc, #48]	; (8002d94 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d64:	fb02 f303 	mul.w	r3, r2, r3
 8002d68:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	613b      	str	r3, [r7, #16]
      break;
 8002d6e:	e002      	b.n	8002d76 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d70:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d72:	613b      	str	r3, [r7, #16]
      break;
 8002d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d76:	693b      	ldr	r3, [r7, #16]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	371c      	adds	r7, #28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	40021000 	.word	0x40021000
 8002d88:	007a1200 	.word	0x007a1200
 8002d8c:	0800360c 	.word	0x0800360c
 8002d90:	0800361c 	.word	0x0800361c
 8002d94:	003d0900 	.word	0x003d0900

08002d98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002da0:	4b0a      	ldr	r3, [pc, #40]	; (8002dcc <RCC_Delay+0x34>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0a      	ldr	r2, [pc, #40]	; (8002dd0 <RCC_Delay+0x38>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	0a5b      	lsrs	r3, r3, #9
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	fb02 f303 	mul.w	r3, r2, r3
 8002db2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002db4:	bf00      	nop
  }
  while (Delay --);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	1e5a      	subs	r2, r3, #1
 8002dba:	60fa      	str	r2, [r7, #12]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1f9      	bne.n	8002db4 <RCC_Delay+0x1c>
}
 8002dc0:	bf00      	nop
 8002dc2:	bf00      	nop
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr
 8002dcc:	20000080 	.word	0x20000080
 8002dd0:	10624dd3 	.word	0x10624dd3

08002dd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e041      	b.n	8002e6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d106      	bne.n	8002e00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fe ff1e 	bl	8001c3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2202      	movs	r2, #2
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3304      	adds	r3, #4
 8002e10:	4619      	mov	r1, r3
 8002e12:	4610      	mov	r0, r2
 8002e14:	f000 fa56 	bl	80032c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d001      	beq.n	8002e8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e035      	b.n	8002ef8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68da      	ldr	r2, [r3, #12]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a16      	ldr	r2, [pc, #88]	; (8002f04 <HAL_TIM_Base_Start_IT+0x90>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d009      	beq.n	8002ec2 <HAL_TIM_Base_Start_IT+0x4e>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eb6:	d004      	beq.n	8002ec2 <HAL_TIM_Base_Start_IT+0x4e>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a12      	ldr	r2, [pc, #72]	; (8002f08 <HAL_TIM_Base_Start_IT+0x94>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d111      	bne.n	8002ee6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2b06      	cmp	r3, #6
 8002ed2:	d010      	beq.n	8002ef6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0201 	orr.w	r2, r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ee4:	e007      	b.n	8002ef6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f042 0201 	orr.w	r2, r2, #1
 8002ef4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3714      	adds	r7, #20
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	40012c00 	.word	0x40012c00
 8002f08:	40000400 	.word	0x40000400

08002f0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d020      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d01b      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f06f 0202 	mvn.w	r2, #2
 8002f40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2201      	movs	r2, #1
 8002f46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	f003 0303 	and.w	r3, r3, #3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 f998 	bl	800328c <HAL_TIM_IC_CaptureCallback>
 8002f5c:	e005      	b.n	8002f6a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f98b 	bl	800327a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 f99a 	bl	800329e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f003 0304 	and.w	r3, r3, #4
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d020      	beq.n	8002fbc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 0304 	and.w	r3, r3, #4
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01b      	beq.n	8002fbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f06f 0204 	mvn.w	r2, #4
 8002f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2202      	movs	r2, #2
 8002f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f972 	bl	800328c <HAL_TIM_IC_CaptureCallback>
 8002fa8:	e005      	b.n	8002fb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f965 	bl	800327a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 f974 	bl	800329e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d020      	beq.n	8003008 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d01b      	beq.n	8003008 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0208 	mvn.w	r2, #8
 8002fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2204      	movs	r2, #4
 8002fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f94c 	bl	800328c <HAL_TIM_IC_CaptureCallback>
 8002ff4:	e005      	b.n	8003002 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f93f 	bl	800327a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 f94e 	bl	800329e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 0310 	and.w	r3, r3, #16
 800300e:	2b00      	cmp	r3, #0
 8003010:	d020      	beq.n	8003054 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	2b00      	cmp	r3, #0
 800301a:	d01b      	beq.n	8003054 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f06f 0210 	mvn.w	r2, #16
 8003024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2208      	movs	r2, #8
 800302a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f926 	bl	800328c <HAL_TIM_IC_CaptureCallback>
 8003040:	e005      	b.n	800304e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f919 	bl	800327a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 f928 	bl	800329e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00c      	beq.n	8003078 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b00      	cmp	r3, #0
 8003066:	d007      	beq.n	8003078 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f06f 0201 	mvn.w	r2, #1
 8003070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7fe fbe6 	bl	8001844 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00c      	beq.n	800309c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003088:	2b00      	cmp	r3, #0
 800308a:	d007      	beq.n	800309c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f000 fa6f 	bl	800357a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00c      	beq.n	80030c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d007      	beq.n	80030c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f8f8 	bl	80032b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	f003 0320 	and.w	r3, r3, #32
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00c      	beq.n	80030e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f003 0320 	and.w	r3, r3, #32
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d007      	beq.n	80030e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f06f 0220 	mvn.w	r2, #32
 80030dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fa42 	bl	8003568 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030e4:	bf00      	nop
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003100:	2b01      	cmp	r3, #1
 8003102:	d101      	bne.n	8003108 <HAL_TIM_ConfigClockSource+0x1c>
 8003104:	2302      	movs	r3, #2
 8003106:	e0b4      	b.n	8003272 <HAL_TIM_ConfigClockSource+0x186>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003126:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800312e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003140:	d03e      	beq.n	80031c0 <HAL_TIM_ConfigClockSource+0xd4>
 8003142:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003146:	f200 8087 	bhi.w	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 800314a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800314e:	f000 8086 	beq.w	800325e <HAL_TIM_ConfigClockSource+0x172>
 8003152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003156:	d87f      	bhi.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 8003158:	2b70      	cmp	r3, #112	; 0x70
 800315a:	d01a      	beq.n	8003192 <HAL_TIM_ConfigClockSource+0xa6>
 800315c:	2b70      	cmp	r3, #112	; 0x70
 800315e:	d87b      	bhi.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 8003160:	2b60      	cmp	r3, #96	; 0x60
 8003162:	d050      	beq.n	8003206 <HAL_TIM_ConfigClockSource+0x11a>
 8003164:	2b60      	cmp	r3, #96	; 0x60
 8003166:	d877      	bhi.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 8003168:	2b50      	cmp	r3, #80	; 0x50
 800316a:	d03c      	beq.n	80031e6 <HAL_TIM_ConfigClockSource+0xfa>
 800316c:	2b50      	cmp	r3, #80	; 0x50
 800316e:	d873      	bhi.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 8003170:	2b40      	cmp	r3, #64	; 0x40
 8003172:	d058      	beq.n	8003226 <HAL_TIM_ConfigClockSource+0x13a>
 8003174:	2b40      	cmp	r3, #64	; 0x40
 8003176:	d86f      	bhi.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 8003178:	2b30      	cmp	r3, #48	; 0x30
 800317a:	d064      	beq.n	8003246 <HAL_TIM_ConfigClockSource+0x15a>
 800317c:	2b30      	cmp	r3, #48	; 0x30
 800317e:	d86b      	bhi.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 8003180:	2b20      	cmp	r3, #32
 8003182:	d060      	beq.n	8003246 <HAL_TIM_ConfigClockSource+0x15a>
 8003184:	2b20      	cmp	r3, #32
 8003186:	d867      	bhi.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
 8003188:	2b00      	cmp	r3, #0
 800318a:	d05c      	beq.n	8003246 <HAL_TIM_ConfigClockSource+0x15a>
 800318c:	2b10      	cmp	r3, #16
 800318e:	d05a      	beq.n	8003246 <HAL_TIM_ConfigClockSource+0x15a>
 8003190:	e062      	b.n	8003258 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6818      	ldr	r0, [r3, #0]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	6899      	ldr	r1, [r3, #8]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f000 f96a 	bl	800347a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	609a      	str	r2, [r3, #8]
      break;
 80031be:	e04f      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6818      	ldr	r0, [r3, #0]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	6899      	ldr	r1, [r3, #8]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	f000 f953 	bl	800347a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031e2:	609a      	str	r2, [r3, #8]
      break;
 80031e4:	e03c      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	6859      	ldr	r1, [r3, #4]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	461a      	mov	r2, r3
 80031f4:	f000 f8ca 	bl	800338c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2150      	movs	r1, #80	; 0x50
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 f921 	bl	8003446 <TIM_ITRx_SetConfig>
      break;
 8003204:	e02c      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6818      	ldr	r0, [r3, #0]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	6859      	ldr	r1, [r3, #4]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	461a      	mov	r2, r3
 8003214:	f000 f8e8 	bl	80033e8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2160      	movs	r1, #96	; 0x60
 800321e:	4618      	mov	r0, r3
 8003220:	f000 f911 	bl	8003446 <TIM_ITRx_SetConfig>
      break;
 8003224:	e01c      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6818      	ldr	r0, [r3, #0]
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	6859      	ldr	r1, [r3, #4]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	461a      	mov	r2, r3
 8003234:	f000 f8aa 	bl	800338c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2140      	movs	r1, #64	; 0x40
 800323e:	4618      	mov	r0, r3
 8003240:	f000 f901 	bl	8003446 <TIM_ITRx_SetConfig>
      break;
 8003244:	e00c      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4619      	mov	r1, r3
 8003250:	4610      	mov	r0, r2
 8003252:	f000 f8f8 	bl	8003446 <TIM_ITRx_SetConfig>
      break;
 8003256:	e003      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	73fb      	strb	r3, [r7, #15]
      break;
 800325c:	e000      	b.n	8003260 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800325e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
}
 8003272:	4618      	mov	r0, r3
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr

0800329e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr

080032b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr
	...

080032c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a2b      	ldr	r2, [pc, #172]	; (8003384 <TIM_Base_SetConfig+0xc0>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d007      	beq.n	80032ec <TIM_Base_SetConfig+0x28>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e2:	d003      	beq.n	80032ec <TIM_Base_SetConfig+0x28>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a28      	ldr	r2, [pc, #160]	; (8003388 <TIM_Base_SetConfig+0xc4>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d108      	bne.n	80032fe <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a20      	ldr	r2, [pc, #128]	; (8003384 <TIM_Base_SetConfig+0xc0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d007      	beq.n	8003316 <TIM_Base_SetConfig+0x52>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800330c:	d003      	beq.n	8003316 <TIM_Base_SetConfig+0x52>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a1d      	ldr	r2, [pc, #116]	; (8003388 <TIM_Base_SetConfig+0xc4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d108      	bne.n	8003328 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800331c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	4313      	orrs	r3, r2
 8003326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	4313      	orrs	r3, r2
 8003334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a0d      	ldr	r2, [pc, #52]	; (8003384 <TIM_Base_SetConfig+0xc0>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d103      	bne.n	800335c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d005      	beq.n	800337a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f023 0201 	bic.w	r2, r3, #1
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	611a      	str	r2, [r3, #16]
  }
}
 800337a:	bf00      	nop
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	bc80      	pop	{r7}
 8003382:	4770      	bx	lr
 8003384:	40012c00 	.word	0x40012c00
 8003388:	40000400 	.word	0x40000400

0800338c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800338c:	b480      	push	{r7}
 800338e:	b087      	sub	sp, #28
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	f023 0201 	bic.w	r2, r3, #1
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	4313      	orrs	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f023 030a 	bic.w	r3, r3, #10
 80033c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	621a      	str	r2, [r3, #32]
}
 80033de:	bf00      	nop
 80033e0:	371c      	adds	r7, #28
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bc80      	pop	{r7}
 80033e6:	4770      	bx	lr

080033e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b087      	sub	sp, #28
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	f023 0210 	bic.w	r2, r3, #16
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	031b      	lsls	r3, r3, #12
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4313      	orrs	r3, r2
 800341c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003424:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	4313      	orrs	r3, r2
 800342e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	621a      	str	r2, [r3, #32]
}
 800343c:	bf00      	nop
 800343e:	371c      	adds	r7, #28
 8003440:	46bd      	mov	sp, r7
 8003442:	bc80      	pop	{r7}
 8003444:	4770      	bx	lr

08003446 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003446:	b480      	push	{r7}
 8003448:	b085      	sub	sp, #20
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
 800344e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800345c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4313      	orrs	r3, r2
 8003464:	f043 0307 	orr.w	r3, r3, #7
 8003468:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68fa      	ldr	r2, [r7, #12]
 800346e:	609a      	str	r2, [r3, #8]
}
 8003470:	bf00      	nop
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	bc80      	pop	{r7}
 8003478:	4770      	bx	lr

0800347a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800347a:	b480      	push	{r7}
 800347c:	b087      	sub	sp, #28
 800347e:	af00      	add	r7, sp, #0
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	60b9      	str	r1, [r7, #8]
 8003484:	607a      	str	r2, [r7, #4]
 8003486:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003494:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	021a      	lsls	r2, r3, #8
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	431a      	orrs	r2, r3
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	609a      	str	r2, [r3, #8]
}
 80034ae:	bf00      	nop
 80034b0:	371c      	adds	r7, #28
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr

080034b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034cc:	2302      	movs	r3, #2
 80034ce:	e041      	b.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2202      	movs	r2, #2
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68fa      	ldr	r2, [r7, #12]
 80034fe:	4313      	orrs	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a14      	ldr	r2, [pc, #80]	; (8003560 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d009      	beq.n	8003528 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800351c:	d004      	beq.n	8003528 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a10      	ldr	r2, [pc, #64]	; (8003564 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d10c      	bne.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800352e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	4313      	orrs	r3, r2
 8003538:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3714      	adds	r7, #20
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	40012c00 	.word	0x40012c00
 8003564:	40000400 	.word	0x40000400

08003568 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	bc80      	pop	{r7}
 8003578:	4770      	bx	lr

0800357a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800357a:	b480      	push	{r7}
 800357c:	b083      	sub	sp, #12
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003582:	bf00      	nop
 8003584:	370c      	adds	r7, #12
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr

0800358c <__libc_init_array>:
 800358c:	b570      	push	{r4, r5, r6, lr}
 800358e:	2600      	movs	r6, #0
 8003590:	4d0c      	ldr	r5, [pc, #48]	; (80035c4 <__libc_init_array+0x38>)
 8003592:	4c0d      	ldr	r4, [pc, #52]	; (80035c8 <__libc_init_array+0x3c>)
 8003594:	1b64      	subs	r4, r4, r5
 8003596:	10a4      	asrs	r4, r4, #2
 8003598:	42a6      	cmp	r6, r4
 800359a:	d109      	bne.n	80035b0 <__libc_init_array+0x24>
 800359c:	f000 f822 	bl	80035e4 <_init>
 80035a0:	2600      	movs	r6, #0
 80035a2:	4d0a      	ldr	r5, [pc, #40]	; (80035cc <__libc_init_array+0x40>)
 80035a4:	4c0a      	ldr	r4, [pc, #40]	; (80035d0 <__libc_init_array+0x44>)
 80035a6:	1b64      	subs	r4, r4, r5
 80035a8:	10a4      	asrs	r4, r4, #2
 80035aa:	42a6      	cmp	r6, r4
 80035ac:	d105      	bne.n	80035ba <__libc_init_array+0x2e>
 80035ae:	bd70      	pop	{r4, r5, r6, pc}
 80035b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80035b4:	4798      	blx	r3
 80035b6:	3601      	adds	r6, #1
 80035b8:	e7ee      	b.n	8003598 <__libc_init_array+0xc>
 80035ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80035be:	4798      	blx	r3
 80035c0:	3601      	adds	r6, #1
 80035c2:	e7f2      	b.n	80035aa <__libc_init_array+0x1e>
 80035c4:	08003620 	.word	0x08003620
 80035c8:	08003620 	.word	0x08003620
 80035cc:	08003620 	.word	0x08003620
 80035d0:	08003624 	.word	0x08003624

080035d4 <memset>:
 80035d4:	4603      	mov	r3, r0
 80035d6:	4402      	add	r2, r0
 80035d8:	4293      	cmp	r3, r2
 80035da:	d100      	bne.n	80035de <memset+0xa>
 80035dc:	4770      	bx	lr
 80035de:	f803 1b01 	strb.w	r1, [r3], #1
 80035e2:	e7f9      	b.n	80035d8 <memset+0x4>

080035e4 <_init>:
 80035e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035e6:	bf00      	nop
 80035e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035ea:	bc08      	pop	{r3}
 80035ec:	469e      	mov	lr, r3
 80035ee:	4770      	bx	lr

080035f0 <_fini>:
 80035f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035f2:	bf00      	nop
 80035f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035f6:	bc08      	pop	{r3}
 80035f8:	469e      	mov	lr, r3
 80035fa:	4770      	bx	lr
