--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf nexys3.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14203 paths analyzed, 722 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.577ns.
--------------------------------------------------------------------------------

Paths for end point Calmatch/incorrectHit_reg (SLICE_X13Y40.A5), 4391 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.C3      net (fanout=17)       1.598   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Tilo                  0.343   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_G
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X14Y40.D4      net (fanout=8)        0.485   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X14Y40.D       Tilo                  0.203   N153
                                                       Calmatch/_n01947_SW4
    SLICE_X13Y40.C3      net (fanout=1)        0.503   N153
    SLICE_X13Y40.C       Tilo                  0.259   Calmatch/incorrectHit_reg
                                                       Calmatch/_n01947
    SLICE_X13Y40.B4      net (fanout=1)        0.327   Calmatch/_n01948
    SLICE_X13Y40.B       Tilo                  0.259   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set_SW0
    SLICE_X13Y40.A5      net (fanout=1)        0.187   N150
    SLICE_X13Y40.CLK     Tas                   0.322   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (2.187ns logic, 5.335ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.C3      net (fanout=17)       1.598   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Tilo                  0.343   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_G
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X13Y42.A2      net (fanout=8)        0.662   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X13Y42.A       Tilo                  0.259   Calmatch/keysPressed<4>
                                                       Calmatch/Mmux__n016213
    SLICE_X13Y40.B1      net (fanout=3)        0.854   Calmatch/_n0162<0>
    SLICE_X13Y40.B       Tilo                  0.259   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set_SW0
    SLICE_X13Y40.A5      net (fanout=1)        0.187   N150
    SLICE_X13Y40.CLK     Tas                   0.322   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (1.984ns logic, 5.536ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.505ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.C3      net (fanout=17)       1.598   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Tilo                  0.343   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_G
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X15Y41.C3      net (fanout=8)        0.514   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X15Y41.C       Tilo                  0.259   Calmatch/keysPressed<2>
                                                       Calmatch/Mmux__n016241
    SLICE_X14Y40.A3      net (fanout=3)        0.480   Calmatch/_n0162<3>
    SLICE_X14Y40.A       Tilo                  0.203   N153
                                                       Calmatch/_n01945
    SLICE_X13Y40.B6      net (fanout=1)        0.304   Calmatch/_n01946
    SLICE_X13Y40.B       Tilo                  0.259   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set_SW0
    SLICE_X13Y40.A5      net (fanout=1)        0.187   N150
    SLICE_X13Y40.CLK     Tas                   0.322   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.505ns (2.187ns logic, 5.318ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point Calmatch/correctHit_reg (SLICE_X12Y40.A5), 1344 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/correctHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.964ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/correctHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.C3      net (fanout=17)       1.598   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Tilo                  0.343   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_G
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X15Y41.C3      net (fanout=8)        0.514   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X15Y41.C       Tilo                  0.259   Calmatch/keysPressed<2>
                                                       Calmatch/Mmux__n016241
    SLICE_X12Y40.B4      net (fanout=3)        0.493   Calmatch/_n0162<3>
    SLICE_X12Y40.B       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X12Y40.A5      net (fanout=2)        0.175   N132
    SLICE_X12Y40.CLK     Tas                   0.341   Calmatch/correctHit_reg
                                                       Calmatch/correctHit_reg_glue_set
                                                       Calmatch/correctHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (1.949ns logic, 5.015ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/correctHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/correctHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.D3      net (fanout=17)       1.561   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Topdc                 0.338   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_F
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X15Y41.C3      net (fanout=8)        0.514   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X15Y41.C       Tilo                  0.259   Calmatch/keysPressed<2>
                                                       Calmatch/Mmux__n016241
    SLICE_X12Y40.B4      net (fanout=3)        0.493   Calmatch/_n0162<3>
    SLICE_X12Y40.B       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X12Y40.A5      net (fanout=2)        0.175   N132
    SLICE_X12Y40.CLK     Tas                   0.341   Calmatch/correctHit_reg
                                                       Calmatch/correctHit_reg_glue_set
                                                       Calmatch/correctHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (1.944ns logic, 4.978ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/correctHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.904ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/correctHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.C3      net (fanout=17)       1.598   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Tilo                  0.343   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_G
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X14Y40.B1      net (fanout=8)        0.689   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X14Y40.B       Tilo                  0.203   N153
                                                       Calmatch/Mmux__n016231
    SLICE_X12Y40.B6      net (fanout=3)        0.314   Calmatch/_n0162<2>
    SLICE_X12Y40.B       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/keysPressed[4]_arrow[4]_equal_46_o5_SW0_SW0
    SLICE_X12Y40.A5      net (fanout=2)        0.175   N132
    SLICE_X12Y40.CLK     Tas                   0.341   Calmatch/correctHit_reg
                                                       Calmatch/correctHit_reg_glue_set
                                                       Calmatch/correctHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (1.893ns logic, 5.011ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point Calmatch/incorrectHit_reg (SLICE_X13Y40.A6), 577 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.C3      net (fanout=17)       1.598   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Tilo                  0.343   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_G
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X14Y41.B4      net (fanout=8)        0.509   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X14Y41.B       Tilo                  0.203   Calmatch/_n01942
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o29
    SLICE_X14Y41.A5      net (fanout=1)        0.222   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o28
    SLICE_X14Y41.A       Tilo                  0.203   Calmatch/_n01942
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o212
    SLICE_X13Y40.A6      net (fanout=1)        0.328   Calmatch/incorrectHit_reg_incorrectHit_reg_MUX_1660_o
    SLICE_X13Y40.CLK     Tas                   0.322   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (1.872ns logic, 4.892ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_up (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.722ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_up to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   Calmatch/posedge_up<0>
                                                       Calmatch/is_posedge_up
    SLICE_X24Y40.D3      net (fanout=17)       1.561   Calmatch/is_posedge_up
    SLICE_X24Y40.CMUX    Topdc                 0.338   Calmatch/is_posedge_down
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24_F
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT24
    SLICE_X12Y43.A3      net (fanout=13)       1.533   Calmatch/keysPressed[4]_keysPressed[4]_mux_28_OUT<1>
    SLICE_X12Y43.A       Tilo                  0.205   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT411
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4_SW0
    SLICE_X12Y40.C4      net (fanout=2)        0.702   N25
    SLICE_X12Y40.C       Tilo                  0.205   Calmatch/correctHit_reg
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT4
    SLICE_X14Y41.B4      net (fanout=8)        0.509   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<3>
    SLICE_X14Y41.B       Tilo                  0.203   Calmatch/_n01942
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o29
    SLICE_X14Y41.A5      net (fanout=1)        0.222   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o28
    SLICE_X14Y41.A       Tilo                  0.203   Calmatch/_n01942
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o212
    SLICE_X13Y40.A6      net (fanout=1)        0.328   Calmatch/incorrectHit_reg_incorrectHit_reg_MUX_1660_o
    SLICE_X13Y40.CLK     Tas                   0.322   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.722ns (1.867ns logic, 4.855ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Calmatch/is_posedge_down (FF)
  Destination:          Calmatch/incorrectHit_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.455ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.334 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Calmatch/is_posedge_down to Calmatch/incorrectHit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y40.BQ      Tcko                  0.408   Calmatch/is_posedge_down
                                                       Calmatch/is_posedge_down
    SLICE_X14Y43.CX      net (fanout=17)       1.354   Calmatch/is_posedge_down
    SLICE_X14Y43.CMUX    Tcxc                  0.164   Calmatch/keysPressed[4]_keysPressed[4]_mux_20_OUT<4>
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT421
    SLICE_X18Y43.D2      net (fanout=5)        1.082   Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_28_OUT42
    SLICE_X18Y43.D       Tilo                  0.203   Calarrow/Isposclock_2
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT221_SW1
    SLICE_X14Y40.C3      net (fanout=2)        1.127   N146
    SLICE_X14Y40.C       Tilo                  0.204   N153
                                                       Calmatch/Mmux_keysPressed[4]_keysPressed[4]_mux_36_OUT31
    SLICE_X14Y41.B2      net (fanout=6)        0.635   Calmatch/keysPressed[4]_keysPressed[4]_mux_36_OUT<2>
    SLICE_X14Y41.B       Tilo                  0.203   Calmatch/_n01942
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o29
    SLICE_X14Y41.A5      net (fanout=1)        0.222   Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o28
    SLICE_X14Y41.A       Tilo                  0.203   Calmatch/_n01942
                                                       Calmatch/Mmux_incorrectHit_reg_incorrectHit_reg_MUX_1660_o212
    SLICE_X13Y40.A6      net (fanout=1)        0.328   Calmatch/incorrectHit_reg_incorrectHit_reg_MUX_1660_o
    SLICE_X13Y40.CLK     Tas                   0.322   Calmatch/incorrectHit_reg
                                                       Calmatch/incorrectHit_reg_glue_set
                                                       Calmatch/incorrectHit_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (1.707ns logic, 4.748ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT (RAMB8_X0Y4.ADDRAWRADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music/tone_22 (FF)
  Destination:          music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.112 - 0.103)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music/tone_22 to music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y9.CQ           Tcko                  0.200   music/tone<23>
                                                          music/tone_22
    RAMB8_X0Y4.ADDRAWRADDR3 net (fanout=2)        0.262   music/tone<22>
    RAMB8_X0Y4.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT
                                                          music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT
    ----------------------------------------------------  ---------------------------
    Total                                         0.396ns (0.134ns logic, 0.262ns route)
                                                          (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT (RAMB8_X0Y4.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music/tone_27 (FF)
  Destination:          music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.112 - 0.106)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: music/tone_27 to music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y10.DQ          Tcko                  0.200   music/tone<27>
                                                          music/tone_27
    RAMB8_X0Y4.ADDRAWRADDR8 net (fanout=2)        0.262   music/tone<27>
    RAMB8_X0Y4.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT
                                                          music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT
    ----------------------------------------------------  ---------------------------
    Total                                         0.396ns (0.134ns logic, 0.262ns route)
                                                          (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point Calarrow/Reg1tmp_4 (SLICE_X20Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Calarrow/Reg1tmp_4 (FF)
  Destination:          Calarrow/Reg1tmp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Calarrow/Reg1tmp_4 to Calarrow/Reg1tmp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.DQ      Tcko                  0.200   Calarrow/Reg1tmp<4>
                                                       Calarrow/Reg1tmp_4
    SLICE_X20Y21.D6      net (fanout=4)        0.022   Calarrow/Reg1tmp<4>
    SLICE_X20Y21.CLK     Tah         (-Th)    -0.190   Calarrow/Reg1tmp<4>
                                                       Calarrow/state[1]_Reg1tmp[4]_select_12_OUT<4>1
                                                       Calarrow/Reg1tmp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT/CLKAWRCLK
  Logical resource: music_get_fullnote/Mram_address[7]_GND_19_o_wide_mux_1_OUT/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Calmatch/posedge_up<1>/CLK
  Logical resource: Calmatch/Mshreg_posedge_down_1/CLK
  Location pin: SLICE_X18Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.577|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14203 paths, 0 nets, and 1079 connections

Design statistics:
   Minimum period:   7.577ns{1}   (Maximum frequency: 131.978MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 13:24:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



