TimeQuest Timing Analyzer report for DE2_115_TV
Tue Jun 07 18:48:09 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'TD_CLK27'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'TD_CLK27'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'TD_CLK27'
 24. Slow 1200mV 85C Model Removal: 'TD_CLK27'
 25. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'TD_CLK27'
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'TD_CLK27'
 40. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'TD_CLK27'
 45. Slow 1200mV 0C Model Removal: 'TD_CLK27'
 46. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'TD_CLK27'
 56. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 57. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 58. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'TD_CLK27'
 60. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 61. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 62. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'TD_CLK27'
 65. Fast 1200mV 0C Model Removal: 'TD_CLK27'
 66. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 67. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_115_TV                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; de2_115_golden_sopc.sdc ; OK     ; Tue Jun 07 18:48:02 2016 ;
+-------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; AUD_XCK                                   ; Base      ; 53.879 ; 18.56 MHz ; 0.000  ; 26.939 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { AUD_XCK }                                   ;
; CLOCK2_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK2_50 }                                 ;
; CLOCK3_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK3_50 }                                 ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; TD_CLK27                                  ; Base      ; 37.000 ; 27.03 MHz ; 0.000  ; 18.500 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { TD_CLK27 }                                  ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.090 ; 99.11 MHz ; 0.000  ; 5.045  ; 50.00      ; 3         ; 11          ;        ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.090 ; 99.11 MHz ; -2.942 ; 2.103  ; 50.00      ; 3         ; 11          ; -105.0 ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; Generated ; 53.818 ; 18.58 MHz ; 0.000  ; 26.909 ; 50.00      ; 16        ; 11          ;        ;        ;           ;            ; false    ; TD_CLK27 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[2] } ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                              ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; 79.23 MHz  ; 79.23 MHz       ; TD_CLK27                                  ;                                                   ;
; 129.1 MHz  ; 129.1 MHz       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                   ;
; 159.46 MHz ; 159.46 MHz      ; CLOCK_50                                  ;                                                   ;
; 452.49 MHz ; 237.53 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[2] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -7.315 ; -505.623      ;
; TD_CLK27                                  ; -1.227 ; -71.981       ;
; CLOCK_50                                  ; 13.729 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.608 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.285 ; 0.000         ;
; TD_CLK27                                  ; 0.341 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.403 ; 0.000         ;
; CLOCK_50                                  ; 0.407 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -4.998 ; -1806.776     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -4.800 ; -67.200       ;
; TD_CLK27                                  ; -1.837 ; -897.848      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 0.916 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.950 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 3.695 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.732  ; 0.000         ;
; CLOCK_50                                  ; 9.645  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.961 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.613 ; 0.000         ;
; AUD_XCK                                   ; 49.669 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -7.315 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.698      ;
; -7.281 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.664      ;
; -7.131 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.514      ;
; -7.109 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.492      ;
; -7.016 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.399      ;
; -7.001 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.384      ;
; -6.980 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.363      ;
; -6.977 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.360      ;
; -6.973 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.356      ;
; -6.971 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.354      ;
; -6.969 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.352      ;
; -6.967 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 4.350      ;
; -6.514 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.120     ; 4.342      ;
; -6.507 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.120     ; 4.335      ;
; -6.505 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.120     ; 4.333      ;
; -6.503 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.120     ; 4.331      ;
; -6.498 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 4.324      ;
; -6.443 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 4.269      ;
; -6.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 4.066      ;
; -6.157 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.146     ; 3.959      ;
; -6.130 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.956      ;
; -6.103 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.929      ;
; -6.093 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.919      ;
; -6.092 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.567     ; 3.473      ;
; -6.091 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.113     ; 3.926      ;
; -6.089 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.472      ;
; -6.089 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.472      ;
; -6.089 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.472      ;
; -6.089 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.472      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.076 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 3.459      ;
; -6.027 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.853      ;
; -6.023 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.849      ;
; -6.023 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.849      ;
; -6.015 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.841      ;
; -6.000 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.567     ; 3.381      ;
; -6.000 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.567     ; 3.381      ;
; -6.000 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.567     ; 3.381      ;
; -5.921 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.146     ; 3.723      ;
; -5.805 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.122     ; 3.631      ;
; -5.801 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.146     ; 3.603      ;
; -5.756 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 3.138      ;
; -5.756 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 3.138      ;
; -5.756 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 3.138      ;
; -5.615 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.998      ;
; -5.444 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.146     ; 3.246      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -5.240 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.622      ;
; -4.958 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.340      ;
; -4.761 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.144      ;
; -4.760 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.143      ;
; -4.758 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.141      ;
; -4.753 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.136      ;
; -4.753 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.136      ;
; -4.669 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 2.054      ;
; -4.669 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 2.054      ;
; -4.669 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 2.054      ;
; -4.669 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 2.054      ;
; -4.658 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 2.043      ;
; -4.505 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 1.890      ;
; -4.488 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.564     ; 1.872      ;
; -4.486 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 1.872      ;
; -4.367 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 1.747      ;
; -4.166 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 1.551      ;
; -4.166 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 1.551      ;
; -4.110 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.564     ; 1.494      ;
; -4.108 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.564     ; 1.492      ;
; -3.919 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.179     ; 1.688      ;
; -3.919 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.179     ; 1.688      ;
; 2.344  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|WR_MASK[0]               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.508     ; 7.236      ;
; 2.351  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.231      ;
; 2.351  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.231      ;
; 2.351  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.231      ;
; 2.351  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.231      ;
; 2.363  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[7]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.219      ;
; 2.363  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.219      ;
; 2.363  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.219      ;
; 2.363  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.219      ;
; 2.363  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.219      ;
; 2.363  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.506     ; 7.219      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.227 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.040      ;
; -1.226 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.039      ;
; -1.225 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.038      ;
; -1.225 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.038      ;
; -1.225 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.038      ;
; -1.224 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.037      ;
; -1.223 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.036      ;
; -1.223 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 2.036      ;
; -0.978 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.782      ;
; -0.978 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.174     ; 1.782      ;
; -0.970 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.779      ;
; -0.970 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.779      ;
; -0.970 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.779      ;
; -0.970 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.779      ;
; -0.970 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.169     ; 1.779      ;
; -0.952 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.172     ; 1.758      ;
; -0.952 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.172     ; 1.758      ;
; -0.952 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.172     ; 1.758      ;
; -0.952 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.172     ; 1.758      ;
; -0.952 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.172     ; 1.758      ;
; -0.952 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.172     ; 1.758      ;
; -0.952 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.172     ; 1.758      ;
; -0.946 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.170     ; 1.754      ;
; -0.946 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.170     ; 1.754      ;
; -0.946 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.170     ; 1.754      ;
; -0.946 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.170     ; 1.754      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.934 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.177     ; 1.735      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.900 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.707      ;
; -0.886 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.691      ;
; -0.884 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.689      ;
; -0.883 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.688      ;
; -0.882 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.687      ;
; -0.882 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.687      ;
; -0.881 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.686      ;
; -0.881 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.686      ;
; -0.879 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.684      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.873 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.165     ; 1.686      ;
; -0.856 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.173     ; 1.661      ;
; -0.829 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[2]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.636      ;
; -0.825 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[7]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.632      ;
; -0.824 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[9]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.631      ;
; -0.824 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[3]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.631      ;
; -0.824 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[8]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.631      ;
; -0.823 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[4]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.630      ;
; -0.820 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[6]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.627      ;
; -0.817 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[5]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.171     ; 1.624      ;
; -0.646 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.449      ;
; -0.646 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.449      ;
; -0.646 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.449      ;
; -0.646 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.449      ;
; -0.646 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.175     ; 1.449      ;
; 24.379 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.487     ;
; 24.497 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.369     ;
; 24.564 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.302     ;
; 24.566 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.300     ;
; 24.566 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.300     ;
; 24.568 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.298     ;
; 24.569 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.297     ;
; 24.570 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.088     ; 12.340     ;
; 24.682 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.184     ;
; 24.684 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.182     ;
; 24.684 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.182     ;
; 24.686 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.180     ;
; 24.687 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.179     ;
; 24.688 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.088     ; 12.222     ;
; 24.744 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.122     ;
; 24.796 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.070     ;
; 24.797 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.069     ;
; 24.816 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 12.050     ;
; 24.871 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 11.995     ;
; 24.914 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 11.952     ;
; 24.915 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 11.951     ;
; 24.929 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.132     ; 11.937     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                          ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 13.729 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.514      ;
; 13.845 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.398      ;
; 13.854 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.389      ;
; 13.859 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.384      ;
; 13.876 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.367      ;
; 13.948 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.295      ;
; 13.994 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.249      ;
; 14.075 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.168      ;
; 14.212 ; Reset_Delay:u3|Cont[7]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 5.031      ;
; 14.305 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 4.938      ;
; 14.354 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.755     ; 4.889      ;
; 14.426 ; Reset_Delay:u3|Cont[14]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.756     ; 4.816      ;
; 14.438 ; Reset_Delay:u3|Cont[15]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.756     ; 4.804      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.443 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.475      ;
; 14.444 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.440      ;
; 14.448 ; Reset_Delay:u3|Cont[11]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.756     ; 4.794      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.468 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.449      ;
; 14.542 ; Reset_Delay:u3|Cont[17]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.756     ; 4.700      ;
; 14.543 ; Reset_Delay:u3|Cont[13]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.756     ; 4.699      ;
; 14.558 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.326      ;
; 14.567 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.317      ;
; 14.572 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.312      ;
; 14.589 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.295      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.596 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.322      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.606 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.312      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.616 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.302      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.621 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.296      ;
; 14.626 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.393     ; 3.979      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.628 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.290      ;
; 14.631 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.286      ;
; 14.631 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.286      ;
; 14.631 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.286      ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                              ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 51.608 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 2.128      ;
; 51.693 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 2.043      ;
; 51.732 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 2.004      ;
; 51.740 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.996      ;
; 51.742 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.994      ;
; 51.759 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.977      ;
; 51.825 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.911      ;
; 51.825 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.911      ;
; 51.864 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.872      ;
; 51.864 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.872      ;
; 51.871 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.865      ;
; 51.872 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.864      ;
; 51.874 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.862      ;
; 51.891 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.845      ;
; 51.893 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.843      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.936 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.800      ;
; 51.957 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.779      ;
; 51.957 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.779      ;
; 51.961 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.775      ;
; 51.991 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.745      ;
; 51.996 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.740      ;
; 51.996 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.740      ;
; 52.003 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.733      ;
; 52.004 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.732      ;
; 52.006 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.730      ;
; 52.022 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.714      ;
; 52.023 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.713      ;
; 52.025 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.711      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.047 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.689      ;
; 52.071 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.665      ;
; 52.089 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.647      ;
; 52.089 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.647      ;
; 52.093 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.643      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.629      ;
; 52.123 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.613      ;
; 52.128 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.608      ;
; 52.128 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.608      ;
; 52.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.524      ;
; 52.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.524      ;
; 52.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.524      ;
; 52.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.524      ;
; 52.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.524      ;
; 52.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.524      ;
; 52.212 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.524      ;
; 52.424 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.312      ;
; 52.428 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.308      ;
; 52.428 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.308      ;
; 52.568 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.168      ;
; 52.576 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.160      ;
; 52.582 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.154      ;
; 52.600 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.136      ;
; 52.600 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.136      ;
; 52.606 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.130      ;
; 52.625 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.111      ;
; 52.626 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.110      ;
; 52.628 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.108      ;
; 52.634 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.102      ;
; 52.668 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 1.068      ;
; 52.910 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.826      ;
; 52.910 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.826      ;
; 52.911 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.825      ;
; 52.914 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.822      ;
; 52.971 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.765      ;
; 52.971 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.765      ;
; 52.971 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.765      ;
; 52.971 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.765      ;
; 52.971 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.080     ; 0.765      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.285 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.512      ; 0.983      ;
; 0.374 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.438      ; 1.034      ;
; 0.376 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.033      ;
; 0.383 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.441      ; 1.046      ;
; 0.383 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.040      ;
; 0.384 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.390 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.048      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.052      ;
; 0.401 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.411 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.696      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.697      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.698      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.427 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:u6|CKE                                                                                                                                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.480      ; 1.102      ;
; 0.437 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.447 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.714      ;
; 0.449 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.454 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.721      ;
; 0.454 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.480      ; 1.120      ;
; 0.458 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.480      ; 1.124      ;
; 0.459 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.465 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.472 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.474 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.482      ; 1.142      ;
; 0.481 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.480      ; 1.147      ;
; 0.495 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.509      ; 1.190      ;
; 0.501 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.516      ; 1.203      ;
; 0.514 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.516      ; 1.216      ;
; 0.517 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.508      ; 1.211      ;
; 0.517 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.508      ; 1.211      ;
; 0.543 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.543 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.548 ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.206      ;
; 0.548 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.815      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.005      ;
; 0.361 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.959      ;
; 0.361 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.435      ; 1.018      ;
; 0.367 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.030      ;
; 0.367 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.031      ;
; 0.372 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.036      ;
; 0.372 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.970      ;
; 0.374 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.972      ;
; 0.376 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.435      ; 1.033      ;
; 0.379 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.042      ;
; 0.381 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.039      ;
; 0.381 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.040      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.435      ; 1.039      ;
; 0.387 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.045      ;
; 0.387 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.046      ;
; 0.390 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.048      ;
; 0.390 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.049      ;
; 0.392 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.050      ;
; 0.392 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.050      ;
; 0.392 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.051      ;
; 0.392 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.051      ;
; 0.393 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.051      ;
; 0.393 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.052      ;
; 0.396 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.054      ;
; 0.396 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.055      ;
; 0.399 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.057      ;
; 0.399 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.058      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.435      ; 1.058      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.071      ;
; 0.408 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.072      ;
; 0.409 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.072      ;
; 0.409 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.073      ;
; 0.419 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.435      ; 1.076      ;
; 0.420 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.078      ;
; 0.420 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.079      ;
; 0.421 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.688      ;
; 0.426 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.084      ;
; 0.426 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.085      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.089      ;
; 0.431 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.090      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.441      ; 1.098      ;
; 0.435 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.442      ; 1.099      ;
; 0.436 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.435      ; 1.095      ;
; 0.440 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.436      ; 1.098      ;
; 0.440 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.437      ; 1.099      ;
; 0.445 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.376      ; 1.043      ;
; 0.447 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.376      ; 1.045      ;
; 0.448 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.715      ;
; 0.449 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.081      ; 0.716      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                              ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.403 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.437 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.703      ;
; 0.439 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.706      ;
; 0.635 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.901      ;
; 0.637 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.904      ;
; 0.641 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.907      ;
; 0.653 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.659 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.674 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.940      ;
; 0.674 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.940      ;
; 0.683 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.949      ;
; 0.819 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.085      ;
; 0.876 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.142      ;
; 0.879 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.145      ;
; 0.953 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.219      ;
; 0.954 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.220      ;
; 0.955 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.221      ;
; 0.963 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.229      ;
; 0.964 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.230      ;
; 0.968 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.234      ;
; 0.968 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.234      ;
; 0.969 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.235      ;
; 0.971 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.237      ;
; 0.973 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.239      ;
; 0.983 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.249      ;
; 0.988 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.340      ;
; 1.075 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.341      ;
; 1.076 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.342      ;
; 1.079 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.345      ;
; 1.080 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.346      ;
; 1.081 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.347      ;
; 1.089 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.355      ;
; 1.090 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.356      ;
; 1.094 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.360      ;
; 1.094 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.361      ;
; 1.099 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.365      ;
; 1.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.200 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.466      ;
; 1.201 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.467      ;
; 1.205 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.471      ;
; 1.206 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.472      ;
; 1.215 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.481      ;
; 1.216 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.482      ;
; 1.220 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.486      ;
; 1.221 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.487      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.276 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.542      ;
; 1.327 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.593      ;
; 1.332 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.598      ;
; 1.341 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.607      ;
; 1.346 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.612      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.629      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                              ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.440 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.635 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.639 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.648 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.654 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.930      ;
; 0.802 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.069      ;
; 0.807 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.074      ;
; 0.834 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.101      ;
; 0.952 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.218      ;
; 0.957 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.224      ;
; 0.958 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.965 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.231      ;
; 0.970 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.239      ;
; 0.971 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.244      ;
; 0.977 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.980 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.985 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.993 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 1.073 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.339      ;
; 1.078 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.345      ;
; 1.078 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.344      ;
; 1.079 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.079 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.079 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.350      ;
; 1.082 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.349      ;
; 1.083 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.350      ;
; 1.084 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.351      ;
; 1.084 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.351      ;
; 1.084 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.351      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.574     ; 2.372      ;
; -4.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.574     ; 2.372      ;
; -4.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.574     ; 2.372      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.973 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.281     ; 2.564      ;
; -4.939 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.583     ; 2.304      ;
; -4.939 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.583     ; 2.304      ;
; -4.939 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.583     ; 2.304      ;
; -4.939 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.583     ; 2.304      ;
; -4.939 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.583     ; 2.304      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.877 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.566     ; 2.259      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.857 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.237      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.275     ; 2.565      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.852 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.235      ;
; -4.843 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.569     ; 2.222      ;
; -4.843 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.569     ; 2.222      ;
; -4.843 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.569     ; 2.222      ;
; -4.843 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.569     ; 2.222      ;
; -4.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.564     ; 2.209      ;
; -4.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.564     ; 2.209      ;
; -4.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.564     ; 2.209      ;
; -4.825 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.564     ; 2.209      ;
; -4.818 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 2.203      ;
; -4.818 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.563     ; 2.203      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.806 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.568     ; 2.186      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.797 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.562     ; 2.183      ;
; -4.785 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.168      ;
; -4.785 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.168      ;
; -4.785 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.168      ;
; -4.785 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.168      ;
; -4.785 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.565     ; 2.168      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                       ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
; -4.800 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -3.253     ; 1.487      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                            ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.837 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.003     ; 2.590      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.832 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; 0.003      ; 2.591      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.823 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.001     ; 2.578      ;
; -1.774 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.002     ; 2.528      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TD_CLK27'                                                                                                                                                                                                                             ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.916 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.846      ;
; 0.916 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.846      ;
; 0.916 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.846      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.922 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.851      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.961 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.692      ; 1.879      ;
; 0.967 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.897      ;
; 0.967 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.897      ;
; 0.967 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.897      ;
; 0.967 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.897      ;
; 0.967 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1]                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.704      ; 1.897      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.988 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.701      ; 1.915      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.997 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.702      ; 1.925      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 0.998 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.703      ; 1.927      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.110 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.992      ; 2.328      ;
; 1.122 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.996      ; 2.380      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
; 1.202 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.693      ; 2.121      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                          ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.950 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.724      ;
; 2.985 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.557     ; 1.724      ;
; 2.985 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.557     ; 1.724      ;
; 2.985 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.557     ; 1.724      ;
; 2.985 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.557     ; 1.724      ;
; 3.066 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.560     ; 1.802      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.089 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.539     ; 1.846      ;
; 3.095 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.540     ; 1.851      ;
; 3.095 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.540     ; 1.851      ;
; 3.095 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.540     ; 1.851      ;
; 3.095 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.540     ; 1.851      ;
; 3.095 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.540     ; 1.851      ;
; 3.095 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.540     ; 1.851      ;
; 3.111 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.591     ; 1.816      ;
; 3.113 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.845      ;
; 3.113 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.845      ;
; 3.113 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.845      ;
; 3.113 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.845      ;
; 3.113 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.845      ;
; 3.113 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.564     ; 1.845      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.126 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.567     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.130 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.571     ; 1.855      ;
; 3.147 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.565     ; 1.878      ;
; 3.147 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.565     ; 1.878      ;
; 3.147 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.565     ; 1.878      ;
; 3.147 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.565     ; 1.878      ;
; 3.147 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.565     ; 1.878      ;
; 3.147 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.565     ; 1.878      ;
; 3.153 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.879      ;
; 3.153 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.879      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.531     ; 1.929      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.164 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.570     ; 1.890      ;
; 3.167 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.594     ; 1.869      ;
; 3.167 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.594     ; 1.869      ;
; 3.167 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.594     ; 1.869      ;
; 3.167 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.594     ; 1.869      ;
; 3.167 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.594     ; 1.869      ;
; 3.171 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.603     ; 1.864      ;
; 3.171 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.603     ; 1.864      ;
; 3.171 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.603     ; 1.864      ;
; 3.171 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.603     ; 1.864      ;
; 3.171 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.603     ; 1.864      ;
; 3.171 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.603     ; 1.864      ;
; 3.191 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.925      ;
; 3.191 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.925      ;
; 3.191 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.925      ;
; 3.191 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.925      ;
; 3.191 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.925      ;
; 3.191 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.562     ; 1.925      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                       ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
; 3.695 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.656     ; 1.335      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 8.324 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                              ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
; 87.85 MHz  ; 87.85 MHz       ; TD_CLK27                                  ;                                                   ;
; 142.25 MHz ; 142.25 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                   ;
; 172.83 MHz ; 172.83 MHz      ; CLOCK_50                                  ;                                                   ;
; 506.33 MHz ; 237.53 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[2] ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -6.587 ; -454.102      ;
; TD_CLK27                                  ; -1.042 ; -58.670       ;
; CLOCK_50                                  ; 14.214 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.843 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.256 ; 0.000         ;
; TD_CLK27                                  ; 0.348 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.354 ; 0.000         ;
; CLOCK_50                                  ; 0.365 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -4.464 ; -1611.542     ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -4.237 ; -59.318       ;
; TD_CLK27                                  ; -1.597 ; -769.821      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 0.880 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.609 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 3.249 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.722  ; 0.000         ;
; CLOCK_50                                  ; 9.626  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.985 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.612 ; 0.000         ;
; AUD_XCK                                   ; 49.669 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.587 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 4.276      ;
; -6.549 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 4.238      ;
; -6.430 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 4.119      ;
; -6.397 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 4.086      ;
; -6.317 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 4.006      ;
; -6.306 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.995      ;
; -6.303 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.992      ;
; -6.301 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.990      ;
; -6.300 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.989      ;
; -6.298 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.987      ;
; -6.296 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.985      ;
; -6.295 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.984      ;
; -5.823 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.848     ; 3.924      ;
; -5.818 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.848     ; 3.919      ;
; -5.813 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.910      ;
; -5.809 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.848     ; 3.910      ;
; -5.805 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.848     ; 3.906      ;
; -5.774 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.871      ;
; -5.549 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.646      ;
; -5.531 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.262     ; 3.218      ;
; -5.523 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 3.211      ;
; -5.523 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 3.211      ;
; -5.523 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 3.211      ;
; -5.523 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 3.211      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.511 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 3.200      ;
; -5.509 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.878     ; 3.580      ;
; -5.505 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.845     ; 3.609      ;
; -5.454 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.551      ;
; -5.450 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.547      ;
; -5.430 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.527      ;
; -5.405 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.502      ;
; -5.402 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.499      ;
; -5.401 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.498      ;
; -5.397 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.262     ; 3.084      ;
; -5.397 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.262     ; 3.084      ;
; -5.397 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.262     ; 3.084      ;
; -5.395 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.492      ;
; -5.271 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.878     ; 3.342      ;
; -5.211 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.899      ;
; -5.211 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.899      ;
; -5.211 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.899      ;
; -5.199 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.878     ; 3.270      ;
; -5.195 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.852     ; 3.292      ;
; -5.052 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.741      ;
; -4.871 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.878     ; 2.942      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.700 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.388      ;
; -4.413 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.101      ;
; -4.236 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 1.924      ;
; -4.236 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 1.924      ;
; -4.233 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 1.921      ;
; -4.232 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 1.920      ;
; -4.231 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 1.919      ;
; -4.183 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.873      ;
; -4.182 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.872      ;
; -4.182 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.872      ;
; -4.182 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.872      ;
; -4.182 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.872      ;
; -3.993 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.683      ;
; -3.989 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 1.678      ;
; -3.977 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.668      ;
; -3.883 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 1.567      ;
; -3.719 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.409      ;
; -3.719 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 1.409      ;
; -3.648 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 1.336      ;
; -3.646 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 1.334      ;
; -3.496 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.908     ; 1.537      ;
; -3.496 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.908     ; 1.537      ;
; 3.060  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.465     ; 6.564      ;
; 3.060  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.465     ; 6.564      ;
; 3.060  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.465     ; 6.564      ;
; 3.060  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.465     ; 6.564      ;
; 3.072  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[7]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.464     ; 6.553      ;
; 3.072  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.464     ; 6.553      ;
; 3.072  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.464     ; 6.553      ;
; 3.072  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.464     ; 6.553      ;
; 3.072  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.464     ; 6.553      ;
; 3.072  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.464     ; 6.553      ;
; 3.072  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.464     ; 6.553      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.042 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.873      ;
; -1.041 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.872      ;
; -1.040 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.871      ;
; -1.040 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.871      ;
; -1.039 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.870      ;
; -1.039 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.870      ;
; -1.038 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.869      ;
; -1.038 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.148     ; 1.869      ;
; -0.805 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.629      ;
; -0.805 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.155     ; 1.629      ;
; -0.798 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.625      ;
; -0.798 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.625      ;
; -0.798 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.625      ;
; -0.798 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.625      ;
; -0.798 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.625      ;
; -0.778 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.604      ;
; -0.778 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.604      ;
; -0.778 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.604      ;
; -0.778 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.604      ;
; -0.778 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.604      ;
; -0.778 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.604      ;
; -0.778 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.153     ; 1.604      ;
; -0.771 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.151     ; 1.599      ;
; -0.771 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.151     ; 1.599      ;
; -0.771 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.151     ; 1.599      ;
; -0.771 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.151     ; 1.599      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.765 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.160     ; 1.584      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.733 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.560      ;
; -0.719 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.544      ;
; -0.717 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.542      ;
; -0.716 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.541      ;
; -0.715 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.540      ;
; -0.715 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.540      ;
; -0.714 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.539      ;
; -0.714 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.539      ;
; -0.712 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.537      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.702 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.146     ; 1.535      ;
; -0.688 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.154     ; 1.513      ;
; -0.650 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[2]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.477      ;
; -0.649 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[7]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.476      ;
; -0.647 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[4]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.474      ;
; -0.646 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[9]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.473      ;
; -0.646 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[8]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.473      ;
; -0.645 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[3]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.472      ;
; -0.642 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[6]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.469      ;
; -0.641 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[5]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.152     ; 1.468      ;
; -0.504 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.327      ;
; -0.504 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.327      ;
; -0.504 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.327      ;
; -0.504 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.327      ;
; -0.504 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.156     ; 1.327      ;
; 25.617 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 11.262     ;
; 25.721 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 11.159     ;
; 25.763 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 11.156     ;
; 25.776 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 11.103     ;
; 25.778 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 11.101     ;
; 25.778 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 11.101     ;
; 25.779 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 11.100     ;
; 25.780 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 11.099     ;
; 25.867 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.079     ; 11.053     ;
; 25.880 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 11.000     ;
; 25.882 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 10.998     ;
; 25.882 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 10.998     ;
; 25.883 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 10.997     ;
; 25.884 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 10.996     ;
; 25.936 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 10.943     ;
; 25.978 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 10.901     ;
; 25.978 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 10.901     ;
; 26.020 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 10.859     ;
; 26.047 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.120     ; 10.832     ;
; 26.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 10.837     ;
; 26.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 10.798     ;
; 26.082 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.119     ; 10.798     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 14.214 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 5.143      ;
; 14.318 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 5.039      ;
; 14.326 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 5.031      ;
; 14.331 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 5.026      ;
; 14.338 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 5.019      ;
; 14.410 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 4.947      ;
; 14.472 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 4.885      ;
; 14.525 ; Reset_Delay:u3|Cont[3]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 4.832      ;
; 14.657 ; Reset_Delay:u3|Cont[7]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 4.700      ;
; 14.739 ; Reset_Delay:u3|Cont[8]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 4.618      ;
; 14.794 ; Reset_Delay:u3|Cont[10]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.642     ; 4.563      ;
; 14.826 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.069      ;
; 14.921 ; Reset_Delay:u3|Cont[11]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.643     ; 4.435      ;
; 14.927 ; Reset_Delay:u3|Cont[15]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.643     ; 4.429      ;
; 14.930 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 4.965      ;
; 14.930 ; Reset_Delay:u3|Cont[14]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.643     ; 4.426      ;
; 14.938 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 4.957      ;
; 14.943 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 4.952      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.946 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.982      ;
; 14.950 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 4.945      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 14.970 ; Reset_Delay:u3|Cont[6]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.957      ;
; 15.009 ; Reset_Delay:u3|Cont[17]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.643     ; 4.347      ;
; 15.010 ; Reset_Delay:u3|Cont[13]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.643     ; 4.346      ;
; 15.022 ; Reset_Delay:u3|Cont[2]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 4.873      ;
; 15.079 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.222     ; 3.698      ;
; 15.084 ; Reset_Delay:u3|Cont[9]           ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 4.811      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.087 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.841      ;
; 15.089 ; Reset_Delay:u3|Cont[18]          ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.643     ; 4.267      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.096 ; Reset_Delay:u3|Cont[5]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.832      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.106 ; Reset_Delay:u3|Cont[4]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.822      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.111 ; Reset_Delay:u3|Cont[1]           ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.816      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
; 15.116 ; Reset_Delay:u3|Cont[0]           ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.812      ;
+--------+----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 51.843 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.902      ;
; 51.917 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.828      ;
; 51.944 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.801      ;
; 51.959 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.786      ;
; 51.962 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.783      ;
; 51.988 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.757      ;
; 52.033 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.712      ;
; 52.033 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.712      ;
; 52.059 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.686      ;
; 52.060 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.685      ;
; 52.074 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.671      ;
; 52.075 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.670      ;
; 52.078 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.667      ;
; 52.104 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.641      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.107 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.638      ;
; 52.149 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.596      ;
; 52.149 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.596      ;
; 52.153 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.592      ;
; 52.171 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.574      ;
; 52.175 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.570      ;
; 52.176 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.569      ;
; 52.190 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.555      ;
; 52.191 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.554      ;
; 52.194 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.551      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.547      ;
; 52.219 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.526      ;
; 52.220 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.525      ;
; 52.223 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.522      ;
; 52.250 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.495      ;
; 52.265 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.480      ;
; 52.265 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.480      ;
; 52.269 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.476      ;
; 52.273 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.472      ;
; 52.287 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.458      ;
; 52.291 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.454      ;
; 52.292 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.453      ;
; 52.351 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.394      ;
; 52.351 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.394      ;
; 52.351 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.394      ;
; 52.351 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.394      ;
; 52.351 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.394      ;
; 52.351 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.394      ;
; 52.351 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.394      ;
; 52.574 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.171      ;
; 52.577 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.168      ;
; 52.578 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.167      ;
; 52.698 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.047      ;
; 52.703 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.042      ;
; 52.710 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.035      ;
; 52.726 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.019      ;
; 52.726 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.019      ;
; 52.730 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.015      ;
; 52.741 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.004      ;
; 52.742 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.003      ;
; 52.743 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 1.002      ;
; 52.755 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.990      ;
; 52.781 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.964      ;
; 52.995 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.750      ;
; 52.996 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.749      ;
; 52.996 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.749      ;
; 52.999 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.746      ;
; 53.062 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.683      ;
; 53.062 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.683      ;
; 53.062 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.683      ;
; 53.062 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.683      ;
; 53.062 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.072     ; 0.683      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.256 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.469      ; 0.896      ;
; 0.336 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.371 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.391      ; 0.963      ;
; 0.375 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 0.965      ;
; 0.377 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 0.967      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.642      ;
; 0.384 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 0.980      ;
; 0.385 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.629      ;
; 0.386 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.390      ; 0.977      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.437      ; 0.997      ;
; 0.392 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 0.982      ;
; 0.393 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:u6|CKE                                                                                                                                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.403 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.437      ; 1.013      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.649      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.408 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.439      ; 1.018      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.437      ; 1.016      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.665      ;
; 0.423 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.425 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.668      ;
; 0.426 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.437      ; 1.034      ;
; 0.426 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.452 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.472      ; 1.095      ;
; 0.454 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.466      ; 1.091      ;
; 0.462 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.473      ; 1.106      ;
; 0.467 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.466      ; 1.104      ;
; 0.467 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.466      ; 1.104      ;
; 0.492 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.493 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.497 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.499 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.348 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.395      ; 0.944      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.597      ;
; 0.359 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.388      ; 0.948      ;
; 0.370 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.332      ; 0.903      ;
; 0.372 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 0.967      ;
; 0.374 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 0.969      ;
; 0.374 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.965      ;
; 0.375 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.388      ; 0.964      ;
; 0.376 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.967      ;
; 0.377 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.388      ; 0.966      ;
; 0.379 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 0.974      ;
; 0.379 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.970      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.332      ; 0.913      ;
; 0.381 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.972      ;
; 0.381 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.972      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.624      ;
; 0.383 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 0.978      ;
; 0.383 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 0.974      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.332      ; 0.918      ;
; 0.386 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.978      ;
; 0.387 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.979      ;
; 0.387 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.979      ;
; 0.387 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.979      ;
; 0.388 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.980      ;
; 0.389 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.981      ;
; 0.389 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.981      ;
; 0.389 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.981      ;
; 0.390 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.982      ;
; 0.392 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 0.984      ;
; 0.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.388      ; 0.986      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.641      ;
; 0.401 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.646      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.650      ;
; 0.409 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 1.004      ;
; 0.411 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 1.006      ;
; 0.411 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 1.006      ;
; 0.413 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 1.008      ;
; 0.414 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 1.006      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.391      ; 1.008      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.387      ; 1.005      ;
; 0.418 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 1.009      ;
; 0.419 ; ITU_656_Decoder:u4|Window[6]                                                                                                                                    ; ITU_656_Decoder:u4|Window[14]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.072      ; 0.662      ;
; 0.420 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 1.011      ;
; 0.422 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 1.013      ;
; 0.424 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 1.015      ;
; 0.434 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.390      ; 1.025      ;
; 0.434 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.388      ; 1.023      ;
; 0.435 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.394      ; 1.030      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.354 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.395 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.580 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.827      ;
; 0.586 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.829      ;
; 0.597 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.840      ;
; 0.599 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.603 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.617 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.860      ;
; 0.619 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.863      ;
; 0.761 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.004      ;
; 0.811 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.054      ;
; 0.814 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.057      ;
; 0.866 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.109      ;
; 0.868 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.111      ;
; 0.869 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.112      ;
; 0.870 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.113      ;
; 0.871 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.114      ;
; 0.874 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.117      ;
; 0.879 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.123      ;
; 0.884 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.130      ;
; 0.898 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.141      ;
; 0.965 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.208      ;
; 0.969 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.212      ;
; 0.970 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.213      ;
; 0.976 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.219      ;
; 0.978 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.221      ;
; 0.979 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.222      ;
; 0.980 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.223      ;
; 0.981 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.224      ;
; 0.984 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.227      ;
; 0.989 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.233      ;
; 0.995 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.238      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.066 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.075 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.318      ;
; 1.079 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.322      ;
; 1.086 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.329      ;
; 1.088 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.331      ;
; 1.089 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.332      ;
; 1.090 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.333      ;
; 1.099 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.342      ;
; 1.100 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.343      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.178 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.421      ;
; 1.189 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.432      ;
; 1.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.441      ;
; 1.200 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.443      ;
; 1.209 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.452      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.498      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.498      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.498      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.498      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.498      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.498      ;
; 1.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.498      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.581 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.584 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.593 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.836      ;
; 0.598 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.850      ;
; 0.746 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.989      ;
; 0.748 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.991      ;
; 0.771 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.014      ;
; 0.868 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.870 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.871 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.871 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.115      ;
; 0.874 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.876 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.881 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.124      ;
; 0.882 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.883 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.127      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.967 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.210      ;
; 0.969 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.212      ;
; 0.970 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.213      ;
; 0.971 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.214      ;
; 0.971 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.214      ;
; 0.973 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.216      ;
; 0.975 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.976 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.219      ;
; 0.977 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.220      ;
; 0.978 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.221      ;
; 0.979 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.223      ;
; 0.981 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.224      ;
; 0.981 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.224      ;
; 0.982 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.226      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.464 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.011     ; 2.334      ;
; -4.462 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.268     ; 2.143      ;
; -4.462 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.268     ; 2.143      ;
; -4.462 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.268     ; 2.143      ;
; -4.423 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.279     ; 2.093      ;
; -4.423 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.279     ; 2.093      ;
; -4.423 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.279     ; 2.093      ;
; -4.423 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.279     ; 2.093      ;
; -4.423 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.279     ; 2.093      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.373 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.261     ; 2.061      ;
; -4.360 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.006     ; 2.334      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.357 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.265     ; 2.041      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.353 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.042      ;
; -4.335 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.266     ; 2.018      ;
; -4.335 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.266     ; 2.018      ;
; -4.335 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.266     ; 2.018      ;
; -4.335 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.266     ; 2.018      ;
; -4.332 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.021      ;
; -4.332 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.021      ;
; -4.332 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.021      ;
; -4.332 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 2.021      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.313 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.264     ; 1.998      ;
; -4.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 2.002      ;
; -4.312 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.259     ; 2.002      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.296 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.258     ; 1.987      ;
; -4.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 1.982      ;
; -4.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 1.982      ;
; -4.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 1.982      ;
; -4.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 1.982      ;
; -4.293 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -2.260     ; 1.982      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
; -4.237 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -2.844     ; 1.334      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                             ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.597 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.013     ; 2.355      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.588 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 2.351      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.577 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.009     ; 2.339      ;
; -1.552 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.010     ; 2.313      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TD_CLK27'                                                                                                                                                                                                                              ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.880 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.688      ;
; 0.880 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.688      ;
; 0.880 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.688      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.887 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.694      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.933 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.584      ; 1.728      ;
; 0.941 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.749      ;
; 0.941 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.749      ;
; 0.941 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.749      ;
; 0.941 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.749      ;
; 0.941 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1]                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.749      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.951 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.595      ; 1.757      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.965 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.596      ; 1.772      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 0.966 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.597      ; 1.774      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.035 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.849      ; 2.092      ;
; 1.047 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.854      ; 2.142      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[4]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[5]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[6]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Cr[7]                                                                                                                                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Active_Video                                                                                                                                 ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[21]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[13]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[5]                                                                                                                                    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[20]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
; 1.119 ; Reset_Delay:u3|oRST_1 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.033      ; 1.363      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.319     ; 1.571      ;
; 2.643 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.353     ; 1.571      ;
; 2.643 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.353     ; 1.571      ;
; 2.643 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.353     ; 1.571      ;
; 2.643 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.353     ; 1.571      ;
; 2.723 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.353     ; 1.651      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.742 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.335     ; 1.688      ;
; 2.749 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.336     ; 1.694      ;
; 2.749 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.336     ; 1.694      ;
; 2.749 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.336     ; 1.694      ;
; 2.749 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.336     ; 1.694      ;
; 2.749 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.336     ; 1.694      ;
; 2.749 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.336     ; 1.694      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.769 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.327     ; 1.723      ;
; 2.774 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.358     ; 1.697      ;
; 2.774 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.358     ; 1.697      ;
; 2.774 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.358     ; 1.697      ;
; 2.774 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.358     ; 1.697      ;
; 2.774 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.358     ; 1.697      ;
; 2.774 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.358     ; 1.697      ;
; 2.777 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.385     ; 1.673      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.790 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.361     ; 1.710      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.791 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.707      ;
; 2.801 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.359     ; 1.723      ;
; 2.801 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.359     ; 1.723      ;
; 2.801 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.359     ; 1.723      ;
; 2.801 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.359     ; 1.723      ;
; 2.801 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.359     ; 1.723      ;
; 2.801 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.359     ; 1.723      ;
; 2.811 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.364     ; 1.728      ;
; 2.811 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.364     ; 1.728      ;
; 2.816 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.386     ; 1.711      ;
; 2.816 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.386     ; 1.711      ;
; 2.816 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.386     ; 1.711      ;
; 2.816 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.386     ; 1.711      ;
; 2.816 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.386     ; 1.711      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.829 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.365     ; 1.745      ;
; 2.835 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.398     ; 1.718      ;
; 2.835 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.398     ; 1.718      ;
; 2.835 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.398     ; 1.718      ;
; 2.835 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.398     ; 1.718      ;
; 2.835 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.398     ; 1.718      ;
; 2.835 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.398     ; 1.718      ;
; 2.846 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.355     ; 1.772      ;
; 2.846 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.355     ; 1.772      ;
; 2.846 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.355     ; 1.772      ;
; 2.846 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.355     ; 1.772      ;
; 2.846 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.355     ; 1.772      ;
; 2.846 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.355     ; 1.772      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
; 3.249 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -2.314     ; 1.216      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 8.434 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -3.774 ; -266.999      ;
; TD_CLK27                                  ; -0.177 ; -1.468        ;
; CLOCK_50                                  ; 16.694 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 52.735 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.126 ; 0.000         ;
; TD_CLK27                                  ; 0.137 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.181 ; 0.000         ;
; CLOCK_50                                  ; 0.188 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; -2.727 ; -982.798      ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; -2.617 ; -36.638       ;
; TD_CLK27                                  ; -0.505 ; -155.351      ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; TD_CLK27                                  ; 0.375 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.506 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 1.930 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.806  ; 0.000         ;
; CLOCK_50                                  ; 9.266  ; 0.000         ;
; CLOCK2_50                                 ; 16.000 ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; TD_CLK27                                  ; 17.706 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; 26.682 ; 0.000         ;
; AUD_XCK                                   ; 49.879 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.774 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.301      ;
; -3.752 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.279      ;
; -3.734 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.261      ;
; -3.729 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.256      ;
; -3.684 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.211      ;
; -3.669 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.196      ;
; -3.659 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.186      ;
; -3.656 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.183      ;
; -3.652 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.179      ;
; -3.650 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.177      ;
; -3.648 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.175      ;
; -3.646 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 2.173      ;
; -3.431 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[13]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.203     ; 2.165      ;
; -3.421 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.203     ; 2.155      ;
; -3.417 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.203     ; 2.151      ;
; -3.416 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.203     ; 2.150      ;
; -3.379 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 2.108      ;
; -3.337 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 2.066      ;
; -3.283 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 2.012      ;
; -3.248 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|WR_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.774      ;
; -3.238 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[16]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.764      ;
; -3.238 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[10]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.764      ;
; -3.238 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[22]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.764      ;
; -3.238 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[15]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.764      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[17]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[14]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[13]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[12]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[9]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[18]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.225 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[7]                 ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.752      ;
; -3.224 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.953      ;
; -3.217 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.946      ;
; -3.178 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.216     ; 1.899      ;
; -3.173 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.902      ;
; -3.171 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.900      ;
; -3.170 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.899      ;
; -3.166 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.895      ;
; -3.166 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.203     ; 1.900      ;
; -3.164 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.893      ;
; -3.163 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[1]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.689      ;
; -3.163 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mRD                      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.689      ;
; -3.163 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|RD_MASK[0]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.689      ;
; -3.104 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.216     ; 1.825      ;
; -3.045 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[21]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.572      ;
; -3.045 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[20]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.572      ;
; -3.045 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[19]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.572      ;
; -3.035 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.208     ; 1.764      ;
; -2.989 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.216     ; 1.710      ;
; -2.969 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mADDR[11]                ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.496      ;
; -2.851 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.216     ; 1.572      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[18]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]             ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[10]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[11]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[12]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[13]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[14]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[15]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[16]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[17]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[21]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[19]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[20]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.744 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[22]            ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.271      ;
; -2.652 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|mLENGTH[7]               ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.179      ;
; -2.601 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[6]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.127      ;
; -2.599 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[5]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.125      ;
; -2.598 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[8]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.124      ;
; -2.593 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[9]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.119      ;
; -2.591 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.117      ;
; -2.504 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.031      ;
; -2.492 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|WE_N    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.019      ;
; -2.492 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|RAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.019      ;
; -2.492 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.019      ;
; -2.492 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CAS_N   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.019      ;
; -2.437 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 0.964      ;
; -2.429 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|BA[1]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 0.956      ;
; -2.422 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[2]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 0.948      ;
; -2.371 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CKE     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 0.893      ;
; -2.271 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[11]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 0.798      ;
; -2.271 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[3]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 0.798      ;
; -2.226 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[0]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 0.752      ;
; -2.224 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[4]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 0.750      ;
; -2.100 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[10]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.229     ; 0.808      ;
; -2.100 ; Reset_Delay:u3|oRST_0                                                                                                            ; Sdram_Control_4Port:u6|command:command1|SA[7]   ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.229     ; 0.808      ;
; 6.221  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.237     ; 3.619      ;
; 6.221  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.237     ; 3.619      ;
; 6.221  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.237     ; 3.619      ;
; 6.221  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.237     ; 3.619      ;
; 6.231  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[7]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.236     ; 3.610      ;
; 6.231  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.236     ; 3.610      ;
; 6.231  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.236     ; 3.610      ;
; 6.231  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.236     ; 3.610      ;
; 6.231  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.236     ; 3.610      ;
; 6.231  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.236     ; 3.610      ;
; 6.231  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.090       ; -0.236     ; 3.610      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TD_CLK27'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.177 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[4]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.032      ;
; -0.176 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[5]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.031      ;
; -0.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[9]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.030      ;
; -0.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[8]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.030      ;
; -0.175 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[2]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.030      ;
; -0.174 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[3]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.029      ;
; -0.173 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[7]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.028      ;
; -0.173 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oGreen[6]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.112     ; 1.028      ;
; -0.010 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.861      ;
; -0.010 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.861      ;
; -0.010 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.861      ;
; -0.010 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.861      ;
; -0.010 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.859      ;
; -0.010 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.859      ;
; -0.010 ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.861      ;
; 0.009  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.842      ;
; 0.009  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.842      ;
; 0.009  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.842      ;
; 0.009  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.842      ;
; 0.009  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.842      ;
; 0.009  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.842      ;
; 0.009  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.842      ;
; 0.013  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 0.840      ;
; 0.013  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 0.840      ;
; 0.013  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 0.840      ;
; 0.013  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Y_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.114     ; 0.840      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.016  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.121     ; 0.830      ;
; 0.023  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.826      ;
; 0.025  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.824      ;
; 0.026  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.823      ;
; 0.027  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.822      ;
; 0.027  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.822      ;
; 0.028  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.821      ;
; 0.028  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.821      ;
; 0.030  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oBlue[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.819      ;
; 0.032  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[2]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.819      ;
; 0.037  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[3]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.814      ;
; 0.037  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[8]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.814      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[9]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[8]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[7]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.038  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[19]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.813      ;
; 0.041  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[6]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.810      ;
; 0.049  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[4]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.802      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[11]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[10]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[13]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[15]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[14]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[12]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[17]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[18]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.057  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[16]        ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.110     ; 0.800      ;
; 0.063  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[7]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.788      ;
; 0.064  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[9]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.787      ;
; 0.067  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|X_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.118     ; 0.782      ;
; 0.071  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|oRed[5]          ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.116     ; 0.780      ;
; 0.180  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[6]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.667      ;
; 0.180  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[5]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.667      ;
; 0.180  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[4]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.667      ;
; 0.180  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[3]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.667      ;
; 0.180  ; Reset_Delay:u3|oRST_2                                                                                                                    ; YCbCr2RGB:u8|Z_OUT[2]         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.120     ; 0.667      ;
; 30.877 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 6.030      ;
; 30.943 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.964      ;
; 30.971 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.936      ;
; 30.972 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.935      ;
; 30.973 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.934      ;
; 30.974 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.933      ;
; 30.975 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.932      ;
; 31.037 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[1]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.870      ;
; 31.038 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[0]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.869      ;
; 31.039 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[7]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.868      ;
; 31.040 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[3]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.867      ;
; 31.041 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[2]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.866      ;
; 31.051 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.052     ; 5.884      ;
; 31.071 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.836      ;
; 31.089 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.818      ;
; 31.089 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1] ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.818      ;
; 31.090 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.817      ;
; 31.117 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|Data_Valid ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.052     ; 5.818      ;
; 31.136 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.771      ;
; 31.155 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[6]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.752      ;
; 31.155 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFNumerator[4]   ; ITU_656_Decoder:u4|YCbCr[5]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.752      ;
; 31.163 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]       ; ITU_656_Decoder:u4|YCbCr[4]   ; TD_CLK27     ; TD_CLK27    ; 37.000       ; -0.080     ; 5.744      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 16.694 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.861      ;
; 16.763 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.791      ;
; 16.764 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.791      ;
; 16.768 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.787      ;
; 16.770 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.785      ;
; 16.812 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.743      ;
; 16.833 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.722      ;
; 16.905 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.650      ;
; 16.939 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.616      ;
; 17.000 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.555      ;
; 17.024 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.432     ; 2.531      ;
; 17.054 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.500      ;
; 17.058 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.496      ;
; 17.058 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.496      ;
; 17.109 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.802      ;
; 17.118 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.436      ;
; 17.119 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.435      ;
; 17.178 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.732      ;
; 17.179 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.732      ;
; 17.183 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.728      ;
; 17.184 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.370      ;
; 17.185 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.726      ;
; 17.193 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.361      ;
; 17.194 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.360      ;
; 17.227 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.684      ;
; 17.248 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.663      ;
; 17.249 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.803     ; 1.935      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.256 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.691      ;
; 17.258 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|oRST_0          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 2.296      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.262 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.684      ;
; 17.270 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.803     ; 1.914      ;
; 17.306 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.803     ; 1.878      ;
; 17.320 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|oRST_2          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.591      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.325 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.326 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.621      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[20]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[21]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.330 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.617      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.331 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.614      ;
; 17.332 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.614      ;
; 17.332 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.614      ;
; 17.332 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.614      ;
; 17.332 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.614      ;
; 17.332 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.614      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 52.735 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 1.028      ;
; 52.783 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.980      ;
; 52.799 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.964      ;
; 52.803 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.960      ;
; 52.807 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.956      ;
; 52.813 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.950      ;
; 52.851 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.912      ;
; 52.852 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.911      ;
; 52.867 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.896      ;
; 52.870 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.893      ;
; 52.871 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.892      ;
; 52.871 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.892      ;
; 52.875 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.888      ;
; 52.881 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.882      ;
; 52.881 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.882      ;
; 52.918 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.845      ;
; 52.919 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.844      ;
; 52.920 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.843      ;
; 52.926 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.837      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.927 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.836      ;
; 52.934 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.829      ;
; 52.935 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.828      ;
; 52.938 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.825      ;
; 52.939 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.824      ;
; 52.939 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.824      ;
; 52.943 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.820      ;
; 52.949 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.814      ;
; 52.949 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.814      ;
; 52.949 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.814      ;
; 52.975 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.788      ;
; 52.986 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.777      ;
; 52.987 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.776      ;
; 52.988 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.775      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 52.990 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.773      ;
; 53.008 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.755      ;
; 53.017 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.746      ;
; 53.017 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.746      ;
; 53.017 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.746      ;
; 53.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.698      ;
; 53.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.698      ;
; 53.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.698      ;
; 53.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.698      ;
; 53.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.698      ;
; 53.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.698      ;
; 53.065 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.698      ;
; 53.126 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.637      ;
; 53.130 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.633      ;
; 53.130 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.633      ;
; 53.204 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.559      ;
; 53.204 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.559      ;
; 53.210 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.553      ;
; 53.222 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.541      ;
; 53.222 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.541      ;
; 53.223 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.540      ;
; 53.231 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.532      ;
; 53.232 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.531      ;
; 53.235 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.528      ;
; 53.238 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.525      ;
; 53.255 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.508      ;
; 53.372 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.391      ;
; 53.376 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.387      ;
; 53.377 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.386      ;
; 53.377 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.386      ;
; 53.404 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.359      ;
; 53.404 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.359      ;
; 53.404 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.359      ;
; 53.404 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.359      ;
; 53.404 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 53.818       ; -0.042     ; 0.359      ;
+--------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.126 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.245      ; 0.455      ;
; 0.152 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.154 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.490      ;
; 0.157 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.164 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.172 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; Sdram_Control_4Port:u6|Write                                                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[7]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.231      ; 0.497      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.316      ;
; 0.186 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                            ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:u6|CKE                                                                                                                                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.231      ; 0.504      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.231      ; 0.505      ;
; 0.193 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.195 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.231      ; 0.511      ;
; 0.200 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.328      ;
; 0.204 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.331      ;
; 0.204 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.211 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.527      ;
; 0.213 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.339      ;
; 0.216 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.342      ;
; 0.217 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.248      ; 0.549      ;
; 0.221 ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.548      ;
; 0.223 ; Sdram_Control_4Port:u6|mDATAOUT[5]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.550      ;
; 0.224 ; Sdram_Control_4Port:u6|mDATAOUT[13]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.551      ;
; 0.230 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.247      ; 0.561      ;
; 0.232 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.237      ; 0.553      ;
; 0.239 ; Sdram_Control_4Port:u6|mDATAOUT[3]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_datain_reg0     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.566      ;
; 0.239 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.236      ; 0.559      ;
; 0.240 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.236      ; 0.560      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TD_CLK27'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.232      ; 0.473      ;
; 0.144 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.194      ; 0.442      ;
; 0.151 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.488      ;
; 0.151 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.194      ; 0.449      ;
; 0.152 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.487      ;
; 0.152 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.194      ; 0.451      ;
; 0.156 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.493      ;
; 0.157 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.230      ; 0.491      ;
; 0.157 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.230      ; 0.491      ;
; 0.158 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.230      ; 0.492      ;
; 0.159 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.230      ; 0.493      ;
; 0.160 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.495      ;
; 0.160 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.228      ; 0.492      ;
; 0.162 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.504      ;
; 0.167 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.503      ;
; 0.168 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.505      ;
; 0.168 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.504      ;
; 0.169 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.230      ; 0.503      ;
; 0.170 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.228      ; 0.502      ;
; 0.171 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.222      ; 0.497      ;
; 0.173 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a1~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.223      ; 0.500      ;
; 0.178 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.233      ; 0.515      ;
; 0.179 ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a8~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.231      ; 0.514      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ITU_656_Decoder:u4|Start                                                                                                                                        ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.512      ;
; 0.184 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.223      ; 0.511      ;
; 0.184 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.513      ;
; 0.185 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.223      ; 0.512      ;
; 0.185 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~porta_address_reg0   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.222      ; 0.511      ;
; 0.187 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; ITU_656_Decoder:u4|Cb[0]                                                                                                                                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~portb_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.225      ; 0.517      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ITU_656_Decoder:u4|Pre_Field                                                                                                                                    ; ITU_656_Decoder:u4|Start                                                                                                                                        ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_aqs:auto_generated|altsyncram_n7d1:altsyncram2|ram_block5a0~porta_address_reg0                 ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.223      ; 0.516      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; ITU_656_Decoder:u4|Window[7]                                                                                                                                    ; ITU_656_Decoder:u4|Window[15]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.316      ;
; 0.193 ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                                     ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; ITU_656_Decoder:u4|Window[10]                                                                                                                                   ; ITU_656_Decoder:u4|Window[18]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; ITU_656_Decoder:u4|Window[17]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; ITU_656_Decoder:u4|Window[20]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; ITU_656_Decoder:u4|Window[4]                                                                                                                                    ; ITU_656_Decoder:u4|Window[12]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; ITU_656_Decoder:u4|Window[11]                                                                                                                                   ; ITU_656_Decoder:u4|Window[19]                                                                                                                                   ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; ITU_656_Decoder:u4|Window[1]                                                                                                                                    ; ITU_656_Decoder:u4|Window[9]                                                                                                                                    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.194      ; 0.492      ;
; 0.198 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.194      ; 0.496      ;
; 0.198 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.194      ; 0.496      ;
; 0.198 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.194      ; 0.496      ;
; 0.199 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; TD_CLK27     ; TD_CLK27    ; 0.000        ; 0.042      ; 0.325      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                                                               ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.181 ; AUDIO_DAC:u12|oAUD_BCK       ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; AUDIO_DAC:u12|LRCK_1X        ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.198 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.326      ;
; 0.203 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.330      ;
; 0.288 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.416      ;
; 0.297 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.302 ; AUDIO_DAC:u12|BCK_DIV[1]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.428      ;
; 0.307 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.433      ;
; 0.308 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X        ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.434      ;
; 0.309 ; AUDIO_DAC:u12|BCK_DIV[2]     ; AUDIO_DAC:u12|BCK_DIV[0]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.435      ;
; 0.366 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[2]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.492      ;
; 0.395 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|oAUD_BCK       ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.521      ;
; 0.399 ; AUDIO_DAC:u12|BCK_DIV[0]     ; AUDIO_DAC:u12|BCK_DIV[1]     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.525      ;
; 0.437 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.564      ;
; 0.447 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.450 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.577      ;
; 0.456 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.582      ;
; 0.459 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.500 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.626      ;
; 0.501 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.627      ;
; 0.501 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.627      ;
; 0.503 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.630      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.513 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.640      ;
; 0.516 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.643      ;
; 0.566 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.692      ;
; 0.567 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.693      ;
; 0.569 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.695      ;
; 0.570 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.696      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.697      ;
; 0.579 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.705      ;
; 0.579 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.705      ;
; 0.582 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.708      ;
; 0.582 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.708      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.740      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.740      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.740      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.740      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.740      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.740      ;
; 0.614 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.740      ;
; 0.633 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.759      ;
; 0.636 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.762      ;
; 0.645 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.771      ;
; 0.648 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.774      ;
+-------+------------------------------+------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; Reset_Delay:u3|Cont[0]            ; Reset_Delay:u3|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.201 ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; I2C_AV_Config:u1|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.288 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.292 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; Reset_Delay:u3|Cont[21]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.359 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.484      ;
; 0.361 ; Reset_Delay:u3|Cont[9]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.486      ;
; 0.373 ; Reset_Delay:u3|Cont[1]            ; Reset_Delay:u3|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.498      ;
; 0.437 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.441 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.566      ;
; 0.442 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.446 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; Reset_Delay:u3|Cont[10]           ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u1|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; Reset_Delay:u3|Cont[11]           ; Reset_Delay:u3|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; Reset_Delay:u3|Cont[13]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; Reset_Delay:u3|Cont[5]            ; Reset_Delay:u3|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; Reset_Delay:u3|Cont[3]            ; Reset_Delay:u3|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; Reset_Delay:u3|Cont[19]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; Reset_Delay:u3|Cont[7]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; Reset_Delay:u3|Cont[15]           ; Reset_Delay:u3|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; Reset_Delay:u3|Cont[17]           ; Reset_Delay:u3|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.458 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; I2C_AV_Config:u1|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u1|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u1|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; I2C_AV_Config:u1|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; I2C_AV_Config:u1|mI2C_CLK_DIV[10] ; I2C_AV_Config:u1|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.500 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; I2C_AV_Config:u1|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
; 0.505 ; Reset_Delay:u3|Cont[14]           ; Reset_Delay:u3|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
; 0.505 ; Reset_Delay:u3|Cont[16]           ; Reset_Delay:u3|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
; 0.506 ; Reset_Delay:u3|Cont[8]            ; Reset_Delay:u3|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; Reset_Delay:u3|Cont[4]            ; Reset_Delay:u3|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; Reset_Delay:u3|Cont[2]            ; Reset_Delay:u3|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; Reset_Delay:u3|Cont[18]           ; Reset_Delay:u3|Cont[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.631      ;
; 0.507 ; Reset_Delay:u3|Cont[12]           ; Reset_Delay:u3|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.632      ;
; 0.508 ; Reset_Delay:u3|Cont[20]           ; Reset_Delay:u3|Cont[21]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.633      ;
; 0.508 ; Reset_Delay:u3|Cont[6]            ; Reset_Delay:u3|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.633      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -2.727 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.420     ; 1.244      ;
; -2.727 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.420     ; 1.244      ;
; -2.727 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.420     ; 1.244      ;
; -2.700 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.430     ; 1.207      ;
; -2.700 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.430     ; 1.207      ;
; -2.700 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.430     ; 1.207      ;
; -2.700 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.430     ; 1.207      ;
; -2.700 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.430     ; 1.207      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.641 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.168      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.637 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.159      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.631 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.158      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.628 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.264      ;
; -2.627 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.149      ;
; -2.627 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.149      ;
; -2.627 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.149      ;
; -2.627 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.415     ; 1.149      ;
; -2.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.136      ;
; -2.609 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.136      ;
; -2.608 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                              ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.134      ;
; -2.608 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.134      ;
; -2.608 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.134      ;
; -2.608 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.411     ; 1.134      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.600 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.127      ;
; -2.592 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.269     ; 1.282      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.588 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.413     ; 1.112      ;
; -2.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.114      ;
; -2.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.114      ;
; -2.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.114      ;
; -2.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.114      ;
; -2.587 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.010        ; -1.410     ; 1.114      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
; -2.617 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.002        ; -1.810     ; 0.736      ;
+--------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TD_CLK27'                                                                                                                                                                                                             ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.505 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.352      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.501 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.008     ; 1.345      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.493 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.005     ; 1.340      ;
; -0.462 ; Reset_Delay:u3|oRST_2 ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ; CLOCK_50     ; TD_CLK27    ; 1.000        ; -0.007     ; 1.307      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TD_CLK27'                                                                                                                                                                                                                              ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.375 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 0.876      ;
; 0.375 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 0.876      ;
; 0.375 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.377      ; 0.876      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.379 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.376      ; 0.879      ;
; 0.395 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.903      ;
; 0.395 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.903      ;
; 0.395 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.903      ;
; 0.395 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFStage[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.903      ;
; 0.395 ; Reset_Delay:u3|oRST_0 ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_vat:auto_generated|sign_div_unsign_3li:divider|alt_u_div_b6g:divider|DFFDenominator[1]                        ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.903      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[9]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[0]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[7]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.398 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.372      ; 0.894      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.401 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.382      ; 0.907      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.383      ; 0.911      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.404 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.384      ; 0.912      ;
; 0.474 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a0~portb_address_reg0    ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.526      ; 1.144      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]                              ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.497 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]                             ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.525      ; 1.152      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                   ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
; 0.505 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; CLOCK_50     ; TD_CLK27    ; 0.000        ; 0.373      ; 1.002      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 1.506 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.890     ; 0.810      ;
; 1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.904     ; 0.810      ;
; 1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated                                                                                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.904     ; 0.810      ;
; 1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[11]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.904     ; 0.810      ;
; 1.520 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[14]~_emulated                                                                                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.904     ; 0.810      ;
; 1.555 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.846      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.585 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.876      ;
; 1.586 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.917     ; 0.863      ;
; 1.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.905     ; 0.879      ;
; 1.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.905     ; 0.879      ;
; 1.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.905     ; 0.879      ;
; 1.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.905     ; 0.879      ;
; 1.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.905     ; 0.879      ;
; 1.590 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.905     ; 0.879      ;
; 1.592 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.878      ;
; 1.592 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Read                                                                                                                                     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.878      ;
; 1.592 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.878      ;
; 1.592 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.878      ;
; 1.592 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.878      ;
; 1.592 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.878      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                             ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.597 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.895     ; 0.896      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.603 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.910     ; 0.887      ;
; 1.605 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.891      ;
; 1.605 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.891      ;
; 1.605 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.891      ;
; 1.605 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.891      ;
; 1.605 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.891      ;
; 1.605 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                    ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.908     ; 0.891      ;
; 1.606 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.916     ; 0.884      ;
; 1.606 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.916     ; 0.884      ;
; 1.606 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.916     ; 0.884      ;
; 1.606 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.916     ; 0.884      ;
; 1.606 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.916     ; 0.884      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.607 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.914     ; 0.887      ;
; 1.612 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.894      ;
; 1.612 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.894      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.617 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.912     ; 0.899      ;
; 1.620 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.911      ;
; 1.620 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.911      ;
; 1.620 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.911      ;
; 1.620 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.911      ;
; 1.620 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.911      ;
; 1.620 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -0.903     ; 0.911      ;
; 1.621 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.109     ; 0.706      ;
; 1.621 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.109     ; 0.706      ;
; 1.621 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.109     ; 0.706      ;
; 1.621 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.109     ; 0.706      ;
; 1.621 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.109     ; 0.706      ;
; 1.621 ; Reset_Delay:u3|oRST_0 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_k5m1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.109     ; 0.706      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[2]'                                                                                        ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|oAUD_BCK       ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[1]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[2]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|BCK_DIV[0]     ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X        ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
; 1.930 ; Reset_Delay:u3|oRST_1 ; AUDIO_DAC:u12|LRCK_1X_DIV[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000        ; -1.490     ; 0.634      ;
+-------+-----------------------+------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
Worst Case Available Settling Time: 9.174 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Clock                                      ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack                           ; -7.315   ; 0.126 ; -4.998    ; 0.375   ; 4.722               ;
;  AUD_XCK                                   ; N/A      ; N/A   ; N/A       ; N/A     ; 49.669              ;
;  CLOCK2_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK3_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK_50                                  ; 13.729   ; 0.188 ; N/A       ; N/A     ; 9.266               ;
;  TD_CLK27                                  ; -1.227   ; 0.137 ; -1.837    ; 0.375   ; 17.706              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -7.315   ; 0.126 ; -4.998    ; 1.506   ; 4.722               ;
;  u6|sdram_pll1|altpll_component|pll|clk[2] ; 51.608   ; 0.181 ; -4.800    ; 1.930   ; 26.612              ;
; Design-wide TNS                            ; -577.604 ; 0.0   ; -2771.824 ; 0.0     ; 0.0                 ;
;  AUD_XCK                                   ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK2_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK3_50                                 ; N/A      ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                  ; 0.000    ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  TD_CLK27                                  ; -71.981  ; 0.000 ; -897.848  ; 0.000   ; 0.000               ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; -505.623 ; 0.000 ; -1806.776 ; 0.000   ; 0.000               ;
;  u6|sdram_pll1|altpll_component|pll|clk[2] ; 0.000    ; 0.000 ; -67.200   ; 0.000   ; 0.000               ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_RTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 1181     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; TD_CLK27                                  ; 102      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; TD_CLK27                                  ; 160154   ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; TD_CLK27                                  ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 493      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10356    ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 89       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                  ; CLOCK_50                                  ; 1181     ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; TD_CLK27                                  ; 102      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; TD_CLK27                                  ; 160154   ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; TD_CLK27                                  ; 30       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 493      ; 0        ; 0        ; 0        ;
; TD_CLK27                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10356    ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 89       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; TD_CLK27                                  ; 701      ; 0        ; 0        ; 0        ;
; TD_CLK27   ; TD_CLK27                                  ; 32       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 397      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 14       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; TD_CLK27                                  ; 701      ; 0        ; 0        ; 0        ;
; TD_CLK27   ; TD_CLK27                                  ; 32       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 397      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[2] ; 14       ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 6     ; 6    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 170   ; 170  ;
; Unconstrained Output Ports      ; 79    ; 79   ;
; Unconstrained Output Port Paths ; 169   ; 169  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                              ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+
; Target                                    ; Clock                                     ; Type      ; Status        ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+
; AUD_XCK                                   ; AUD_XCK                                   ; Base      ; Constrained   ;
; CLOCK2_50                                 ; CLOCK2_50                                 ; Base      ; Constrained   ;
; CLOCK3_50                                 ; CLOCK3_50                                 ; Base      ; Constrained   ;
; CLOCK_50                                  ; CLOCK_50                                  ; Base      ; Constrained   ;
; I2C_AV_Config:u1|mI2C_CTRL_CLK            ;                                           ; Base      ; Unconstrained ;
; KEY[1]                                    ;                                           ; Base      ; Unconstrained ;
; Reset_Delay:u3|oRST_0                     ;                                           ; Base      ; Unconstrained ;
; TD_CLK27                                  ; TD_CLK27                                  ; Base      ; Constrained   ;
; TD_HS                                     ;                                           ; Base      ; Unconstrained ;
; VGA_Ctrl:u9|H_Cont[0]                     ;                                           ; Base      ; Unconstrained ;
; VGA_Ctrl:u9|oVGA_HS                       ;                                           ; Base      ; Unconstrained ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; Constrained   ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; Constrained   ;
; u6|sdram_pll1|altpll_component|pll|clk[2] ; u6|sdram_pll1|altpll_component|pll|clk[2] ; Generated ; Constrained   ;
+-------------------------------------------+-------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_CLK27    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; TD_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_VS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                             ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                                                                ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_BCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_DACLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+---------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                           ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                                                               ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_CLK27    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; TD_DATA[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_DATA[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; TD_VS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+-------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                             ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                                                                ;
+---------------+------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_BCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_DACLRCK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+---------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Jun 07 18:47:59 2016
Info: Command: quartus_sta DE2_115_TV -c DE2_115_TV
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 338 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k5m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'de2_115_golden_sopc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 11 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 11 -phase -105.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 11 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[2]} {u6|sdram_pll1|altpll_component|pll|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[2] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: KEY[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ProcessamentoPlacar:proc_plac|ProcessamentoDigito:processamentoDigito1|SomaPixels:somaPixels9|soma[13] is being clocked by KEY[1]
Warning (332060): Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch numero[1][6][6][4] is being clocked by VGA_Ctrl:u9|H_Cont[0]
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD1_ADDR[8]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.315            -505.623 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -1.227             -71.981 TD_CLK27 
    Info (332119):    13.729               0.000 CLOCK_50 
    Info (332119):    51.608               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.341               0.000 TD_CLK27 
    Info (332119):     0.403               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.407               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -4.998
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.998           -1806.776 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -4.800             -67.200 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -1.837            -897.848 TD_CLK27 
Info (332146): Worst-case removal slack is 0.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.916               0.000 TD_CLK27 
    Info (332119):     2.950               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     3.695               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.645               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.961               0.000 TD_CLK27 
    Info (332119):    26.613               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.669               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 8.324 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[2] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: KEY[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ProcessamentoPlacar:proc_plac|ProcessamentoDigito:processamentoDigito1|SomaPixels:somaPixels9|soma[13] is being clocked by KEY[1]
Warning (332060): Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch numero[1][6][6][4] is being clocked by VGA_Ctrl:u9|H_Cont[0]
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD1_ADDR[8]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.587            -454.102 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -1.042             -58.670 TD_CLK27 
    Info (332119):    14.214               0.000 CLOCK_50 
    Info (332119):    51.843               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.256               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.348               0.000 TD_CLK27 
    Info (332119):     0.354               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.365               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -4.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.464           -1611.542 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -4.237             -59.318 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -1.597            -769.821 TD_CLK27 
Info (332146): Worst-case removal slack is 0.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.880               0.000 TD_CLK27 
    Info (332119):     2.609               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     3.249               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.722               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.626               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.985               0.000 TD_CLK27 
    Info (332119):    26.612               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.669               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 8.434 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: TD_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TD_Detect:u2|PAL is being clocked by TD_HS
Warning (332060): Node: VGA_Ctrl:u9|oVGA_HS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_Ctrl:u9|V_Cont[2] is being clocked by VGA_Ctrl:u9|oVGA_HS
Warning (332060): Node: I2C_AV_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:u1|mI2C_CTRL_CLK
Warning (332060): Node: KEY[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ProcessamentoPlacar:proc_plac|ProcessamentoDigito:processamentoDigito1|SomaPixels:somaPixels9|soma[13] is being clocked by KEY[1]
Warning (332060): Node: VGA_Ctrl:u9|H_Cont[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch numero[1][6][6][4] is being clocked by VGA_Ctrl:u9|H_Cont[0]
Warning (332060): Node: Reset_Delay:u3|oRST_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Sdram_Control_4Port:u6|rRD1_ADDR[8]~1 is being clocked by Reset_Delay:u3|oRST_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[0] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[1] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: u6|sdram_pll1|altpll_component|pll|clk[2] with master clock period: 37.000 found on PLL node: u6|sdram_pll1|altpll_component|pll|clk[2] does not match the master clock period requirement: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.774            -266.999 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -0.177              -1.468 TD_CLK27 
    Info (332119):    16.694               0.000 CLOCK_50 
    Info (332119):    52.735               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.126               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.137               0.000 TD_CLK27 
    Info (332119):     0.181               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):     0.188               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.727            -982.798 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    -2.617             -36.638 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    -0.505            -155.351 TD_CLK27 
Info (332146): Worst-case removal slack is 0.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.375               0.000 TD_CLK27 
    Info (332119):     1.506               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     1.930               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.806               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.266               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    17.706               0.000 TD_CLK27 
    Info (332119):    26.682               0.000 u6|sdram_pll1|altpll_component|pll|clk[2] 
    Info (332119):    49.879               0.000 AUD_XCK 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.318
    Info (332114): Worst Case Available Settling Time: 9.174 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 1041 megabytes
    Info: Processing ended: Tue Jun 07 18:48:09 2016
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


