// Seed: 2147386122
module module_0;
  wire id_1;
  assign id_2 = 1;
  id_3(
      id_1.id_1, id_1
  );
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input uwire void id_4,
    output wire id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9,
    output wand id_10,
    input wire id_11
);
  assign id_5 = {-1};
  assign id_5 = id_8;
  assign id_5 = 1;
  module_0 modCall_1 ();
  assign id_5 = -1;
endmodule
