# 1 "arch/arm64/boot/dts/mediatek/mt7622-ac2600rfb1.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt7622-ac2600rfb1.dts"
# 15 "arch/arm64/boot/dts/mediatek/mt7622-ac2600rfb1.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 1
# 15 "arch/arm64/boot/dts/mediatek/mt7622.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/mt7622-clk.h" 1
# 16 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 18 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/power/mt7622-power.h" 1
# 19 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/reset-controller/mt7622-resets.h" 1
# 20 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/phy/phy.h" 1
# 21 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt7622-pinfunc.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt7622-pinfunc.h"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/pinctrl/mt65xx.h" 1
# 18 "arch/arm64/boot/dts/mediatek/mt7622-pinfunc.h" 2
# 22 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2

/ {
 compatible = "mediatek,mt7622";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 mtcpufreq {
  compatible = "mediatek,mt7622-cpufreq";
 };

 cluster0_opp: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;
  opp00 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <950000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <437500000>;
   opp-microvolt = <1000000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <1050000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <812500000>;
   opp-microvolt = <1100000>;
  };
  opp04 {
   opp-hz = /bits/ 64 <1025000000>;
   opp-microvolt = <1150000>;
  };
  opp05 {
   opp-hz = /bits/ 64 <1137500000>;
   opp-microvolt = <1200000>;
  };
  opp06 {
   opp-hz = /bits/ 64 <1262500000>;
   opp-microvolt = <1250000>;
  };
  opp07 {
   opp-hz = /bits/ 64 <1350000000>;
   opp-microvolt = <1310000>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_0>,
    <&CPU_SLEEP_0_0 &CPU_SLEEP_0_0 &CPU_SLEEP_0_0>;
   clocks = <&infracfg 0>,
    <&apmixedsys 9>,
    <&apmixedsys 0>;
   clock-names = "cpu", "intermediate", "armpll";
   operating-points-v2 = <&cluster0_opp>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1300000000>;
   cci-control-port = <&cci_control2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   cpu-idle-states = <&CLUSTER_SLEEP_0 &CLUSTER_SLEEP_0>,
    <&CPU_SLEEP_0_0 &CPU_SLEEP_0_0 &CPU_SLEEP_0_0>;
   clocks = <&infracfg 0>,
    <&apmixedsys 9>,
    <&apmixedsys 0>;
   clock-names = "cpu", "intermediate", "armpll";
   operating-points-v2 = <&cluster0_opp>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1300000000>;
   cci-control-port = <&cci_control2>;
  };

  idle-states {
   entry-method = "arm,psci";

   CPU_SLEEP_0_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1010000>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
   };

  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  atf-reserved-memory@43000000 {
   compatible = "mediatek,mt7622-atf-reserved-memory";
   no-map;
   reg = <0 0x43000000 0 0x30000>;
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 clk25m: oscillator@0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <25000000>;
  clock-output-names = "clkxtal";
 };

 clksrc_pll: oscillator@1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <25000000>;
  clock-output-names = "clksrc_pll";
 };

 flash_peri_clk: dummy133m {
  compatible = "fixed-clocks";
  clock-frequency = <133000000>;
  #clock-cells = <0>;
 };

 nfiecc_top_clk: dummy98m {
  compatible = "fixed-clocks";
  clock-frequency = <48000000>;
  #clock-cells = <0>;
 };

 flash_top_clk: dummy48m {
  compatible = "fixed-clocks";
  clock-frequency = <48000000>;
  #clock-cells = <0>;
 };

 system_clk: dummy13m {
  compatible = "fixed-clock";
  clock-frequency = <12500000>;
  #clock-cells = <0>;
 };

 rtc_clk: dummy32k {
  compatible = "fixed-clock";
  clock-frequency = <32000>;
  #clock-cells = <0>;
 };

 pwrap_clk: dummy40m {
  compatible = "fixed-clock";
  clock-frequency = <40000000>;
  #clock-cells = <0>;
 };

 chipid: chipid@08000000 {
  compatible = "mediatek,chipid";
  reg = <0 0x08000000 0 0x0004>,
        <0 0x08000004 0 0x0004>,
        <0 0x08000008 0 0x0004>,
        <0 0x0800000c 0 0x0004>;
 };

 infracfg: infracfg@10000000 {
  compatible = "mediatek,mt7622-infracfg", "syscon";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 pwrap: pwrap@10001000 {
  compatible = "mediatek,mt7622-pwrap";
  reg = <0 0x10001000 0 0x250>;
  reg-names = "pwrap";
  clocks = <&infracfg 5>,<&pwrap_clk>;
  clock-names = "spi","wrap";
  status = "disabled";
 };

 pericfg: pericfg@10002000 {
  compatible = "mediatek,mt7622-pericfg", "syscon";
  reg = <0 0x10002000 0 0x1000>;
  #clock-cells = <1>;
 };

 ice: ice_debug {
  compatible ="mediatek,mt7622-ice_debug",
       "mediatek,mt2701-ice_debug";
  clocks = <&infracfg 1>;
  clock-names = "ice_dbg";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 pcie_mirror: pcie_mirror@10000400 {
  compatible = "mediatek,pcie-mirror";
  reg = <0 0x10000400 0 0x10>;
 };

 timer: timer@10004000 {
  compatible = "mediatek,mt7622-timer",
        "mediatek,mt6577-timer";
  reg = <0 0x10004000 0 0x80>;
  interrupts = <0 152 8>;
  clocks = <&infracfg 4>, <&topckgen 15>;
  clock-names = "system-clk", "rtc-clk";
 };

 scpsys: scpsys@10006000 {
  compatible = "mediatek,mt7622-scpsys", "syscon";
  #power-domain-cells = <1>;
  reg = <0 0x10006000 0 0x1000>;
  interrupts = <0 165 8>,
        <0 166 8>,
        <0 167 8>,
        <0 168 8>;
  infracfg = <&infracfg>;
  clocks = <&topckgen 15>, <&topckgen 77>;
  clock-names = "spm_rtc", "hif_sel";
 };

 irrx: irrx@10009000 {
  compatible = "mediatek,mt7622-irrx";
  reg = <0 0x10009000 0 0x1000>;
  interrupts = <0 175 8>;
  clocks = <&infracfg 3>;
  clock-names = "irrx_clock";
  status = "disabled";
 };

 sysirq: interrupt-controller@10200620 {
  compatible = "mediatek,mt7622-sysirq",
        "mediatek,mt6577-sysirq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x10200620 0 0x20>;
 };

 emi: emi@10203000 {
  compatible = "mediatek,mt7622-emi",
        "mediatek,mt8127-emi";
  reg = <0 0x10203000 0 0x1000>;
 };

 sys_cirq: sys_cirq@10204000 {
  compatible = "mediatek,mt7622-sys_cirq",
        "mediatek,sys_cirq";
  reg = <0 0x10204000 0 0x1000>;
  interrupts = <0 231 8>;
  mediatek,cirq_num = <169>;
  mediatek,spi_start_offset = <72>;
 };

 efuse: efuse@10206000 {
  compatible = "mediatek,mt7622-efuse",
        "mediatek,efuse";
  reg = <0 0x10206000 0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;
  status = "disabled";
  svs_calibration: calib@180 {
   reg = <0x180 0x8>;
  };
  thermal_calibration: calib@198 {
   reg = <0x198 0x8>;
  };
 };

 apmixedsys: apmixedsys@10209000 {
  compatible = "mediatek,mt7622-apmixedsys", "syscon";
  reg = <0 0x10209000 0 0x1000>;
  #clock-cells = <1>;
 };

 wed: wed@1020b000 {
  compatible = "mediatek,wed";
  wed_num = <2>;

  pci_slot_map = <0>, <1>;
  reg = <0 0x1020a000 0 0x1000>,
        <0 0x1020b000 0 0x1000>;
  interrupts = <0 214 8>,
        <0 215 8>;
 };

 wed2: wed2@1020b000 {
  compatible = "mediatek,wed2";
  wed_num = <2>;
  reg = <0 0x1020a000 0 0x1000>,
        <0 0x1020b000 0 0x1000>;
  interrupts = <0 214 8>,
        <0 215 8>;
 };

 dramc_nao: dramc_nao@0x1020e000 {
  compatible = "mediatek,mt7622-dramc_nao";
  reg = <0 0x1020E000 0 0x1000>;
 };

 topckgen: topckgen@10210000 {
  compatible = "mediatek,mt7622-topckgen", "syscon";
  reg = <0 0x10210000 0 0x1000>;
  #clock-cells = <1>;
 };

 syscfg_pctl_a: syscfg_pctl_a@10211000 {
   compatible = "mediatek,mt7622-pctl-a-syscfg", "syscon";
   reg = <0 0x10211000 0 0x1000>;
 };

 pio: pinctrl@10211000 {
   compatible = "mediatek,mt7622-pinctrl";
   reg = <0 0x10005000 0 0x1000>;
   mediatek,pctl-regmap = <&syscfg_pctl_a>;
   pins-are-numbered;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 153 4>;
 };

 watchdog: watchdog@10212000 {
  compatible = "mediatek,mt7622-wdt",
        "mediatek,mt6589-wdt";
  reg = <0 0x10212000 0 0x1000>;
  interrupts = <0 128 2>;
  #reset-cells = <1>;
 };

 dramc: dramc@10214000 {
  compatible = "mediatek,mt7622-dramc";
  reg = <0 0x10214000 0 0x1000>;
 };

 gic: interrupt-controller@10300000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x10310000 0 0x1000>,
        <0 0x10320000 0 0x1000>,
        <0 0x10340000 0 0x2000>,
        <0 0x10360000 0 0x2000>;
 };

 cci: cci@10390000 {
  compatible = "arm,cci-400";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0 0x10390000 0 0x1000>;
  ranges = <0 0 0x10390000 0x10000>;

  cci_control0: slave-if@1000 {
   compatible = "arm,cci-400-ctrl-if";
   interface-type = "ace-lite";
   reg = <0x1000 0x1000>;
  };

  cci_control1: slave-if@4000 {
   compatible = "arm,cci-400-ctrl-if";
   interface-type = "ace";
   reg = <0x4000 0x1000>;
  };

  cci_control2: slave-if@5000 {
   compatible = "arm,cci-400-ctrl-if";
   interface-type = "ace";
   reg = <0x5000 0x1000>;
  };

  pmu@9000 {
   compatible = "arm,cci-400-pmu,r1";
   reg = <0x9000 0x5000>;
   interrupts = <0 90 8>,
         <0 91 8>,
         <0 92 8>,
         <0 93 8>,
         <0 94 8>;
  };
 };

 btif_tx: btif_tx@11000780 {
  compatible = "mediatek,btif_tx";
  reg = <0 0x11000780 0 0x80>;
  interrupts = <0 111 8>;
 };

 btif_rx: btif_rx@11000800 {
  compatible = "mediatek,btif_rx";
  reg = <0 0x11000800 0 0x80>;
  interrupts = <0 112 8>;
 };

 auxadc: adc@11001000 {
  compatible = "mediatek,mt7622-auxadc";
  reg = <0 0x11001000 0 0x1000>;
  clocks = <&pericfg 23>;
  clock-names = "main";
  #io-channel-cells = <1>;
  status = "disabled";
 };

 uart0: serial@11002000 {
  compatible = "mediatek,mt7622-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x400>;
  interrupts = <0 91 8>;
  clocks = <&topckgen 64>, <&pericfg 13>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart1: serial@11003000 {
  compatible = "mediatek,mt7622-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x400>;
  interrupts = <0 92 8>;
  clocks = <&topckgen 64>, <&pericfg 14>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart2: serial@11004000 {
  compatible = "mediatek,mt7622-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11004000 0 0x400>;
  interrupts = <0 93 8>;
  clocks = <&topckgen 64>, <&pericfg 15>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart3: serial@11005000 {
  compatible = "mediatek,mt7622-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11005000 0 0x400>;
  interrupts = <0 94 8>;
  clocks = <&topckgen 64>, <&pericfg 16>;
  clock-names = "baud", "bus";
  status = "disabled";
 };


 pwm: pwm@11006000 {
  compatible = "mediatek,mt7622-pwm";
  reg = <0 0x11006000 0 0x1000>;
  interrupts = <0 77 8>;
  clocks = <&topckgen 60>,
    <&pericfg 9>,
    <&pericfg 2>,
    <&pericfg 3>,
    <&pericfg 4>,
    <&pericfg 5>,
    <&pericfg 6>,
    <&pericfg 7>;
  clock-names = "top",
         "main",
         "pwm1",
         "pwm2",
         "pwm3",
         "pwm4",
         "pwm5",
         "pwm6";
  status = "disabled";
 };

 i2c0: i2c@11007000 {
  compatible = "mediatek,mt7622-i2c";
  reg = <0 0x11007000 0 0x90>,
        <0 0x11000100 0 0x80>;
  interrupts = <0 84 8>;
  clock-div = <16>;
  clocks = <&pericfg 19>,
    <&pericfg 10>;
  clock-names = "main", "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c1: i2c@11008000 {
  compatible = "mediatek,mt7622-i2c";
  reg = <0 0x11008000 0 0x90>,
        <0 0x11000180 0 0x80>;
  interrupts = <0 85 8>;
  clock-div = <16>;
  clocks = <&pericfg 20>,
    <&pericfg 10>;
  clock-names = "main", "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@11009000 {
  compatible = "mediatek,mt7622-i2c";
  reg = <0 0x11009000 0 0x90>,
        <0 0x11000200 0 0x80>;
  interrupts = <0 86 8>;
  clock-div = <16>;
  clocks = <&pericfg 21>,
    <&pericfg 10>;
  clock-names = "main", "dma";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi0: spi@1100a000 {
  compatible = "mediatek,mt7622-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x1100a000 0 0x100>;
  interrupts = <0 118 8>;
  clocks = <&topckgen 25>,
    <&topckgen 65>,
    <&pericfg 24>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 thermal: thermal@1100b000 {
  compatible = "mediatek,mt7622-thermal";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 110 8>;
  clocks = <&pericfg 1>, <&pericfg 23>;
  clock-names = "therm", "auxadc";
  auxadc = <&auxadc>;
  apmixedsys = <&apmixedsys>;
  pericfg = <&pericfg>;
  nvmem-cells = <&thermal_calibration>;
  nvmem-cell-names = "calibration-data";
 };

 svs: svs@1100b000 {
  compatible = "mediatek,mt7622-svs";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 125 8>;
  nvmem-cells = <&svs_calibration>;
  nvmem-cell-names = "svs_calibration";
 };

 btif: btif@1100c000 {
  compatible = "mediatek,btif";
  reg = <0 0x1100c000 0 0x1000>;
  interrupts = <0 90 8>, <0 126 8>;
  clocks = <&pericfg 18>, <&pericfg 10>;
  clock-names = "btifc", "apdmac";
 };

 nandc: nfi@1100d000 {
  compatible = "mediatek,mt7622-nfc";
  reg = <0 0x1100D000 0 0x1000>;
  interrupts = <0 96 8>;
  clocks = <&pericfg 26>, <&pericfg 25>;
  clock-names = "nfi_clk", "pad_clk";
  ecc-engine = <&bch>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 snand: snfi@1100d000 {
  compatible = "mediatek,mt7622-snand";
  reg = <0 0x1100d000 0 0x2000>;
  interrupts = <0 96 8>;
  clocks = <&pericfg 26>,
    <&pericfg 25>,
    <&pericfg 27>;
  clock-names = "nfi_clk", "pad_clk", "nfiecc_clk";
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 bch: ecc@1100e000 {
  compatible = "mediatek,mt7622-ecc";
  reg = <0 0x1100e000 0 0x1000>;
  interrupts = <0 95 8>;
  clocks = <&pericfg 27>;
  clock-names = "nfiecc_clk";
  status = "disabled";
 };

 nor_flash: spi@11014000 {
  compatible = "mediatek,mt7622-nor",
        "mediatek,mt8173-nor";
  reg = <0 0x11014000 0 0xe0>;
  clocks = <&pericfg 28>,
    <&topckgen 63>;
  clock-names = "spi", "sf";
  #address-cells = <1>;
  #size-cells = <1>;
  status = "disabled";
 };

 spi1: spi@11016000 {
  compatible = "mediatek,mt7622-spi";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0 0x11016000 0 0x100>;
  interrupts = <0 122 8>;
  clocks = <&topckgen 25>,
    <&topckgen 66>,
    <&pericfg 22>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
  status = "disabled";
 };

 uart4: serial@11019000 {
  compatible = "mediatek,mt7622-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11019000 0 0x400>;
  interrupts = <0 89 8>;
  clocks = <&topckgen 64>, <&pericfg 17>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 audiosys: audiosys@11220000 {
  compatible = "mediatek,mt7622-audiosys", "syscon";
  reg = <0 0x11220000 0 0x1000>;
  #clock-cells = <1>;
 };

 afe: audio-controller@11220000 {
  compatible = "mediatek,mt7622-audio";
  reg = <0 0x11220000 0 0x2000>,
   <0 0x112a0000 0 0x10000>;
  interrupts = <0 145 8>,
   <0 144 8>;
  clocks = <&infracfg 2>,
   <&topckgen 70>,
   <&topckgen 71>,
   <&topckgen 99>,
   <&topckgen 100>,
   <&topckgen 49>,
   <&topckgen 50>,
   <&topckgen 107>,
   <&topckgen 108>,
   <&topckgen 73>,
   <&topckgen 20>,
   <&topckgen 72>,
   <&topckgen 31>,
   <&topckgen 87>,
   <&topckgen 88>,
   <&topckgen 89>,
   <&topckgen 90>,
   <&topckgen 91>,
   <&topckgen 92>,
   <&topckgen 93>,
   <&topckgen 94>,
   <&topckgen 95>,
   <&topckgen 96>,
   <&topckgen 97>,
   <&topckgen 98>,
   <&topckgen 101>,
   <&topckgen 102>,
   <&topckgen 103>,
   <&topckgen 104>,
   <&topckgen 105>,
   <&topckgen 106>,
   <&topckgen 80>,
   <&topckgen 81>,
   <&topckgen 86>,
   <&topckgen 85>,
   <&topckgen 24>,
   <&topckgen 36>,
   <&audiosys 0>,
   <&audiosys 3>,
   <&audiosys 17>,
   <&audiosys 18>;

  clock-names = "infra_audio_pd",
   "top_a1sys_hp_sel",
   "top_a2sys_hp_sel",
   "top_a1sys_div",
   "top_a2sys_div",
   "top_aud1pll_ck",
   "top_aud2pll_ck",
   "top_a1sys_div_pd",
   "top_a2sys_div_pd",
   "top_aud_intbus_sel",
   "top_syspll1_d4",
   "top_intdir_sel",
   "top_univpll_d2",
   "top_apll1_ck_sel",
   "top_apll2_ck_sel",
   "top_i2s0_mck_sel",
   "top_i2s1_mck_sel",
   "top_i2s2_mck_sel",
   "top_i2s3_mck_sel",
   "top_apll1_ck_div",
   "top_apll2_ck_div",
   "top_i2s0_mck_div",
   "top_i2s1_mck_div",
   "top_i2s2_mck_div",
   "top_i2s3_mck_div",
   "top_apll1_ck_div_pd",
   "top_apll2_ck_div_pd",
   "top_i2s0_mck_div_pd",
   "top_i2s1_mck_div_pd",
   "top_i2s2_mck_div_pd",
   "top_i2s3_mck_div_pd",
   "top_aud1_sel",
   "top_aud2_sel",
   "top_asm_h_sel",
   "top_asm_m_sel",
   "top_syspll_d5",
   "top_univpll2_d2",
   "top_audio_afe",
   "top_audio_apll",
   "top_audio_a1sys",
   "top_audio_a2sys";
 };

 mmc1: mmc@11240000 {
  compatible = "mediatek,mt7622-mmc";
  reg = <0 0x11240000 0 0x1000>;
  interrupts = <0 80 8>;
  clocks = <&pericfg 12>,
         <&topckgen 56>;
  clock-names = "source", "hclk";
  status = "disabled";
 };

 mmc0: mmc@11230000 {
  compatible = "mediatek,mt7622-mmc";
  reg = <0 0x11230000 0 0x1000>;
  interrupts = <0 79 8>;
  clocks = <&pericfg 11>,
         <&topckgen 67>;
  clock-names = "source", "hclk";
  status = "disabled";
 };

 wbsys: wbsys@18000000 {
  compatible = "mediatek,wbsys";
  reg = <0 0x18000000 0 0x100000>;
  interrupts = <0 211 8>;
  dma-coherent;
 };

 ssusbsys: ssusbsys@1a000000 {
  compatible = "mediatek,mt7622-ssusbsys", "syscon";
  reg = <0 0x1a000000 0 0x1000>;
  #clock-cells = <1>;
 };

 usb1: usb@1a0c0000 {
  compatible = "mediatek,mt7622-xhci", "mediatek,mt2701-xhci";
  reg = <0 0x1a0c0000 0 0x01000>,
        <0 0x1a0c4700 0 0x0100>;
  reg-names = "mac", "ippc";
  interrupts = <0 232 8>;
  power-domains = <&scpsys 2>;
  clocks = <&ssusbsys 3>, <&ssusbsys 2>,
    <&ssusbsys 4>, <&ssusbsys 5>;
  clock-names = "sys_ck", "free_ck", "ahb_ck", "dma_ck";
  phys = <&u2port0 3>,
   <&u3port0 4>,
   <&u2port1 3>;
  status = "disabled";
 };

 u3phy1: usb-phy@1a0c4000 {
  compatible = "mediatek,mt7622-u3phy", "mediatek,mt2701-u3phy";
  reg = <0 0x1a0c4000 0 0x700>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  u2port0: usb-phy@1a0c4800 {
   reg = <0 0x1a0c4800 0 0x0100>;
   #phy-cells = <1>;
   clocks = <&ssusbsys 1>;
   clock-names = "ref";
  };

  u3port0: usb-phy@1a0c4900 {
   reg = <0 0x1a0c4900 0 0x0700>;
   #phy-cells = <1>;
   clocks = <&clk25m>;
   clock-names = "ref";
  };

  u2port1: usb-phy@1a0c5000 {
   reg = <0 0x1a0c5000 0 0x0100>;
   #phy-cells = <1>;
   clocks = <&ssusbsys 0>;
   clock-names = "ref";
  };
 };

 pciesys: pciesys@1a100800 {
  compatible = "mediatek,mt7622-pciesys", "syscon";
  reg = <0 0x1a100800 0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 pcie@1a143000 {
  compatible = "mediatek,pcie-mt7622";
  device_type = "pci";
  reg = <0 0x1a143000 0 0x2000>,
        <0 0x1a145000 0 0x2000>,
        <0 0x1a140000 0 0x1000>,
        <0 0x1a100000 0 0x1000>,
        <0 0x1a148000 0 0x1000>,
        <0 0x1a14a000 0 0x1000>;
  interrupts = <0 228 8
         0 229 8>;
  bus-range = <0x00 0xff>;
  #address-cells = <3>;
  #size-cells = <2>;




  power-domains = <&scpsys 1>;
  ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x02000000>;
  mediatek,hifsys = <&hifsys>;

  pcie0: pcie@0,0 {
   device_type = "pci";
   reg = <0x0000 0 0 0 0>;
   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;
   ranges;
   clocks = <&pciesys 6>,
     <&pciesys 7>,
     <&pciesys 8>,
     <&pciesys 9>,
     <&pciesys 10>,
     <&pciesys 11>;
   clock-names = "aux", "obff", "ahb", "axi", "mac", "pipe";
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0 0 0 1 &pcie_intc0 1>,
     <0 0 0 2 &pcie_intc0 2>,
     <0 0 0 3 &pcie_intc0 3>,
     <0 0 0 4 &pcie_intc0 4>;
   pcie-port = <0>;
   num-lanes = <1>;
   phys = <&pcie0_phy>;
   phy-names = "pcie-phy0";
   status = "okay";
   pcie_intc0: interrupt-controller {
    interrupt-controller;
    #address-cells = <0>;
    #interrupt-cells = <1>;
   };
  };

  pcie1: pcie@1,0 {
   device_type = "pci";
   reg = <0x0800 0 0 0 0>;
   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;
   ranges;
   clocks = <&pciesys 0>,
     <&pciesys 1>,
     <&pciesys 2>,
     <&pciesys 3>,
     <&pciesys 4>,
     <&pciesys 5>;
   clock-names = "aux", "obff", "ahb", "axi", "mac", "pipe";
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0 0 0 1 &pcie_intc1 1>,
     <0 0 0 2 &pcie_intc1 2>,
     <0 0 0 3 &pcie_intc1 3>,
     <0 0 0 4 &pcie_intc1 4>;
   pcie-port = <1>;
   num-lanes = <1>;
   phys = <&pcie1_phy>;
   phy-names = "pcie-phy1";
   status = "okay";
   pcie_intc1: interrupt-controller {
    interrupt-controller;
    #address-cells = <0>;
    #interrupt-cells = <1>;
   };
  };
 };

 pcie0_phy: pciephy@1a147000 {
  compatible = "mediatek,pcie-phy";
  reg = <0 0x1a147000 0 0x0800>;
  #phy-cells = <0>;
 };

 pcie1_phy: pciephy@1a147800 {
  compatible = "mediatek,pcie-phy";
  reg = <0 0x1a147800 0 0x0800>;
  #phy-cells = <0>;
 };

 sata: sata@1a200000 {
  compatible = "mediatek,mt7622-sata";
  reg = <0 0x1a200000 0 0x1100>,
        <0 0x1a243000 0 0x100>,
        <0 0x1a100800 0 0x100>;
  power-domains = <&scpsys 1>;
  interrupts = <0 233 4>;
  clocks = <&apmixedsys 3>,
    <&pciesys 12>,
    <&pciesys 13>,
    <&pciesys 14>,
    <&pciesys 15>,
    <&pciesys 16>;
  status = "disabled";
 };

 hifsys: syscon@1af00000 {
  compatible = "mediatek,mt7622-hifsys", "syscon";
  reg = <0 0x1af00000 0 0x70>;
 };

 ethsys: syscon@1b000000 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "mediatek,mt7622-ethsys",
        "syscon";
  reg = <0 0x1b000000 0 0x1000>;
  #clock-cells = <1>;
 };

 eth: ethernet@1b100000 {
  compatible = "mediatek,mt7622-eth";
  reg = <0 0x1b100000 0 0x20000>;
  interrupts = <0 223 8>,
        <0 224 8>,
        <0 225 8>,
        <0 240 8>;
  clocks = <&topckgen 59>,
    <&apmixedsys 3>,
    <&apmixedsys 4>,
    <&apmixedsys 8>,
    <&clk25m>,
    <&ethsys 1>,
    <&ethsys 2>,
    <&ethsys 3>,
    <&ethsys 4>,
    <&sgmiisys 0>,
    <&sgmiisys 1>,
    <&sgmiisys 2>,
    <&sgmiisys 3>;
  clock-names = "ethif", "eth1pll", "eth2pll",
         "sgmipll", "trgpll", "esw", "gp2",
         "gp1", "gp0", "sgmii_tx250m",
         "sgmii_rx250m", "sgmii_cdr_ref",
         "sgmii_cdr_fb";
  power-domains = <&scpsys 0>;
  mediatek,ethsys = <&ethsys>;
  mediatek,switch = <&gsw>;
  #reset-cells = <1>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 gsw: gswsys@1b100000 {
  compatible = "mediatek,mt7622-gsw";
  mediatek,ethsys = <&ethsys>;
  status = "disabled";
 };

 wdma: wdma@1b102800 {
  compatible = "mediatek,wed-wdma";
  reg = <0 0x1b102800 0 0x400>,
        <0 0x1b102c00 0 0x400>;
  interrupts = <0 216 8>,
        <0 217 8>,
        <0 218 8>,
        <0 219 8>,
        <0 220 8>,
        <0 221 8>;
 };

 sgmiisys: sgmiisys@1b128000 {
  compatible = "mediatek,mt7622-sgmiisys", "syscon";
  reg = <0 0x1b128000 0 0x1000>;
  #clock-cells = <1>;
 };

 clkao: clkao {
  compatible = "simple-bus";
 };

 ioc {
  compatible = "mediatek,mt7622-subsys-ioc";
  mediatek,wbsys = <&infracfg>;
  mediatek,hifsys = <&hifsys>;
  mediatek,ethsys = <&ethsys>;

  mediatek,en_usb;
  mediatek,en_pcie_sata;
  mediatek,en_eth;
  mediatek,en_wifi;
 };
};

# 1 "arch/arm64/boot/dts/mediatek/mt7622-clkao.dtsi" 1
&clkao {
 status = "disabled";

 bring-up {
  compatible = "mediatek,clk-bring-up";
  clocks =
   <&apmixedsys 0>,
   <&apmixedsys 1>,
   <&apmixedsys 2>,
   <&apmixedsys 3>,
   <&apmixedsys 4>,
   <&apmixedsys 5>,
   <&apmixedsys 6>,
   <&apmixedsys 7>,
   <&apmixedsys 8>,
   <&infracfg 1>,
   <&infracfg 2>,
   <&infracfg 3>,
   <&infracfg 4>,
   <&infracfg 5>,
   <&pericfg 1>,
   <&pericfg 2>,
   <&pericfg 3>,
   <&pericfg 4>,
   <&pericfg 5>,
   <&pericfg 6>,
   <&pericfg 7>,
   <&pericfg 8>,
   <&pericfg 9>,
   <&pericfg 10>,
   <&pericfg 11>,
   <&pericfg 12>,
   <&pericfg 13>,
   <&pericfg 14>,
   <&pericfg 15>,
   <&pericfg 16>,
   <&pericfg 17>,
   <&pericfg 18>,
   <&pericfg 19>,
   <&pericfg 20>,
   <&pericfg 21>,
   <&pericfg 22>,
   <&pericfg 23>,
   <&pericfg 24>,
   <&pericfg 25>,
   <&pericfg 26>,
   <&pericfg 27>,
   <&pericfg 28>,
   <&pericfg 29>,
   <&topckgen 67>,
   <&topckgen 68>,
   <&topckgen 101>,
   <&topckgen 102>,
   <&topckgen 103>,
   <&topckgen 104>,
   <&topckgen 105>,
   <&topckgen 106>,
   <&topckgen 107>,
   <&topckgen 108>,
   <&audiosys 0>,
   <&audiosys 1>,
   <&audiosys 2>,
   <&audiosys 3>,
   <&audiosys 4>,
   <&audiosys 5>,
   <&audiosys 6>,
   <&audiosys 7>,
   <&audiosys 8>,
   <&audiosys 9>,
   <&audiosys 10>,
   <&audiosys 11>,
   <&audiosys 12>,
   <&audiosys 13>,
   <&audiosys 14>,
   <&audiosys 15>,
   <&audiosys 16>,
   <&audiosys 17>,
   <&audiosys 18>,
   <&audiosys 19>,
   <&audiosys 20>,
   <&audiosys 21>,
   <&audiosys 22>,
   <&audiosys 23>,
   <&audiosys 24>,
   <&audiosys 25>,
   <&audiosys 26>,
   <&audiosys 27>,
   <&audiosys 28>,
   <&audiosys 29>,
   <&audiosys 30>,
   <&audiosys 31>,
   <&audiosys 32>,
   <&audiosys 33>,
   <&audiosys 34>,
   <&audiosys 35>,
   <&audiosys 36>,
   <&audiosys 37>,
   <&audiosys 38>,
   <&audiosys 39>,
   <&audiosys 40>,
   <&audiosys 41>,
   <&audiosys 42>,
   <&audiosys 43>,
   <&audiosys 44>,
   <&audiosys 45>,
   <&ssusbsys 0>,
   <&ssusbsys 1>,
   <&ssusbsys 2>,
   <&ssusbsys 3>,
   <&ssusbsys 4>,
   <&ssusbsys 5>,
   <&pciesys 0>,
   <&pciesys 1>,
   <&pciesys 2>,
   <&pciesys 3>,
   <&pciesys 4>,
   <&pciesys 5>,
   <&pciesys 6>,
   <&pciesys 7>,
   <&pciesys 8>,
   <&pciesys 9>,
   <&pciesys 10>,
   <&pciesys 11>,
   <&pciesys 12>,
   <&pciesys 13>,
   <&pciesys 14>,
   <&pciesys 15>,
   <&pciesys 16>,
   <&ethsys 0>,
   <&ethsys 1>,
   <&ethsys 2>,
   <&ethsys 3>,
   <&ethsys 4>,
   <&sgmiisys 0>,
   <&sgmiisys 1>,
   <&sgmiisys 2>,
   <&sgmiisys 3>;

  clock-names = "0", "1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11",
  "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23",
  "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35",
  "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47",
  "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59",
  "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71",
  "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83",
  "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95",
  "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106",
  "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117",
  "118", "119", "120", "121", "122", "123", "124", "125";
 };

 bring-up-pd-ethsys {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 0>;
 };

 bring-up-pd-hif0 {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 1>;
 };

 bring-up-pd-hif1 {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 2>;
 };
};
# 1054 "arch/arm64/boot/dts/mediatek/mt7622.dtsi" 2
# 17 "arch/arm64/boot/dts/mediatek/mt7622-ac2600rfb1.dts" 2
# 1 "arch/arm64/boot/dts/mediatek/mt6380.dtsi" 1
# 14 "arch/arm64/boot/dts/mediatek/mt6380.dtsi"
&pwrap {
 status = "okay";

 pmic: mt6380 {
  compatible = "mediatek,mt6380";
 };

 mt6380regulator: mt6380regulator {
  compatible = "mediatek,mt6380-regulator";

  mt6380_vcpu_reg: buck_vcore1 {
   regulator-name = "vcpu";
   regulator-min-microvolt = < 600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-always-on;
   regulator-boot-on;
  };

  mt6380_vcore_reg: buck_vcore {
   regulator-name = "vcore";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-always-on;
   regulator-boot-on;
  };

  mt6380_vrf_reg: buck_vrf {
   regulator-name = "vrf";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1575000>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
   regulator-boot-on;
  };

  mt6380_vm_reg: ldo_vmldo {
   regulator-name = "vmldo";
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1400000>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
   regulator-boot-on;
  };

  mt6380_va_reg: ldo_valdo {
   regulator-name = "valdo";
   regulator-min-microvolt = <2200000>;
   regulator-max-microvolt = <3300000>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
   regulator-boot-on;
  };

  mt6380_vphy_reg: ldo_vphyldo {
   regulator-name = "vphyldo";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
   regulator-boot-on;
  };

  mt6380_vddr_reg: ldo_vddrldo {
   regulator-name = "vddr";
   regulator-min-microvolt = <1240000>;
   regulator-max-microvolt = <1840000>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
   regulator-boot-on;
  };

  mt6380_vt_reg: ldo_vtldo {
   regulator-name = "vadc18";
   regulator-min-microvolt = <2200000>;
   regulator-max-microvolt = <3300000>;
   regulator-ramp-delay = <0>;
   regulator-always-on;
   regulator-boot-on;
  };
 };
};
# 18 "arch/arm64/boot/dts/mediatek/mt7622-ac2600rfb1.dts" 2

/ {
 model = "MediaTek MT7622 AC2600rfb1 board";
 compatible = "mediatek,mt7622-ac2600rfb1", "mediatek,mt7622";

 chosen {
  bootargs = "console=ttyS0,115200n1 root=/dev/ram 			initrd=0x44000000,0x615E36 loglevel=8 androidboot.hardware=mt7622 swiotlb=512";

 };

 mmc_fixed_1v8_io: fixedregulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "mmc_io";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-always-on;
 };

 mmc_fixed_3v3_power: fixedregulator@1 {
  compatible = "regulator-fixed";
  regulator-name = "mmc_power";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 memory {
  reg = <0 0x40000000 0 0x3F000000>;
 };
};

&auxadc {
 status = "okay";
};

&bch {
 status = "disabled";
};

&cpu0 {
 proc-supply = <&mt6380_vcpu_reg>;
 sram-supply = <&mt6380_vm_reg>;
};

&cpu1 {
 proc-supply = <&mt6380_vcpu_reg>;
 sram-supply = <&mt6380_vm_reg>;
};

&efuse {
 status = "okay";
};

&eth {
 mac-address = [00 00 00 00 00 00];
 status = "okay";
};

&gsw {
 status = "okay";
};

&i2c0 {
 status = "okay";
};

&i2c1 {
 status = "okay";
};

&i2c2 {
 status = "okay";
};

&mmc0 {
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc0_pins_default>;
 pinctrl-1 = <&mmc0_pins_uhs>;
 status = "okay";
 bus-width = <8>;
 max-frequency = <50000000>;
 cap-mmc-highspeed;
 mmc-hs200-1_8v;
 vmmc-supply = <&mmc_fixed_3v3_power>;
 vqmmc-supply = <&mmc_fixed_1v8_io>;
 assigned-clocks = <&topckgen 68>;
 assigned-clock-parents = <&topckgen 46>;
 non-removable;
};

&mmc1 {
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc1_pins_default>;
 pinctrl-1 = <&mmc1_pins_uhs>;
 status = "okay";
 bus-width = <4>;
 max-frequency = <50000000>;
 cap-sd-highspeed;
 r_smpl = <1>;
 cd-gpios = <&pio 81 0>;
 vmmc-supply = <&mmc_fixed_3v3_power>;
 vqmmc-supply = <&mmc_fixed_3v3_power>;
 assigned-clocks = <&topckgen 69>;
 assigned-clock-parents = <&topckgen 46>;
};

&nandc {
 pinctrl-names = "default";
 pinctrl-0 = <&nand_pins_default>;
 status = "disabled";
 flash@0 {
  reg = <0>;
  nand-ecc-mode = "hw";
  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "Preloader";
    reg = <0x00000 0x0080000>;
    read-only;
   };

   partition@80000 {
    label = "ATF";
    reg = <0x80000 0x0040000>;
   };

   partition@c0000 {
    label = "Bootloader";
    reg = <0xc0000 0x0080000>;
   };

   partition@140000 {
    label = "Config";
    reg = <0x140000 0x0080000>;
   };

   partition@1c0000 {
    label = "Factory";
    reg = <0x1c0000 0x0040000>;
   };

   partition@200000 {
    label = "Kernel";
    reg = <0x200000 0x2000000>;
   };

   partition@2200000 {
    label = "User_data";
    reg = <0x2200000 0x4000000>;
   };
  };
 };
};

&nor_flash {
 status = "okay";
 flash@0 {
  compatible = "jedec,spi-nor";
  #address-cells = <1>;
  #size-cells = <1>;
  partition@00000 {
   label = "Preloader";
   reg = <0x00000 0x0040000>;
  };
  partition@40000 {
   label = "ATF";
   reg = <0x40000 0x0020000>;
  };
  partition@60000 {
   label = "Bootloader";
   reg = <0x60000 0x0040000>;
  };
  partition@A0000 {
   label = "Config";
   reg = <0xA0000 0x0020000>;
  };
  partition@C0000 {
   label = "Factory";
   reg = <0xC0000 0x0020000>;
  };
  partition@E0000 {
   label = "Kernel";
   reg = <0xE0000 0xF20000>;
  };
 };
};

&pio {
 pinctrl-names = "default";
 pinctrl-0 = <&state_default>;
 state_default:pinconf_default {
 };

 mmc0_pins_default: mmc0default {
  pins_cmd_dat {
   pinmux = <(((47) << 8) | 2)>,
          <(((48) << 8) | 2)>,
          <(((49) << 8) | 2)>,
          <(((50) << 8) | 2)>,
          <(((40) << 8) | 2)>,
          <(((41) << 8) | 2)>,
          <(((42) << 8) | 2)>,
          <(((43) << 8) | 2)>,
          <(((44) << 8) | 2)>;
   input-enable;
   bias-pull-up;
  };

  pins_clk {
   pinmux = <(((45) << 8) | 2)>;
   bias-pull-down;
  };
 };

 mmc0_pins_uhs: mmc0@0{
  pins_cmd_dat {
   pinmux = <(((47) << 8) | 2)>,
          <(((48) << 8) | 2)>,
          <(((49) << 8) | 2)>,
          <(((50) << 8) | 2)>,
          <(((40) << 8) | 2)>,
          <(((41) << 8) | 2)>,
          <(((42) << 8) | 2)>,
          <(((43) << 8) | 2)>,
          <(((44) << 8) | 2)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((45) << 8) | 2)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
 };

 mmc1_pins_default: mmc1default {
  pins_cmd_dat {
   pinmux = <(((19) << 8) | 2)>,
          <(((18) << 8) | 2)>,
          <(((17) << 8) | 2)>,
          <(((16) << 8) | 2)>,
          <(((21) << 8) | 2)>;
   input-enable;
   drive-strength = <8>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((20) << 8) | 2)>;
   drive-strength = <12>;
   bias-pull-down = <102>;
  };

  pins_insert {
   pinmux = <(((81) << 8) | 1)>;
   bias-pull-up;
  };
 };

 mmc1_pins_uhs: mmc1@0 {
  pins_cmd_dat {
   pinmux = <(((19) << 8) | 2)>,
          <(((18) << 8) | 2)>,
          <(((17) << 8) | 2)>,
          <(((16) << 8) | 2)>,
          <(((21) << 8) | 2)>;
   input-enable;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((20) << 8) | 2)>;
   bias-pull-down = <102>;
  };
 };

 nand_pins_default: nanddefault {
  pins_dat {
   pinmux = <(((37) << 8) | 0)>,
     <(((38) << 8) | 0)>,
     <(((39) << 8) | 0)>,
     <(((40) << 8) | 0)>,
     <(((41) << 8) | 0)>,
     <(((42) << 8) | 0)>,
     <(((43) << 8) | 0)>,
     <(((44) << 8) | 0)>,
     <(((45) << 8) | 0)>,
     <(((46) << 8) | 0)>,
     <(((47) << 8) | 0)>,
     <(((48) << 8) | 0)>,
     <(((49) << 8) | 0)>,
     <(((50) << 8) | 0)>;
   input-enable;
   drive-strength = <8>;
   bias-pull-up;
  };
 };

 snand_pins_default: snand@0 {
  pins_cmd_dat {
   pinmux = <(((8) << 8) | 2)>,
     <(((9) << 8) | 2)>,
     <(((11) << 8) | 2)>,
     <(((12) << 8) | 2)>,
     <(((13) << 8) | 2)>;
   input-enable;
   drive-strength = <8>;
   bias-pull-up = <101>;
  };
  pins_clk {
   pinmux = <(((10) << 8) | 2)>;
   drive-strength = <8>;
   bias-pull-down = <102>;
  };
 };

 wbsys_pins_default: wbsysdefault {
 };

 wbsys_pins_epa: wbsysepa {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 5)>,
          <(((92) << 8) | 5)>,
          <(((93) << 8) | 5)>,
          <(((94) << 8) | 5)>,
          <(((95) << 8) | 5)>,
          <(((96) << 8) | 5)>,
          <(((97) << 8) | 5)>,
          <(((98) << 8) | 5)>,
          <(((99) << 8) | 5)>,
          <(((100) << 8) | 5)>,
          <(((101) << 8) | 5)>,
          <(((102) << 8) | 5)>,
          <(((73) << 8) | 5)>,
          <(((74) << 8) | 5)>,
          <(((75) << 8) | 5)>,
          <(((76) << 8) | 5)>,
          <(((77) << 8) | 5)>,
          <(((78) << 8) | 5)>;
  };
 };
};

&pwm {
 status = "okay";
};

&snand {
 pinctrl-0 = <&snand_pins_default>;
 status = "okay";
 flash@0 {
  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "Preloader";
    reg = <0x00000 0x0080000>;
    read-only;
   };

   partition@80000 {
    label = "ATF";
    reg = <0x80000 0x0040000>;
   };

   partition@c0000 {
    label = "Bootloader";
    reg = <0xc0000 0x0080000>;
   };

   partition@140000 {
    label = "Config";
    reg = <0x140000 0x0080000>;
   };

   partition@1c0000 {
    label = "Factory";
    reg = <0x1c0000 0x0040000>;
   };

   partition@200000 {
    label = "Kernel";
    reg = <0x200000 0x2000000>;
   };

   partition@2200000 {
    label = "User_data";
    reg = <0x2200000 0x4000000>;
   };
  };
 };
};

&svs {
 vproc-supply = <&mt6380_vcpu_reg>;
};

&uart0 {
 status = "okay";
};

&usb1 {
 status = "okay";
};

&u3phy1 {
 status = "okay";
};

&sata {
 status = "okay";
};

&wbsys {
 pinctrl-names = "default", "state_epa";
 pinctrl-0 = <&wbsys_pins_default>;
 pinctrl-1 = <&wbsys_pins_epa>;
 status = "okay";
};
