<profile>

<section name = "Vivado HLS Report for 'fullyConnected'" level="0">
<item name = "Date">Fri Dec 29 21:02:41 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">AlexNet</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.514</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">226512898, 226512898, 226512898, 226512898, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4096, 4096, 1, -, -, 4096, no</column>
<column name="- Loop 2">226508800, 226508800, 55300, -, -, 4096, no</column>
<column name=" + Loop 2.1">55296, 55296, 6, -, -, 9216, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 253</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 116</column>
<column name="Register">-, -, 205, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="fullyConnected_mubkb_U1">fullyConnected_mubkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_156_p2">+, 0, 0, 17, 13, 1</column>
<column name="i_2_fu_173_p2">+, 0, 0, 17, 13, 1</column>
<column name="j_1_fu_194_p2">+, 0, 0, 19, 14, 1</column>
<column name="p_Val2_6_fu_268_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_2_cast_fu_289_p2">+, 0, 0, 21, 15, 15</column>
<column name="ret_V_2_fu_283_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_fu_250_p2">+, 0, 0, 32, 25, 25</column>
<column name="tmp_9_fu_212_p2">+, 0, 0, 34, 27, 27</column>
<column name="exitcond1_fu_150_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="exitcond2_fu_167_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="exitcond_fu_188_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="tmp_6_fu_295_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ret_V_2_s_fu_301_p3">select, 0, 0, 15, 1, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="i1_reg_127">9, 2, 13, 26</column>
<column name="i_reg_116">9, 2, 13, 26</column>
<column name="j_reg_138">9, 2, 14, 28</column>
<column name="output_V_address0">15, 3, 12, 36</column>
<column name="output_V_d0">21, 4, 16, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="i1_reg_127">13, 0, 13, 0</column>
<column name="i_2_reg_332">13, 0, 13, 0</column>
<column name="i_reg_116">13, 0, 13, 0</column>
<column name="input_V_load_reg_375">16, 0, 16, 0</column>
<column name="j_1_reg_355">14, 0, 14, 0</column>
<column name="j_reg_138">14, 0, 14, 0</column>
<column name="output_V_addr_1_reg_347">12, 0, 12, 0</column>
<column name="p_Val2_2_reg_385">16, 0, 16, 0</column>
<column name="ret_V_2_s_reg_400">15, 0, 15, 0</column>
<column name="tmp_10_reg_395">1, 0, 1, 0</column>
<column name="tmp_2_cast_reg_342">13, 0, 27, 14</column>
<column name="tmp_2_reg_337">13, 0, 64, 51</column>
<column name="tmp_5_reg_390">25, 0, 25, 0</column>
<column name="weights_V_load_reg_380">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fullyConnected, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fullyConnected, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fullyConnected, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fullyConnected, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fullyConnected, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fullyConnected, return value</column>
<column name="input_V_address0">out, 14, ap_memory, input_V, array</column>
<column name="input_V_ce0">out, 1, ap_memory, input_V, array</column>
<column name="input_V_q0">in, 16, ap_memory, input_V, array</column>
<column name="output_V_address0">out, 12, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 16, ap_memory, output_V, array</column>
<column name="output_V_q0">in, 16, ap_memory, output_V, array</column>
<column name="weights_V_address0">out, 26, ap_memory, weights_V, array</column>
<column name="weights_V_ce0">out, 1, ap_memory, weights_V, array</column>
<column name="weights_V_q0">in, 16, ap_memory, weights_V, array</column>
<column name="bias_V_address0">out, 12, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 16, ap_memory, bias_V, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'__Val2__', FC1.cpp:18">load, 3.25, 3.25, -, -, -, -, -, -, &apos;output_V&apos;, -, -, -, -</column>
<column name="'ret_V_2', FC1.cpp:18">add, 2.08, 5.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_6', FC1.cpp:21">icmp, 2.43, 7.76, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'ret_V_2_s', FC1.cpp:21">select, 0.75, 8.51, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
