// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1401\sampleModel1401_3_sub\Mysubsystem_12.v
// Created: 2024-08-12 00:58:14
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_12
// Source Path: sampleModel1401_3_sub/Subsystem/Mysubsystem_12
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_12
          (In1,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk145_const_val_1;  // uint8
  wire [7:0] cfblk145_out1;  // uint8


  assign Out1 = In1;

  assign cfblk145_const_val_1 = 8'b00000000;



  assign cfblk145_out1 = In1 + cfblk145_const_val_1;



  assign Out2 = cfblk145_out1;

endmodule  // Mysubsystem_12

