<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/processorCore/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(32,10-32,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(7,10-7,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busController.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/busController/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(5,10-5,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(75,10-75,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(75,10-75,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/../../constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(1,10-1,29) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(4,10-4,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(3,10-3,64) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(3,10-3,64) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(2,10-2,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(2,10-2,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(3,10-3,64) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(3,10-3,64) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(15,10-15,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(1,10-1,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(1,10-1,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v'
Reading EDIF file C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.edn
Creating library ORCLIB
Creating cell VHI
Creating cell VLO
Creating cell DP8KC
Creating cell registers
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v(3,8-3,24) (VERI-1018) compiling module 'stopSynchroniser'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v(3,1-43,10) (VERI-9000) elaborating module 'stopSynchroniser'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(5,8-5,35) (VERI-1018) compiling module 'processorCoreInterruptTests'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v(5,1-190,10) (VERI-9000) elaborating module 'processorCoreInterruptTests'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(6,1-532,10) (VERI-9000) elaborating module 'core_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(19,1-212,10) (VERI-9000) elaborating module 'debugPort_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(7,1-121,10) (VERI-9000) elaborating module 'debugDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,1-147,10) (VERI-9000) elaborating module 'instructionPhaseDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(9,1-86,10) (VERI-9000) elaborating module 'fullALU_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(3,1-106,10) (VERI-9000) elaborating module 'registerFile_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(9,1-98,10) (VERI-9000) elaborating module 'busController_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(16,1-124,10) (VERI-9000) elaborating module 'programCounter_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(17,1-285,10) (VERI-9000) elaborating module 'interruptStateMachine_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(34,1-138,10) (VERI-9000) elaborating module 'aluGroupDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(77,1-297,10) (VERI-9000) elaborating module 'loadStoreGroupDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(29,1-207,10) (VERI-9000) elaborating module 'jumpGroupDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(12,1-65,10) (VERI-9000) elaborating module 'generalGroupDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,1-193,10) (VERI-9000) elaborating module 'opxMultiplexer_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(33,1-167,10) (VERI-9000) elaborating module 'registerSequencer_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(3,1-29,10) (VERI-9000) elaborating module 'oneOfEightDecoder_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(3,1-57,10) (VERI-9000) elaborating module 'requestGenerator_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_3'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_4'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_5'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_6'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(5,1-46,10) (VERI-9000) elaborating module 'upCounter_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(5,1-46,10) (VERI-9000) elaborating module 'upCounter_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(3,1-128,10) (VERI-9000) elaborating module 'alu_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(6,1-28,10) (VERI-9000) elaborating module 'aluAMux_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(6,1-36,10) (VERI-9000) elaborating module 'aluBMux_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(7,1-53,10) (VERI-9000) elaborating module 'ccRegisters_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v(8,1-173,10) (VERI-9000) elaborating module 'registers_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(7,1-76,10) (VERI-9000) elaborating module 'busSequencer_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(5,8-5,37) (VERI-1018) compiling module 'processorCoreInstructionTests'
INFO - C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv(5,1-229,10) (VERI-9000) elaborating module 'processorCoreInstructionTests'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v(6,1-532,10) (VERI-9000) elaborating module 'core_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v(19,1-212,10) (VERI-9000) elaborating module 'debugPort_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v(7,1-121,10) (VERI-9000) elaborating module 'debugDecoder_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v(21,1-147,10) (VERI-9000) elaborating module 'instructionPhaseDecoder_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v(9,1-86,10) (VERI-9000) elaborating module 'fullALU_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v(3,1-106,10) (VERI-9000) elaborating module 'registerFile_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busController.v(9,1-98,10) (VERI-9000) elaborating module 'busController_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v(16,1-124,10) (VERI-9000) elaborating module 'programCounter_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v(17,1-285,10) (VERI-9000) elaborating module 'interruptStateMachine_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(34,1-138,10) (VERI-9000) elaborating module 'aluGroupDecoder_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(77,1-297,10) (VERI-9000) elaborating module 'loadStoreGroupDecoder_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v(29,1-207,10) (VERI-9000) elaborating module 'jumpGroupDecoder_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v(12,1-65,10) (VERI-9000) elaborating module 'generalGroupDecoder_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(24,1-193,10) (VERI-9000) elaborating module 'opxMultiplexer_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v(33,1-167,10) (VERI-9000) elaborating module 'registerSequencer_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v(3,1-29,10) (VERI-9000) elaborating module 'oneOfEightDecoder_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v(3,1-57,10) (VERI-9000) elaborating module 'requestGenerator_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_7'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_8'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_9'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_10'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_11'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v(3,1-25,10) (VERI-9000) elaborating module 'register_uniq_12'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(5,1-46,10) (VERI-9000) elaborating module 'upCounter_uniq_3'
INFO - C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v(5,1-46,10) (VERI-9000) elaborating module 'upCounter_uniq_4'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v(3,1-128,10) (VERI-9000) elaborating module 'alu_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(6,1-28,10) (VERI-9000) elaborating module 'aluAMux_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v(6,1-36,10) (VERI-9000) elaborating module 'aluBMux_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v(7,1-53,10) (VERI-9000) elaborating module 'ccRegisters_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v(8,1-173,10) (VERI-9000) elaborating module 'registers_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v(7,1-76,10) (VERI-9000) elaborating module 'busSequencer_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>