<?xml version="1.0" encoding="UTF-8" ?>
<!-- (c) Texas Instruments 2008-2014, All rights reserved.             -->
<!-- Filename:CP15_CortexR5F_r1p2.xml                                  -->
<!-- Version: 1.0                                                      -->
<!-- 27 May 2014                                                       -->

<module id="CP15" HW_revision="" XML_version="1.2" description="IRQ Registers">
  
  <register id="CP15_ID_CODE" acronym="ID_CODE" width="32" description="MIDR">
		<bitfield id="IMPLEMENTOR" width="8" begin="31" end="24" resetval="65" description="0x41 = ARM" range="" rwaccess="R" />
		<bitfield id="VARIANT" width="4" begin="23" end="20" resetval="1" description="The m in revision rmpn" range="" rwaccess="R" />
		<bitfield id="ARCHITECTURE" width="4" begin="19" end="16" resetval="0" description="0xF = see feature registers" range="" rwaccess="R" />
		<bitfield id="PRIMARY_PART_NO" width="12" begin="15" end="4" resetval="3093" description="0xC15 = Cortex-R5" range="" rwaccess="R" />
		<bitfield id="REVISION" width="4" begin="3" end="0" resetval="2" description="The n in revision rmpn" range="" rwaccess="R" />
  </register>  

  <register id="CP15_CACHE_TYPE" acronym="CACHE_TYPE" width="32" description="CTR">
  		<bitfield id="Rsv1" width="4" begin="31" end="28" resetval="8" description="Reserved Reads 0x8" range="" rwaccess="R" />
  		<bitfield id="CWG" width="4" begin="27" end="24" resetval="0" description="No Information Provided" range="" rwaccess="R" />
		<bitfield id="ERG" width="4" begin="23" end="20" resetval="1" description="No Information Provided" range="" rwaccess="R" />
		<bitfield id="DMinLine" width="4" begin="19" end="16" resetval="0" description="0x3 = 8 Words on L1I$ Line" range="" rwaccess="R" />
  		<bitfield id="Rsv2" width="2" begin="15" end="14" resetval="3" description="Reserved Reads 0x3" range="" rwaccess="R" />
  		<bitfield id="Rsv3" width="10" begin="13" end="4" resetval="0" description="Reserved Reads 0x0" range="" rwaccess="R" />
		<bitfield id="IMinLine" width="4" begin="3" end="0" resetval="3" description="0x3 = 8 Words on L1D$ Line" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_TCM_TYPE" acronym="TCM_TYPE" width="32" description="TCMTR">
  		<bitfield id="Rsv1" width="3" begin="31" end="29" resetval="0" description="Always 0, indicating v6, format TCMTR" range="" rwaccess="R" />
  		<bitfield id="Rsv2" width="10" begin="28" end="19" resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="BTCM" width="3" begin="18" end="16" resetval="1" description="Specifies Number of BTCMs" range="" rwaccess="R" />
  		<bitfield id="Rsv3" width="13" begin="15" end="3" resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="ATCM" width="3" begin="2" end="0" resetval="1" description="Specifies Number of ATCMs" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_MPU_TYPE" acronym="MPU_TYPE" width="32" description="MPUIR">
  		<bitfield id="Rsv1" width="16" begin="31" end="16" resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="DREGION" width="8" begin="15" end="8" resetval="16" description="Number of Unified MPU Regions" range="" rwaccess="R" />
		<bitfield id="Rsv2" width="7" begin="7" end="1" resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="S" width="1" begin="0" end="0" resetval="0" description="MPU Type 0 = Unified Regions" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_MULTIPROCESSOR_ID" acronym="MULTIPROCESSOR_ID" width="32" description="MPIDR">
   		<bitfield id="MP_EXTENSIONS" width="2" begin="31" end="30" resetval="3" description="Processor is part of a uniprocessor system" range="" rwaccess="R" />
  		<bitfield id="Rsv1" width="6" begin="29" end="24" resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="AFFINITY_L2" width="8" begin="23" end="16" resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="AFFINITY_L1" width="8" begin="15" end="8" resetval="0" description="Group ID" range="" rwaccess="R" />
		<bitfield id="AFFINITY_L0" width="8" begin="7" end="0" resetval="0" description="Processor within group: 0=CPU0, 1=CPU1 if implemented" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_PROCESSOR_FEATURE_0" acronym="PROCESSOR_FEATURE_0" width="32" description="PFR0">
  		<bitfield id="Rsv1" width="16" begin="31" end="16" resetval="0" description="SBZ" range="" rwaccess="R" />
  		<bitfield id="STATE3" width="4" begin="15" end="12" resetval="0" description="0 = Does Not ThumbEE" range="" rwaccess="R" />
  		<bitfield id="STATE2" width="4" begin="11" end="8" resetval="1" description="1 = Supports Acceleration of Execution Env in Software" range="" rwaccess="R" />
  		<bitfield id="STATE1" width="4" begin="7" end="4" resetval="3" description="3 = Supports Thumb Encoding with All Thumb Instructions" range="" rwaccess="R" />
  		<bitfield id="STATE0" width="4" begin="3" end="0" resetval="1" description="1 = Supports ARM Instructions" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_PROCESSOR_FEATURE_1" acronym="PROCESSOR_FEATURE_1" width="32" description="PFR1">
  		<bitfield id="Rsv1" width="20" begin="31" end="12" resetval="0" description="SBZ" range="" rwaccess="R" />
  		<bitfield id="MCP_PRG_MDL" width="4" begin="11" end="8" resetval="0" description="0 = Does Not Support Microcontroller Programmers Model" range="" rwaccess="R" />
  		<bitfield id="SEC_EXT_MDL" width="4" begin="7" end="4" resetval="0" description="0 = Does Not Support for Security Extensions Programmers Model" range="" rwaccess="R" />
  		<bitfield id="ARMV4_MDL" width="4" begin="3" end="0" resetval="1" description="1 = Supports The ARMv4 Programmers Model" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_DEBUG_FEATURE_0" acronym="DEBUG_FEATURE_0" width="32" description="DFR0">
  		<bitfield id="Rsv1"             width="8" begin="31" end="24" resetval="0" description="SBZ" range="" rwaccess="R" />
  		<bitfield id="MCU_DBG_MDL"      width="4" begin="23" end="20" resetval="0" description="0 = Does Not Support for Microcontroller Debug Model" range="" rwaccess="R" />
  		<bitfield id="TRC_DBG_MDL_MEM"  width="4" begin="19" end="16" resetval="1" description="1 = Support Trace Debug Model - Memory Mappped" range="" rwaccess="R" />
  		<bitfield id="TRC_DBG_MDL_CP"   width="4" begin="15" end="12" resetval="0" description="0 = Does Not Support Trace Debug Model - Coprocessor" range="" rwaccess="R" />
  		<bitfield id="CORE_DBG_MDL_MEM" width="4" begin="11" end="8"  resetval="4" description="4 = Supports ARMv7 Debug Model - Memory Mapped" range="" rwaccess="R" />
   		<bitfield id="SECURE_DBG_MDL"   width="4" begin="7"  end="4"  resetval="0" description="0 = Does Not Support Secure Debug Model" range="" rwaccess="R" />
 		<bitfield id="CORE_DBG_MDL_CP"  width="4" begin="3"  end="0"  resetval="0" description="0 = Does Not Support Core Debug Model - Coprocessor" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_AUXILIARY_FEATURE_0" acronym="AUXILIARY_FEATURE_0" width="32" description="ID_AFR0">
  		<bitfield id="IDAFR0" width="32" begin="31" end="0" resetval="0" description="SBZ" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_MEMORY_MODEL_FEATURE_0" acronym="MEMORY_MODEL_FEATURE_0" width="32" description="ID_MMFR0">
  		<bitfield id="INNTERMOST_SHAREABILITY"  width="4" begin="31" end="28" resetval="0" description="N/A Only 1 Shareability Level Implemented" range="" rwaccess="R" />
  		<bitfield id="FCSE"      				width="4" begin="27" end="24" resetval="0" description="0 = Does Not Support Fast Context Switch Extension (FCSE)" range="" rwaccess="R" />
  		<bitfield id="AUXILIARY_REGISTERS"      width="4" begin="23" end="20" resetval="2" description="2 = Supports AIFSR and ADFSR" range="" rwaccess="R" />
  		<bitfield id="TCM_SUPPORT"              width="4" begin="19" end="16" resetval="1" description="1 = Implementation Defined" range="" rwaccess="R" />
  		<bitfield id="SHAREABILITY_LEVELS"      width="4" begin="15" end="12" resetval="0" description="0 = One Level of Sharability" range="" rwaccess="R" />
  		<bitfield id="OUTERMOST_SHAREABILITY"   width="4" begin="11" end="8"  resetval="0" description="0 = Implemented as Non-Cachable" range="" rwaccess="R" />
   		<bitfield id="PMSA"                     width="4" begin="7"  end="4"  resetval="3" description="3 = Supports PMSAv7" range="" rwaccess="R" />
 		<bitfield id="VMSA"                     width="4" begin="3"  end="0"  resetval="0" description="0 = Does Not Support Core Debug Model - Coprocessor" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_MEMORY_MODEL_FEATURE_1" acronym="MEMORY_MODEL_FEATURE_1" width="32" description="ID_MMFR1">
  		<bitfield id="BRANCH_PREDICTOR"                    width="4" begin="31" end="28" resetval="0" description="0 = no MMU Present" range="" rwaccess="R" />
  		<bitfield id="L1_TEST_CLEAN_OPS"      			   width="4" begin="27" end="24" resetval="0" description="0 = Does Not Support L1D$ Test And Clean, Harvard or Unified" range="" rwaccess="R" />
  		<bitfield id="L1_CACHE_OPS_UNIFIED"                width="4" begin="23" end="20" resetval="0" description="0 = Does Not Support L1$ Entire Cache Maintenance, Unified" range="" rwaccess="R" />
  		<bitfield id="L1_CACHE_OPS_HARVARD"                width="4" begin="19" end="16" resetval="0" description="0 = Does Not Support L1$ Entire Cache Maintenance, Harvard" range="" rwaccess="R" />
  		<bitfield id="L1_CACHE_LINE_OPS_SET_WAY_UNIFIED"   width="4" begin="15" end="12" resetval="0" description="0 = Does Not Support L1$ Maintenance by Set and Way, Unified" range="" rwaccess="R" />
  		<bitfield id="L1_CACHE_LINE_OPS_SET_WAY_HARVARD"   width="4" begin="11" end="8"  resetval="0" description="0 = Does Not Support L1$ Maintenance by Set and Way, Harvard" range="" rwaccess="R" />
   		<bitfield id="L1_CACHE_LINE_OPS_MVA_UNIFIED"       width="4" begin="7"  end="4"  resetval="0" description="0 = Does Not Support L1$ Maintenance by Address, Unified" range="" rwaccess="R" />
 		<bitfield id="L1_CACHE_LINE_OPS_MVA_HARVARD"       width="4" begin="3"  end="0"  resetval="0" description="0 = Does Not Support L1$ Maintenance by Address, Harvard" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_MEMORY_MODEL_FEATURE_2" acronym="MEMORY_MODEL_FEATURE_2" width="32" description="ID_MMFR2">		
  		<bitfield id="HW_ACCESS_FLAG"                  width="4" begin="31" end="28" resetval="0" description="0 = Does Not Support Hardware Access Flag" range="" rwaccess="R" />
  		<bitfield id="WFI"      			           width="4" begin="27" end="24" resetval="1" description="1 = Supports Wait For Interrupt" range="" rwaccess="R" />
  		<bitfield id="MEMORY_BARRIER"                  width="4" begin="23" end="20" resetval="2" description="2 = Supports DSB, ISB, and DMB" range="" rwaccess="R" />
  		<bitfield id="TLB_MAINTENANCE_OPS_UNIFIED"     width="4" begin="19" end="16" resetval="0" description="0 = Does Not Support TLB Maintenance, Unified" range="" rwaccess="R" />
  		<bitfield id="TLB_MAINTENANCE_OPS_HARVARD"     width="4" begin="15" end="12" resetval="0" description="0 = Does Not Support TLB Maintenance, Harvard" range="" rwaccess="R" />
  		<bitfield id="L1_CACHE_LINE_OPS_RANGE_HARVARD" width="4" begin="11" end="8"  resetval="0" description="0 = Does Not Support L1$ Maintenance by Range, Harvard" range="" rwaccess="R" />
   		<bitfield id="L1_BG_PREFETCH_CACHE_OPS"        width="4" begin="7"  end="4"  resetval="0" description="0 = Does Not Support L1$ Background Prefetch Operations" range="" rwaccess="R" />
 		<bitfield id="L1_FG_PREFETCH_CACHE_OPS"        width="4" begin="3"  end="0"  resetval="0" description="0 = Does Not Support L1$ Foreground Prefetch Operations" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_MEMORY_MODEL_FEATURE_3" acronym="MEMORY_MODEL_FEATURE_3" width="32" description="ID_MMFR3">
  		<bitfield id="SUPERSECTION"                    width="4" begin="31" end="28" resetval="0" description="0 = N/A for PMSA Architecture" range="" rwaccess="R" />
  		<bitfield id="Rsv1"      			           width="4" begin="27" end="24" resetval="0" description="SBZ" range="" rwaccess="R" />
  		<bitfield id="COHERENT_WALK"                   width="4" begin="23" end="20" resetval="0" description="0 = N/A for PMSA Architecture" range="" rwaccess="R" />
  		<bitfield id="Rsv2"                            width="4" begin="19" end="16" resetval="0" description="SBZ" range="" rwaccess="R" />
  		<bitfield id="MAINTENANCE_BROADCAST"           width="4" begin="15" end="12" resetval="0" description="0 = Cache Maintenance Operations are Local" range="" rwaccess="R" />
  		<bitfield id="BP_MAINTENANCE_OPS"              width="4" begin="11" end="8"  resetval="2" description="2 = Supports invalidate entire branch predictor array and by address" range="" rwaccess="R" />
   		<bitfield id="HIER_CACHE_MAINTENANCE_OPS_SET_WAY"  width="4" begin="7"  end="4"  resetval="1" description="1 = Supports Invalidate Cache, Clean and Invalidate, and Clean by Set and Way" range="" rwaccess="R" />
 		<bitfield id="HIER_CACHE_MAINTENANCE_OPS_MVA"      width="4" begin="3"  end="0"  resetval="1" description="1 = Supports D$ Invalidate by Address, Clean By Address, Clean and Invalidate by Address.  I$ Invalidate by address, Invalidate All" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_INSTRUCTION_SET_ATTRIBUTE_0" acronym="INSTRUCTION_SET_ATTRIBUTE_0" width="32" description="ID_ISAR0">  
  		<bitfield id="Rsv1" width="4" begin="31" end="28" resetval="0" description="SBZ" range="" rwaccess="R" />
  		<bitfield id="DIV" width="4" begin="27" end="24" resetval="2" description="2 = Supports UDIV and SDIV in ARM and THUMB" range="" rwaccess="R" />
  		<bitfield id="DBG" width="4" begin="23" end="20" resetval="1" description="1 = Supports Breakpoint BKPT" range="" rwaccess="R" />
  		<bitfield id="CP"  width="4" begin="19" end="16" resetval="0" description="0 = Does Not Support Coprocessors other than CP14, CP14, VFP" range="" rwaccess="R" />
  		<bitfield id="CB"  width="4" begin="15" end="12" resetval="1" description="1 = Supports Compare Branch CBNZ, CBZ" range="" rwaccess="R" />
  		<bitfield id="BF"  width="4" begin="11" end="8"  resetval="1" description="1 = Supports Bitfield BFC, BFI, SBFX, UBFX" range="" rwaccess="R" />
   		<bitfield id="BC"  width="4" begin="7"  end="4"  resetval="1" description="1 = Supports Count Leading Zeros CLZ" range="" rwaccess="R" />
 		<bitfield id="AT"  width="4" begin="3"  end="0"  resetval="1" description="1 = Supports Atomic SWP, SWPB" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_INSTRUCTION_SET_ATTRIBUTE_1" acronym="INSTRUCTION_SET_ATTRIBUTE_1" width="32" description="ID_ISAR1">
  		<bitfield id="JAZELLE"    width="4" begin="31" end="28" resetval="1" description="1 = Suppports BJZ, J bit in PSR" range="" rwaccess="R" />
  		<bitfield id="INTERWRK"   width="4" begin="27" end="24" resetval="3" description="3 = Supports BX, T bit in PSR, BLX and PC Loads have BX Behavior, DP with PC like BX" range="" rwaccess="R" />
  		<bitfield id="IMMEDIATE"  width="4" begin="23" end="20" resetval="1" description="1 = Supports MOVT, MOV IMM16, Thumb ADD,SUB w. IMM2" range="" rwaccess="R" />
  		<bitfield id="ITE"        width="4" begin="19" end="16" resetval="1" description="1 = Supports If Then IT" range="" rwaccess="R" />
  		<bitfield id="EXTEND"     width="4" begin="15" end="12" resetval="2" description="2 = Supports Sign or Zero Extend Instructions" range="" rwaccess="R" />
  		<bitfield id="EXCEPTION2" width="4" begin="11" end="8"  resetval="1" description="1 = Supports RFE, SRS, and CPS" range="" rwaccess="R" />
   		<bitfield id="EXCEPTION1" width="4" begin="7"  end="4"  resetval="1" description="1 = Supports LDM (exception return), LDM (user regs), STM (User Regs)" range="" rwaccess="R" />
 		<bitfield id="ENDIAN"     width="4" begin="3"  end="0"  resetval="1" description="1 = Supports SETNED and E bit In PSR" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_INSTRUCTION_SET_ATTRIBUTE_2" acronym="INSTRUCTION_SET_ATTRIBUTE_2" width="32" description="ID_ISAR2">
  		<bitfield id="REVERSAL"        width="4" begin="31" end="28" resetval="2" description="2 = Supports Reversal REV, REV16, REVSH, RBIT" range="" rwaccess="R" />
  		<bitfield id="PSR"             width="4" begin="27" end="24" resetval="1" description="1 = Supports PSR Instructions MRS, MSR" range="" rwaccess="R" />
  		<bitfield id="UNSIGNED_MPY"    width="4" begin="23" end="20" resetval="2" description="2 = Supports Advanced Unsigned Multiply UMULL, UMLAL, UMAAL" range="" rwaccess="R" />
  		<bitfield id="SIGNED_MPY"      width="4" begin="19" end="16" resetval="3" description="3 = Supports Advanced Signed Multiply (36) and Q Bit in PSR" range="" rwaccess="R" />
  		<bitfield id="MULTIPLY"        width="4" begin="15" end="12" resetval="2" description="2 = Supports Multiply Instructions MUL, MLA, MLS" range="" rwaccess="R" />
  		<bitfield id="INTERRUPTABLE"   width="4" begin="11" end="8"  resetval="1" description="1 = Supports Restartable LDM/STM" range="" rwaccess="R" />
   		<bitfield id="MEM_HINT"        width="4" begin="7"  end="4"  resetval="4" description="4 = Supports PLD, PLI, PLDW" range="" rwaccess="R" />
 		<bitfield id="ADDL_LOAD_STORE" width="4" begin="3"  end="0"  resetval="1" description="1 = Supports LDRD STRD" range="" rwaccess="R" />
  </register>
  
  <register id="CP15_INSTRUCTION_SET_ATTRIBUTE_3" acronym="INSTRUCTION_SET_ATTRIBUTE_3" width="32" description="ID_ISAR3">
  		<bitfield id="THUMBEE"      width="4" begin="31" end="28" resetval="0" description="0 = Does Not Support ThumbEE" range="" rwaccess="R" />
  		<bitfield id="TRUENOP"      width="4" begin="27" end="24" resetval="1" description="1 = Supports NOP16, NOP32 and NOP Hints in ARM/THUMB" range="" rwaccess="R" />
  		<bitfield id="THUMBCPY"     width="4" begin="23" end="20" resetval="1" description="1 = Supports Thumb MOV Low Reg to Low Reg" range="" rwaccess="R" />
  		<bitfield id="TABLE_BRANCH" width="4" begin="19" end="16" resetval="1" description="1 = Supports Table Branch TBB, TBH" range="" rwaccess="R" />
  		<bitfield id="SYNC_PRIM"    width="4" begin="15" end="12" resetval="2" description="2 = Supports Synchronization Primitives LDR{EX|EXB|EXH|EXD}, STR{EX|EXB|EXH|EXD} CLREX" range="" rwaccess="R" />
  		<bitfield id="SVC"          width="4" begin="11" end="8"  resetval="1" description="1 = Supports SVC" range="" rwaccess="R" />
   		<bitfield id="SIMD"         width="4" begin="7"  end="4"  resetval="3" description="3 = Supports SIMD instructions (49) and GE[3:0] bits in PSR" range="" rwaccess="R" />
 		<bitfield id="SAT"          width="4" begin="3"  end="0"  resetval="1" description="1 = Supports QADD, QDADD, SDSUB, QSUB and Q bit in PSR" range="" rwaccess="R" />
  </register> 
  
  <register id="CP15_INSTRUCTION_SET_ATTRIBUTE_4" acronym="INSTRUCTION_SET_ATTRIBUTE_4" width="32" description="ID_ISAR4">
  		<bitfield id="SWP_FRAC"                  width="4" begin="31" end="28" resetval="0" description="0 = indicated by ID_ISAR0" range="" rwaccess="R" />
  		<bitfield id="PSR_M_INSTR"               width="4" begin="27" end="24" resetval="0" description="0 = Does Not Support M Profile Instructions Modifying PSRs" range="" rwaccess="R" />
  		<bitfield id="EXCLUSIVE"                 width="4" begin="23" end="20" resetval="0" description="0 = Only Supports Synchronization Primitives Indicated by ID_ISAR3 Reg" range="" rwaccess="R" />
  		<bitfield id="BARRIER"                   width="4" begin="19" end="16" resetval="1" description="1 = Supports Barrier Instructions DMB, DSB, and ISB" range="" rwaccess="R" />
  		<bitfield id="SECURE_MONITOR_CALL"       width="4" begin="15" end="12" resetval="0" description="0 = Does Not Support Secure Monitor Call" range="" rwaccess="R" />
  		<bitfield id="WRITE_BACK"                width="4" begin="11" end="8"  resetval="1" description="1 = Supports all ARMv7 Write Back Addressing Modes" range="" rwaccess="R" />
   		<bitfield id="WITH_SHIFT"                width="4" begin="7"  end="4"  resetval="4" description="4 = Supports full range of constant shift and reg controlled shift" range="" rwaccess="R" />
 		<bitfield id="UNPRIVILIGED_INSTRUCTIONS" width="4" begin="3"  end="0"  resetval="2" description="2 = Supports LDR{SB|B|SH|H}T and STR{B|H}T" range="" rwaccess="R" />
  </register> 
  
  <register id="CP15_INSTRUCTION_SET_ATTRIBUTE_5" acronym="INSTRUCTION_SET_ATTRIBUTE_5" width="32" description="ID_ISAR5">
  		<bitfield id="ID_ISAR5" width="32" begin="31" end="0" resetval="0" description="SBZ" range="" rwaccess="R" />
  </register> 
  
  <register id="CP15_CURRENT_CACHE_SIZE_ID" acronym="CURRENT_CACHE_SIZE_ID" width="32" description="CCSIDR">
		<bitfield id="WT"      width="1"  begin="31" end="31" resetval="" description="1 = Supports Write Through" range="" rwaccess="R" />
		<bitfield id="WB"      width="1"  begin="30" end="30" resetval="" description="1 = Supports Write Back" range="" rwaccess="R" />
		<bitfield id="RA"      width="1"  begin="29" end="29" resetval="" description="1 = Supports Read Allocate" range="" rwaccess="R" />
		<bitfield id="WA"      width="1"  begin="28" end="28" resetval="" description="1 = Supports Write Allocate" range="" rwaccess="R" />
		<bitfield id="NUMSETS" width="15" begin="27" end="13" resetval="" description="Number of Sets - 1" range="" rwaccess="R" />
		<bitfield id="ASSOC"   width="10" begin="12" end="3"  resetval="" description="Number of Ways - 1" range="" rwaccess="R" />
		<bitfield id="LINESZ"  width="3"  begin="2"  end="0"  resetval="" description="log2(LineSize) - 2" range="" rwaccess="R" />
  </register> 
  
  <register id="CP15_CURRENT_CACHE_LEVEL_ID" acronym="CURRENT_CACHE_LEVEL_ID" width="32" description="CLIDR">
		<bitfield id="Rsv1"   width="2" begin="31" end="30" resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="LOU"   width="3" begin="29" end="27" resetval="0" description="1 = Level of Unification is L2" range="" rwaccess="R" />
		<bitfield id="LOC"   width="3" begin="26" end="24" resetval="0" description="1 = Level of Coherency is L2" range="" rwaccess="R" />
		<bitfield id="LOUIS" width="3" begin="23" end="21" resetval="0" description="1 = Level of Inner Shareable Unification is L2" range="" rwaccess="R" />
		<bitfield id="CL7"   width="3" begin="20" end="18" resetval="0" description="0 = No L7$" range="" rwaccess="R" />
		<bitfield id="CL6"   width="3" begin="17" end="15" resetval="0" description="0 = No L6$" range="" rwaccess="R" />
		<bitfield id="CL5"   width="3" begin="14" end="12" resetval="0" description="0 = No L5$" range="" rwaccess="R" />
		<bitfield id="CL4"   width="3" begin="11" end="9"  resetval="0" description="0 = No L4$" range="" rwaccess="R" />
		<bitfield id="CL3"   width="3" begin="8"  end="6"  resetval="0" description="0 = No L3$" range="" rwaccess="R" />
		<bitfield id="CL2"   width="3" begin="5"  end="3"  resetval="0" description="0 = No L2$" range="" rwaccess="R" />
		<bitfield id="CL1"   width="1" begin="2"  end="2"  resetval="0" description="0 = No Unified L1$" range="" rwaccess="R" />
		<bitfield id="CL1D"  width="1" begin="1"  end="1"  resetval="1" description="1 = L1D$" range="" rwaccess="R" />
		<bitfield id="CL1I"  width="1" begin="0"  end="0"  resetval="1" description="1 = L1I$" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_CACHE_SIZE_SELECTION" acronym="CACHE_SIZE_SELECTION" width="32" description="CSSR">
		<bitfield id="Rsv1"  width="28" begin="31" end="4"  resetval="0" description="SBZ" range="" rwaccess="R" />
		<bitfield id="LVL"  width="3"  begin="3"  end="1"  resetval="1" description="0 = L1$" range="" rwaccess="R" />
		<bitfield id="IND"  width="1"  begin="0"  end="0"  resetval="1" description="1=L1I$, 0=L1D$" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_SYSTEM_CONTROL" acronym="SYSTEM_CONTROL" width="32" description="SCTLR">
		<bitfield id="IE"   width="1" begin="31" end="31" resetval="0"  description="Enable Big Endian" range="" rwaccess="R" />
		<bitfield id="TE"   width="1" begin="30" end="30" resetval="0"  description="Enable Thumb Exception Entry" range="" rwaccess="RW" />
		<bitfield id="AFE"  width="1" begin="29" end="29" resetval="0"  description="Enable Access Flag SBZ)" range="" rwaccess="RW" />
		<bitfield id="TRE"  width="1" begin="28" end="28" resetval="0"  description="Enable TEX Remap (SBZ)" range="" rwaccess="RW" />
		<bitfield id="NMFI" width="1" begin="27" end="27" resetval="1"  description="Enable Non Maskable Fast Interrupt" range="" rwaccess="R" />
		<bitfield id="Rsv1" width="1" begin="26" end="26" resetval="0"  description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="EE"   width="1" begin="25" end="25" resetval="0"  description="State of CPSR E bit on Exception Entry" range="" rwaccess="RW" />
		<bitfield id="VE"   width="1" begin="24" end="24" resetval="0"  description="Enable Vectored Interrupt" range="" rwaccess="RW" />
		<bitfield id="Rsv2" width="2" begin="23" end="22" resetval="3"  description="Reserved SBO" range="" rwaccess="RW" />
		<bitfield id="FI"   width="1" begin="21" end="21" resetval="1"  description="Enable Fast Interrupt (SBO)" range="" rwaccess="RW" />
		<bitfield id="Rsv3" width="1" begin="20" end="20" resetval="0"  description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="DZ"   width="1" begin="19" end="19" resetval="0"  description="Enable Divide By Zero Exception" range="" rwaccess="RW" />
		<bitfield id="Rsv4" width="1" begin="18" end="18" resetval="1"  description="Reserved SBO" range="" rwaccess="RW" />
		<bitfield id="BR"   width="1" begin="17" end="17" resetval="1"  description="Enable Memory Protection Unit Background Region" range="" rwaccess="RW" />
		<bitfield id="Rsv5" width="1" begin="16" end="16" resetval="1"  description="Reserved SBO" range="" rwaccess="RW" />
		<bitfield id="Rsv6" width="1" begin="15" end="15" resetval="0"  description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="RR"   width="1" begin="14" end="14" resetval="0"  description="Enable Round Robin Data Cache Replacement Strategy" range="" rwaccess="RW" />
		<bitfield id="V"    width="1" begin="13" end="13" resetval="0"  description="Enable High Exception Vectors" range="" rwaccess="RW" />
		<bitfield id="I"    width="1" begin="12" end="12" resetval="0"  description="Enable L1 Instruction Cache" range="" rwaccess="RW" />
		<bitfield id="Z"    width="1" begin="11" end="11" resetval="1"  description="Enable Branch Prediction" range="" rwaccess="RW" />
		<bitfield id="SW"   width="1" begin="10" end="10" resetval="0"  description="Enable Swap Instruction" range="" rwaccess="RW" />
		<bitfield id="Rsv7" width="3" begin="9"  end="7"  resetval="0"  description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="Rsv8" width="4" begin="6"  end="3"  resetval="15" description="Reserved SBO" range="" rwaccess="RW" />
		<bitfield id="C"    width="1" begin="2"  end="2"  resetval="0"  description="Enable L1 Data Cache" range="" rwaccess="RW" />
		<bitfield id="A"    width="1" begin="1"  end="1"  resetval="0"  description="Enable Strict Alignment Fault Check" range="" rwaccess="RW" />
		<bitfield id="M"    width="1" begin="0"  end="0"  resetval="0"  description="Enable Memory Protection Unit" range="" rwaccess="RW" />
  </register> 
  
  <register id="CP15_AUXILIARY_CONTROL" acronym="AUXILIARY_CONTROL" width="32" description="ACTLR">
		<bitfield id="DICDI"       width="1" begin="31" end="31" resetval="0"  description="Disable Cace C Dual Issue" range="" rwaccess="RW" />
		<bitfield id="DIB2DI"      width="1" begin="30" end="30" resetval="0"  description="Disable Cace B2 Dual Issue" range="" rwaccess="RW" />
		<bitfield id="DIB1DI"      width="1" begin="29" end="29" resetval="0"  description="Disable Cace B1 Dual Issue" range="" rwaccess="RW" />
		<bitfield id="DIADI"       width="1" begin="28" end="28" resetval="0"  description="Disable Cace A Dual Issue" range="" rwaccess="RW" />
		<bitfield id="B1TCMPCEN"   width="1" begin="27" end="27" resetval="0"  description="Enable B1TCM ECC Check" range="" rwaccess="RW" />
		<bitfield id="B0TCMPCEN"   width="1" begin="26" end="26" resetval="0"  description="Enable B0TCM ECC Check" range="" rwaccess="RW" />
		<bitfield id="ATCMPCEN"    width="1" begin="25" end="25" resetval="0"  description="Enable ATCM ECC Check" range="" rwaccess="RW" />
		<bitfield id="AXISCEN"     width="1" begin="24" end="24" resetval="0"  description="Enable AXI Slave Cache RAM Access" range="" rwaccess="RW" />
		<bitfield id="AXISCUEN"    width="1" begin="23" end="23" resetval="0"  description="Enable AXI Slave Cache RAM Access - User Mode" range="" rwaccess="RW" />
		<bitfield id="DILSM"       width="1" begin="22" end="22" resetval="0"  description="Disable Low Latency Interrupt on LDM/STM" range="" rwaccess="RW" />
		<bitfield id="DEOLP"       width="1" begin="21" end="21" resetval="0"  description="Disable End of Loop Prediction" range="" rwaccess="RW" />
		<bitfield id="DBHE"        width="1" begin="20" end="20" resetval="0"  description="Disable Branch History" range="" rwaccess="RW" />
		<bitfield id="FRCDIS"      width="1" begin="19" end="19" resetval="0"  description="Disable Fetch Rate Control" range="" rwaccess="RW" />
		<bitfield id="Rsv1"        width="1" begin="18" end="18" resetval="0"  description="Reserved (SBZ)" range="" rwaccess="RW" />
		<bitfield id="RSDIS"       width="1" begin="17" end="17" resetval="0"  description="Disable Return Stack" range="" rwaccess="RW" />
		<bitfield id="BP"          width="2" begin="16" end="15" resetval="0"  description="Branch Prediction Policy: 00=Normal, 01=Always Taken, 10=Never Taken, 11 Reserved" range="" rwaccess="RW" />
		<bitfield id="DBWR"        width="1" begin="14" end="14" resetval="0"  description="Disable Write Burst in AXI Master" range="" rwaccess="RW" />
		<bitfield id="DLFO"        width="1" begin="13" end="13" resetval="0"  description="Disable Line Fill Optimization in AXI Master" range="" rwaccess="RW" />
		<bitfield id="ERPEG"       width="1" begin="12" end="12" resetval="0"  description="Enable Random Parity Error Generation" range="" rwaccess="RW" />
		<bitfield id="DNCH"        width="1" begin="11" end="11" resetval="0"  description="Disable Data Forwarding for NonCacheable AXI Master Accesses" range="" rwaccess="RW" />
		<bitfield id="FORA"        width="1" begin="10" end="10" resetval="0"  description="Force Outer Read Allocate for Outer Write Allocate Regions" range="" rwaccess="RW" />
		<bitfield id="FWT"         width="1" begin="9"  end="9"  resetval="0"  description="Force Write Through for Write Back Regions" range="" rwaccess="RW" />
		<bitfield id="FDSNS"       width="1" begin="8"  end="8"  resetval="0"  description="Force D-Side Not Shared when MPU is Off" range="" rwaccess="RW" />
		<bitfield id="SMOV"        width="1" begin="7"  end="7"  resetval="0"  description="Disable Out of Order Completion of sMOV of Divide" range="" rwaccess="RW" />
		<bitfield id="DILS"        width="1" begin="6"  end="6"  resetval="0"  description="Disable Low Latency Interrupt on all Load/Store Instructions" range="" rwaccess="RW" />
		<bitfield id="CEC"         width="3" begin="5"  end="3"  resetval="0"  description="Cache Error Control for Cache Parity/ECC Errors" range="" rwaccess="RW" />
		<bitfield id="B1TCMECEN"   width="1" begin="2"  end="2"  resetval="0"  description="Enable B1TCM External Error" range="" rwaccess="RW" />
		<bitfield id="B0TCMECEN"   width="1" begin="1"  end="1"  resetval="0"  description="Enable B0TCM External Error" range="" rwaccess="RW" />
		<bitfield id="ATCMECEN"    width="1" begin="0"  end="0"  resetval="0"  description="Enable ATCM External Error" range="" rwaccess="RW" />
  </register> 
  
  <register id="CP15_COPROCESSOR_ACCESS" acronym="COPROCESSOR_ACCESS" width="32" description="CPACR">
		<bitfield id="ASEDIS" width="1"  begin="31" end="31" resetval="0" description="Advanced SIMD Disable" range="" rwaccess="R" />
		<bitfield id="D32DIS" width="1"  begin="30" end="30" resetval="0" description="D16-D31 Disable" range="" rwaccess="R" />
		<bitfield id="Rsv1"   width="6"  begin="29" end="24" resetval="0" description="Reserved SBZ" range="" rwaccess="R" />
		<bitfield id="CP11"   width="2"  begin="23" end="22" resetval="0" description="FPU Access Mode 00=Denied,01=PrivOnly,11=PrivUser, 10=Rsv" range="" rwaccess="RW" />
		<bitfield id="CP10"   width="2"  begin="21" end="20" resetval="0" description="FPU Access Mode 00=Denied,01=PrivOnly,11=PrivUser, 10=Rsv" range="" rwaccess="RW" />
		<bitfield id="Rsv2"   width="20" begin="19" end="0" resetval="0"  description="Reserved SBZ" range="" rwaccess="R" />
  </register> 
  
  <register id="CP15_DATA_FAULT_STATUS" acronym="DATA_FAULT_STATUS" width="32" description="DFSR">
		<bitfield id="Rsv1"   width="19" begin="31" end="13" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="SD"     width="1"  begin="12" end="12" resetval="0" description="External Abort Only: AXI Decode(0) or AXI Slave (1)" range="" rwaccess="RW" />
		<bitfield id="RW"     width="1"  begin="11" end="11" resetval="0" description="Read(0) or Write(1) Caused Abort" range="" rwaccess="RW" />
		<bitfield id="S"      width="1"  begin="10" end="10" resetval="0" description="Status[4]" range="" rwaccess="RW" />
		<bitfield id="Rsv2"   width="2"  begin="9"  end="8"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="DOMAIN" width="4"  begin="7"  end="4"  resetval="0" description="Domain SBZ" range="" rwaccess="RW" />
		<bitfield id="STATUS" width="4"  begin="3"  end="0"  resetval="0" description="Status[3:0] - 0x01=Algn, 0x00=BG, 0x0D=Perm, 0x08=SExt, 0x16=ASExt, 0x19=SECC, 0x18=ASECC, 0x02=DBG" range="" rwaccess="RW" />
  </register> 
  
  <register id="CP15_INSTRUCTION_FAULT_STATUS" acronym="INSTRUCTION_FAULT_STATUS" width="32" description="IFSR">
		<bitfield id="Rsv1"   width="19" begin="31" end="13" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="SD"     width="1"  begin="12" end="12" resetval="0" description="External Abort Only: AXI Decode(0) or AXI Slave (1)" range="" rwaccess="RW" />
		<bitfield id="RW"     width="1"  begin="11" end="11" resetval="0" description="Read(0) or Write(1) Caused Abort" range="" rwaccess="RW" />
		<bitfield id="S"      width="1"  begin="10" end="10" resetval="0" description="Status[4]" range="" rwaccess="RW" />
		<bitfield id="Rsv2"   width="2"  begin="9"  end="8"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="DOMAIN" width="4"  begin="7"  end="4"  resetval="0" description="Domain SBZ" range="" rwaccess="RW" />
		<bitfield id="STATUS" width="4"  begin="3"  end="0"  resetval="0" description="Status[3:0] - 0x01=Algn, 0x00=BG, 0x0D=Perm, 0x08=SExt, 0x16=ASExt, 0x19=SECC, 0x18=ASECC, 0x02=DBG" range="" rwaccess="RW" />
  </register> 
  
  <register id="CP15_AUX_DATA_FAULT_STATUS" acronym="AUX_DATA_FAULT_STATUS" width="32" description="ADFSR">
		<bitfield id="Rsv1"              width="4" begin="31" end="28" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="CACHE_WAY"         width="4" begin="27" end="24" resetval="0" description="Cache Way(s) In Which Error Occurred - Valid Only for D$ ECC Errors" range="" rwaccess="RW" />
		<bitfield id="SIDE"              width="2" begin="23" end="22" resetval="0" description="{SIDEEXT,SIDE} 0=Cache/AXIM, 1=ATCM, 2=BTCM, 5=AXIPP, Others Rsv." range="" rwaccess="RW" />
		<bitfield id="RECOVERABLE_ERROR" width="1" begin="21" end="21" resetval="0" description="0xC15 = Cortex-R5" range="" rwaccess="RW" />
		<bitfield id="SIDEXT"            width="1" begin="20" end="20" resetval="0" description="{SIDEEXT,SIDE} 0=Cache/AXIM, 1=ATCM, 2=BTCM, 5=AXIPP, Others Rsv." range="" rwaccess="RW" />
		<bitfield id="Rsv2"              width="6" begin="19" end="14" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="INDEX"             width="9" begin="13" end="5"  resetval="0" description="Index value for access giving error = Valid only for D$ ECC Errors" range="" rwaccess="RW" />
		<bitfield id="Rsv3"              width="5" begin="4"  end="0"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
  </register> 
  
  <register id="CP15_AUX_INSTRUCTION_FAULT_STATUS" acronym="AUX_INSTRUCTION_FAULT_STATUS" width="32" description="AIFSR">
		<bitfield id="Rsv1"              width="4" begin="31" end="28" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="CACHE_WAY"         width="4" begin="27" end="24" resetval="0" description="Cache Way(s) In Which Error Occurred - Valid Only for D$ ECC Errors" range="" rwaccess="RW" />
		<bitfield id="SIDE"              width="2" begin="23" end="22" resetval="0" description="{SIDEEXT,SIDE} 0=Cache/AXIM, 1=ATCM, 2=BTCM, 5=AXIPP, Others Rsv." range="" rwaccess="RW" />
		<bitfield id="RECOVERABLE_ERROR" width="1" begin="21" end="21" resetval="0" description="0xC15 = Cortex-R5" range="" rwaccess="RW" />
		<bitfield id="SIDEXT"            width="1" begin="20" end="20" resetval="0" description="{SIDEEXT,SIDE} 0=Cache/AXIM, 1=ATCM, 2=BTCM, 5=AXIPP, Others Rsv." range="" rwaccess="RW" />
		<bitfield id="Rsv2"              width="6" begin="19" end="14" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="INDEX"             width="9" begin="13" end="5"  resetval="0" description="Index value for access giving error = Valid only for D$ ECC Errors" range="" rwaccess="RW" />
		<bitfield id="Rsv3"              width="5" begin="4"  end="0"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_DATA_FAULT_ADDRESS" acronym="DATA_FAULT_ADDRESS" width="32" description="DFAR">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0" description="Holds address of fault when sync abort occurs" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_INSTRUCTION_FAULT_ADDRESS" acronym="INSTRUCTION_FAULT_ADDRESS" width="32" description="IFAR">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0" description="Holds address of fault when prefetch abort occurs" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_MPU_REGION_BASE_ADDRESS" acronym="MPU_REGION_BASE_ADDRESS" width="32" description="">
		<bitfield id="BASEADDR" width="32" begin="31" end="0" resetval="0" description="MPU Region Base Address. Bits[4:0] are SBZ" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_MPU_REGION_SIZE_ENABLE" acronym="MPU_REGION_SIZE_ENABLE" width="32" description="">
		<bitfield id="Rsv1"              width="16" begin="31" end="16" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="SUBREGION_DISABLE" width="8"  begin="15" end="8"  resetval="0" description="Bit[8] disables subregion 0, ... Bit[15] disables subregion 8" range="" rwaccess="RW" />
		<bitfield id="Rsv2"              width="2"  begin="7"  end="6"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="REGION_SIZE"       width="5"  begin="5"  end="1"  resetval="0" description="0x00-0x03 Unpredictable, 0x4=32B, 0x05=64B, ... 0x1F=4GB" range="" rwaccess="RW" />
		<bitfield id="REGION_ENABLE"     width="1"  begin="0"  end="0"  resetval="0" description="Enables Memory Region" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_MPU_REGION_ACCESS" acronym="MPU_REGION_ACCESS" width="32" description="">
		<bitfield id="Rsv1" width="19" begin="31" end="13" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="XN"   width="1"  begin="12" end="12" resetval="0" description="Execute Never, 1=Instruction Fetches Disabled" range="" rwaccess="RW" />
		<bitfield id="Rsv2" width="1"  begin="11" end="11" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="AP"   width="3"  begin="10" end="8"  resetval="0" description="0x0 NoAcc, 0x1 PrivRW, 2 PrivRW UserR, 3 PrivUserRW, 5=PrivR, 6 PrivUserR, 4,7=Reserved" range="" rwaccess="RW" />
		<bitfield id="Rsv3" width="2"  begin="7"  end="6"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="TEX"  width="3"  begin="5"  end="3"  resetval="0" description="TEX" range="" rwaccess="RW" />
		<bitfield id="S"    width="1"  begin="2"  end="2"  resetval="0" description="1=Shared" range="" rwaccess="RW" />
		<bitfield id="C"    width="1"  begin="1"  end="1"  resetval="0" description="C Bit" range="" rwaccess="RW" />
		<bitfield id="B"    width="1"  begin="0"  end="0"  resetval="0" description="B Bit" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_MPU_REGION_NUMBER" acronym="MPU_REGION_NUMBER" width="32" description="">
		<bitfield id="Rsv1"   width="28" begin="31" end="4" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="REGION" width="4"  begin="3"  end="0" resetval="0" description="MPU Region Number" range="" rwaccess="RW" />
  </register>  
  
  <!-- Commented Out Due to Issue that needs to be resolved w. Write Only Registers - Will Print Error Messages if Uncommented 
  <register id="CP15_NOP" acronym="NOP" width="32" description="NOP">
		<bitfield id="NOP"   width="32" begin="31" end="0" resetval="0" description="NOP" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_INVALIDATE_ENTIRE_ICACHE" acronym="INVALIDATE_ENTIRE_ICACHE" width="32" description="ICIALLU">
		<bitfield id="ICIALLU"   width="32" begin="31" end="0" resetval="0" description="Write Only" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_ICACHE_INVALIDATE_ALL_TO_POU" acronym="ICACHE_INVALIDATE_ALL_TO_POU" width="32" description="ICIMVAU">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0" description="Write Only Address, Bits[4:0] are Reserved/SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_ICACHE_FLUSH_PREFETCH_BUFFER" acronym="ISB" width="32" description="Instruction Synchronization Barrier">
		<bitfield id="ISB"   width="32" begin="31" end="0" resetval="0" description="Write Only" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_ICACHE_INVALIDATE_ENTIRE_BPA" acronym="ICACHE_INVALIDATE_ENTIRE_BPA" width="32" description="BPIALL(NOP)">
		<bitfield id="NOP"   width="32" begin="31" end="0" resetval="0" description="NOP" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_ICACHE_INVALIDATE_ADDRESS_FROM_BPA" acronym="ICACHE_INVALIDATE_ADDRESS_FROM_BPA" width="32" description="BPIMVA(NOP)">
		<bitfield id="NOP"   width="32" begin="31" end="0" resetval="0" description="NOP" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DCACHE_INVALIDATE_LINE_BY_PHYSICAL_ADDRESS" acronym="DCACHE_INVALIDATE_LINE_BY_PHYSICAL_ADDRESS" width="32" description="DCIMVAC">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0" description="Write Only Address, Bits[4:0] are Reserved/SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DCACHE_INVALIDATE_LINE_BY_SETWAY" acronym="DCACHE_INVALIDATE_LINE_BY_SETWAY" width="32" description="DCIMVAC">
		<bitfield id="WAY"  width="2"  begin="31" end="30" resetval="0" description="Way to Invalidate - Write Only" range="" rwaccess="R" />
		<bitfield id="Rsv1" width="17" begin="29" end="13" resetval="0" description="Reserved SBZ" range="" rwaccess="W" />
		<bitfield id="SET"  width="8"  begin="12" end="5"  resetval="0" description="Set to Invalidate - Write Only" range="" rwaccess="R" />
		<bitfield id="Rsv2" width="5"  begin="4"  end="0"  resetval="0" description="Reserved SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DCACHE_CLEAN_LINE_BY_PHYSICAL_ADDRESS" acronym="DCACHE_CLEAN_LINE_BY_PHYSICAL_ADDRESS" width="32" description="DCCMVAC">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0" description="Write Only Address, Bits[4:0] are Reserved/SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DCACHE_CLEAN_LINE_BY_SETWAY" acronym="DCACHE_CLEAN_LINE_BY_SETWAY" width="32" description="DCCSW">
		<bitfield id="WAY"  width="2"  begin="31" end="30" resetval="0" description="Way to Clean - Write Only" range="" rwaccess="R" />
		<bitfield id="Rsv1" width="17" begin="29" end="13" resetval="0" description="Reserved SBZ" range="" rwaccess="W" />
		<bitfield id="SET"  width="8"  begin="12" end="5"  resetval="0" description="Set to Clean - Write Only" range="" rwaccess="R" />
		<bitfield id="Rsv2" width="5"  begin="4"  end="0"  resetval="0" description="Reserved SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DATA_SYNCHRONIZATION_BARRIER" acronym="DATA_SYNCHRONIZATION_BARRIER" width="32" description="DSB">
		<bitfield id="DSB"   width="32" begin="31" end="0" resetval="0" description="Write Only" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DATA_MEMORY_BARRIER" acronym="DATA_MEMORY_BARRIER" width="32" description="DMB">
		<bitfield id="DMB"   width="32" begin="31" end="0" resetval="0" description="Write Only" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DCACHE_CLEAN_BYPATOPOU" acronym="DCACHE_CLEAN_BYPATOPOU" width="32" description="DCCMVAU">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0" description="Write Only Address, Bits[4:0] are Reserved/SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DCACHE_CLEAN_INVALIDATE_LINE_BYPATOPOU" acronym="DCACHE_CLEAN_INVALIDATE_LINE_BYPATOPOU" width="32" description="DCCMVAC">
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0" description="Write Only Address, Bits[4:0] are Reserved/SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_DCACHE_CLEAN_INVALIDATE_LINE_BY_SETWAY" acronym="DCACHE_CLEAN_INVALIDATE_LINE_BY_SETWAY" width="32" description="DCCISW">
		<bitfield id="WAY"  width="2"  begin="31" end="30" resetval="0" description="Way to Clean - Write Only" range="" rwaccess="R" />
		<bitfield id="Rsv1" width="17" begin="29" end="13" resetval="0" description="Reserved SBZ" range="" rwaccess="W" />
		<bitfield id="SET"  width="8"  begin="12" end="5"  resetval="0" description="Set to Clean - Write Only" range="" rwaccess="R" />
		<bitfield id="Rsv2" width="5"  begin="4"  end="0"  resetval="0" description="Reserved SBZ" range="" rwaccess="W" />
  </register>  
  
  <register id="CP15_TCM_BTCM_REGION" acronym="TCM_BTCM_REGION" width="32" description="BTCMRR">
		<bitfield id="BASE_ADDR" width="20" begin="31" end="12" resetval="0" description="Base Address Aligned to BTCM Size" range="" rwaccess="RW" />
		<bitfield id="Rsv1"      width="5"  begin="11" end="7"  resetval="0" description="Reads Unp, Writes SBZ" range="" rwaccess="RW" />
		<bitfield id="SIZE"      width="5"  begin="6"  end="2"  resetval="0" description="Size of BTCM Ignored on Writes 0 = No TCM" range="" rwaccess="RW" />
		<bitfield id="Rsv2"      width="1"  begin="1"  end="1"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="ENABLE"    width="1"  begin="0"  end="0"  resetval="0" description="Enables BTCM" range="" rwaccess="RW" />
  </register>  
  -->
  
  <register id="CP15_TCM_ATCM_REGION" acronym="TCM_ATCM_REGION" width="32" description="ATCMRR">
		<bitfield id="BASE_ADDR" width="20" begin="31" end="12" resetval="0" description="Base Address Aligned to BTCM Size" range="" rwaccess="RW" />
		<bitfield id="Rsv1"      width="5"  begin="11" end="7"  resetval="0" description="Reads Unp, Writes SBZ" range="" rwaccess="RW" />
		<bitfield id="SIZE"      width="5"  begin="6"  end="2"  resetval="0" description="Size of BTCM Ignored on Writes 0 = No TCM" range="" rwaccess="RW" />
		<bitfield id="Rsv2"      width="1"  begin="1"  end="1"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="ENABLE"    width="1"  begin="0"  end="0"  resetval="0" description="Enables BTCM" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_TCM_TCM_SELECTION" acronym="TCM_SELECTION" width="32" description="TCMSR">
		<bitfield id="Rsv1"            width="30"  begin="31" end="2"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="PRIV"            width="1"   begin="1"  end="1"  resetval="0" description="1 = Priviliged Access Only" range="" rwaccess="RW" />
		<bitfield id="AXIS_DISABLE"    width="1"   begin="0"  end="0"  resetval="0" description="1 = Disables AXI Slave Port Access" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_PERFORMANCE_MONITOR_CONTROL" acronym="PERFORMANCE_MONITOR_CONTROL" width="32" description="PMCR">
 		<bitfield id="IMP"            width="8"  begin="31" end="24" resetval="65" description="Implementor 0x41=ARM" range="" rwaccess="RW" />
 		<bitfield id="IDCODE"         width="8"  begin="23" end="16" resetval="21" description="Identification 0x15=Cortex-R5" range="" rwaccess="RW" />
 		<bitfield id="N"              width="5"  begin="15" end="11" resetval="3"  description="0x3=3 Counters Implemented" range="" rwaccess="RW" />
 		<bitfield id="Rsv1"           width="5"  begin="10" end="6"  resetval="3"  description="Reserved SBPZ on Write" range="" rwaccess="RW" />
 		<bitfield id="DP"             width="1"  begin="5"  end="5"  resetval="3"  description="1 = PMCCNTR Count Disabled in Prohibited Regions" range="" rwaccess="RW" />
 		<bitfield id="X"              width="1"  begin="4"  end="4"  resetval="3"  description="1 = Export of Events to Event Bus Enabled" range="" rwaccess="RW" />
 		<bitfield id="D"              width="1"  begin="3"  end="3"  resetval="3"  description="0 = Count Every Cycle, 1= Count Every 64 Cycles" range="" rwaccess="RW" />
 		<bitfield id="C"              width="1"  begin="2"  end="2"  resetval="3"  description="1 = Reset Cycle Counter PMCCNTR (on Write), Reads 0" range="" rwaccess="RW" />
 		<bitfield id="P"              width="1"  begin="1"  end="1"  resetval="3"  description="1 = Reset All Event Counters (on Write), Reads 0" range="" rwaccess="RW" />
 		<bitfield id="E"              width="1"  begin="0"  end="0"  resetval="3"  description="1 = Enable All Counters Including PMCCNTR" range="" rwaccess="RW" />
 </register>  
  
  <register id="CP15_COUNT_ENABLE_SET" acronym="COUNT_ENABLE_SET" width="32" description="PMCNTENSET">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="Write 1 to Enable CCNT, Reads Return 0" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="Write 1 to Enable PMXEVCNTR2, Reads Return 0" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="Write 1 to Enable PMXEVCNTR1, Reads Return 0" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="Write 1 to Enable PMXEVCNTR0, Reads Return 0" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_COUNT_ENABLE_CLEAR" acronym="COUNT_ENABLE_CLEAR" width="32" description="PMCNTENCLR">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="Write 1 to Disable CCNT, Reads Return 0" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="Write 1 to Disable PMXEVCNTR2, Reads Return 0" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="Write 1 to Disable PMXEVCNTR1, Reads Return 0" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="Write 1 to Disable PMXEVCNTR0, Reads Return 0" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_OVERFLOW_FLAG_STATUS" acronym="OVERFLOW_FLAG_STATUS" width="32" description="PMOVSR">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow Flag (W12C)" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow Flag (W12C)" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow Flag (W12C)" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow Flag (W12C)" range="" rwaccess="RW" />  
 </register>  
  
  <register id="CP15_SOFTWARE_INCREMENT" acronym="SOFTWARE_INCREMENT" width="32" description="PMSWINC">
		<bitfield id="Rsv1"    width="29" begin="31"  end="3"   resetval="0"  description="Reserved RAZ Reads, SBZP Writes" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="Increment PMXEVCNTR2" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="Increment PMXEVCNTR1" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="Increment PMXEVCNTR0" range="" rwaccess="RW" />  
</register>  
  
  <register id="CP15_COUNTER_SELECTION" acronym="COUNTER_SELECTION" width="32" description="PMSELR">
		<bitfield id="Rsv1"    width="27" begin="31"  end="5"   resetval="0"  description="Reserved RAZ Reads, SBZP Writes" range="" rwaccess="RW" />
		<bitfield id="P2"     width="5"  begin="4"   end="0"   resetval="0"  description="0,1,2 Selects PXEVCNTR0,1,2 Respectively" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_CYCLE_COUNT" acronym="CYCLE_COUNT" width="32" description="PMCCNTR">
		<bitfield id="PMCCNTR"    width="32" begin="31"  end="0"   resetval="0"  description="Cycle Counter. Must Disable Before Writing" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_EVENT_SELECTION" acronym="EVENT_SELECTION" width="32" description="PMXEVTYPER">
 		<bitfield id="Rsv1"    width="24" begin="31"  end="8"   resetval="0"  description="Reserved RAZ Reads, SBZP Writes" range="" rwaccess="RW" />
		<bitfield id="SEL"    width="8"  begin="7"   end="0"   resetval="0"  description="Selects Event To Count - See Table 6-1 in Cortex-R5 TRM" range="" rwaccess="RW" />  
 </register>  
  
  <register id="CP15_PERFORMANCE_MONITOR_COUNT" acronym="PERFORMANCE_MONITOR_COUNT" width="32" description="PMXEVCNTR">
		<bitfield id="PMXEVCNTR"    width="32" begin="31"  end="0"   resetval="0"  description="Event Counter. Must Disable Before Writing" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_USER_ENABLE" acronym="USER_ENABLE" width="32" description="PMUSERENR">
 		<bitfield id="Rsv1"   width="31" begin="31"  end="1"   resetval="0"  description="Reserved RAZ Reads, SBZP Writes" range="" rwaccess="RW" />
		<bitfield id="SEL"    width="1"  begin="0"   end="0"   resetval="0"  description="1=Enable User Mode Access to Performance Monitor and Validation Registers" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_INTERRUPT_ENABLE_SET" acronym="INTERRUPT_ENABLE_SET" width="32" description="PMINTENSET">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="Write 1 to Enable CCNT Overflow Interrupt" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="Write 1 to Enable PMXEVCNTR2 Overflow Interrupt" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="Write 1 to Enable PMXEVCNTR1 Overflow Interrupt" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="Write 1 to Enable PMXEVCNTR0 Overflow Interrupt" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_INTERRUPT_ENABLE_CLEAR" acronym="INTERRUPT_ENABLE_CLEAR" width="32" description="PMINTENCLR">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="Write 1 to Disable CCNT Overflow Interrupt" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="Write 1 to Disable PMXEVCNTR2 Overflow Interrupt" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="Write 1 to Disable PMXEVCNTR1 Overflow Interrupt" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="Write 1 to Disable PMXEVCNTR0 Overflow Interrupt" range="" rwaccess="RW" />  
 </register>  
  
  <register id="CP15_SLAVE_PORT_CONTROL" acronym="SLAVE_PORT_CONTROL" width="32" description="AXI Slave Port Control">		
		<bitfield id="Rsv1"             width="30"  begin="31" end="2"  resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="PRIV"            width="1"   begin="1"  end="1"  resetval="0" description="1 = Priviliged Access Only" range="" rwaccess="RW" />
		<bitfield id="AXIS_DISABLE"    width="1"   begin="0"  end="0"  resetval="0" description="1 = Disables AXI Slave Port" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_FCSE_PID" acronym="FCSE_PID" width="32" description="FCSEPID">
		<bitfield id="FCSE_PID"   width="32" begin="31" end="0" resetval="0" description="FCSE Not Supported Reads 0 Writes Ignored" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_CONTEXT_ID" acronym="CONTEXT_ID" width="32" description="CONTEXTIDR">
		<bitfield id="PID"   width="32" begin="31" end="0" resetval="0" description="PROCESS ID FOR ETM, BREAKPOINTS" range="" rwaccess="RW" />
   </register>  
  
  <register id="CP15_USER_READ_WRITE_THREAD_PROCESS_ID" acronym="USER_READ_WRITE_THREAD_PROCESS_ID" width="32" description="">
		<bitfield id="PID"   width="32" begin="31" end="0" resetval="0" description="PROCESS ID FOR OS USEAGE" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_USER_READ_ONLY_THREAD_PROCESS_ID" acronym="USER_READ_ONLY_THREAD_PROCESS_ID" width="32" description="">
		<bitfield id="PID"   width="32" begin="31" end="0" resetval="0" description="PROCESS ID FOR OS USEAGE" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_PRIVILEDGED_ONLY_THREAD_PROCESS_ID" acronym="PRIVILEDGED_ONLY_THREAD_PROCESS_ID" width="32" description="">	
		<bitfield id="PID"   width="32" begin="31" end="0" resetval="0" description="PROCESS ID FOR OS USEAGE" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_SECONDARY_AUXILIARY_CONTROL" acronym="SECONDARY_AUXILIARY_CONTROL" width="32" description="">
		<bitfield id="Rsv1"        width="9" begin="31" end="23" resetval="0"  description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="DCHE"        width="1" begin="22" end="22" resetval="0"  description="Disable Hard Error Support in Caches" range="" rwaccess="RW" />
		<bitfield id="DR2B"        width="1" begin="21" end="21" resetval="0"  description="Enable Random 2 Bit ECC Error In Cache RAM During Validation" range="" rwaccess="RW" />
		<bitfield id="DF6DI"       width="1" begin="20" end="20" resetval="0"  description="Disable F6 Dual Issue" range="" rwaccess="RW" />
		<bitfield id="DF2DI"       width="1" begin="19" end="19" resetval="0"  description="Disable F2_Id/F2_st/F2D Dual Issue" range="" rwaccess="RW" />
		<bitfield id="DDI"         width="1" begin="18" end="18" resetval="0"  description="Disable F1/F3/F4 Dual Issue" range="" rwaccess="RW" />
		<bitfield id="DOODPFP"     width="1" begin="17" end="17" resetval="0"  description="Disable Out of Order DP Float" range="" rwaccess="RW" />
		<bitfield id="DOOFMACS"    width="1" begin="16" end="16" resetval="0"  description="Disable Out of Order FMACS" range="" rwaccess="RW" />
		<bitfield id="Rsv2"        width="2" begin="15" end="14" resetval="0"  description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="IXC"         width="1" begin="13" end="13" resetval="0"  description="Enable Floating Point Inexact Exception Propogation" range="" rwaccess="RW" />
		<bitfield id="OFC"         width="1" begin="12" end="12" resetval="0"  description="Enable Floating Point Overflow Exception Propogation" range="" rwaccess="RW" />
		<bitfield id="UFC"         width="1" begin="11" end="11" resetval="0"  description="Enable Floating Point Underflow Exception Propogation" range="" rwaccess="RW" />
		<bitfield id="IOC"         width="1" begin="10" end="10" resetval="0"  description="Enable Floating Point Invalid Operation Exception Propogation" range="" rwaccess="RW" />
		<bitfield id="DZC"         width="1" begin="9"  end="9"  resetval="0"  description="Enable Floating Point Divide By Zero Exception Propogation" range="" rwaccess="RW" />
		<bitfield id="IDC"         width="1" begin="8"  end="8"  resetval="0"  description="Enable Floating Point Input Denormal Exception Propogation" range="" rwaccess="RW" />
		<bitfield id="Rsv3"        width="4" begin="7"  end="4"  resetval="0"  description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="BTCMECC"     width="1" begin="3"  end="3"  resetval="0"  description="Disable BTCM ECC Correction" range="" rwaccess="RW" />
		<bitfield id="ATCMECC"     width="1" begin="2"  end="2"  resetval="0"  description="Disable ATCM ECC Correction" range="" rwaccess="RW" />
		<bitfield id="BTCMRMW"     width="1" begin="1"  end="1"  resetval="0"  description="Enable 64-bit Stores for BTCM (Read,Modify,Write)" range="" rwaccess="RW" />
		<bitfield id="ATCMRMW"     width="1" begin="0"  end="0"  resetval="0"  description="Enable 64-bit Stores for ATCM (Read,Modify,Write)" range="" rwaccess="RW" />  
	</register>  
  
  <register id="CP15_NVAL_IRQ_ENABLE_SET" acronym="NVAL_IRQ_ENABLE_SET" width="32" description="Validation IRQ Enable Set Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow IRQ Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow IRQ Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow IRQ Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow IRQ Request" range="" rwaccess="RW" />  
 </register>  
  
  <register id="CP15_NVAL_FIQ_ENABLE_SET" acronym="NVAL_FIQ_ENABLE_SET" width="32" description="Validation FIQ Enable Set Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow FIQ Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow FIQ Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow FIQ Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow FIQ Request" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_NVAL_RESET_ENABLE_SET" acronym="NVAL_RESET_ENABLE_SET" width="32" description="Validation Reset Enable Set Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow Reset Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow Reset Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow Reset Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow Reset Request" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_NVAL_DEBUG_REQUEST_ENABLE_SET" acronym="NVAL_DEBUG_REQUEST_ENABLE_SET" width="32" description="Validation Debug Request Enable Set Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow Debug Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow Debug Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow Debug Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow Debug Request" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_NVAL_IRQ_ENABLE_CLEAR" acronym="NVAL_IRQ_ENABLE_CLEAR" width="32" description="Validation IRQ Enable Clear Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow IRQ Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow IRQ Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow IRQ Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow IRQ Request" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_NVAL_FIQ_ENABLE_CLEAR" acronym="NVAL_FIQ_ENABLE_CLEAR" width="32" description="Validation FIQ Enable Clear Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow FIQ Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow FIQ Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow FIQ Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow FIQ Request" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_NVAL_RESET_ENABLE_CLEAR" acronym="NVAL_RESET_ENABLE_CLEAR" width="32" description="Validation Reset Enable Clear Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow Reset Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow Reset Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow Reset Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow Reset Request" range="" rwaccess="RW" />  
  </register>  
  
  <register id="CP15_NVAL_DEBUG_REQUEST_ENABLE_CLEAR" acronym="NVAL_DEBUG_REQUEST_ENABLE_CLEAR" width="32" description="Validation Debug Enable Clear Register">
		<bitfield id="C"      width="1"  begin="31"  end="31"  resetval="0"  description="CCNT Overflow Debug Request" range="" rwaccess="RW" />
		<bitfield id="Rsv1"   width="28" begin="30"  end="3"   resetval="0"  description="Reserved UNP or SBZ" range="" rwaccess="RW" />
		<bitfield id="P2"     width="1"  begin="2"   end="2"   resetval="0"  description="PMXEVCNTR2 Overflow Debug Request" range="" rwaccess="RW" />
		<bitfield id="P1"     width="1"  begin="1"   end="1"   resetval="0"  description="PMXEVCNTR1 Overflow Debug Request" range="" rwaccess="RW" />
		<bitfield id="P0"     width="1"  begin="0"   end="0"   resetval="0"  description="PMXEVCNTR0 Overflow Debug Request" range="" rwaccess="RW" />  
  </register> 
  
  <register id="CP15_BUILD_OPTIONS_1" acronym="BUILD_OPTIONS_1" width="32" description="">
		<bitfield id="TCM_HI_INIT_ADDR" width="21" begin="31"  end="11"  resetval="0"  description="Default High Address of TCM" range="" rwaccess="R" />
		<bitfield id="Rsv1"             width="9"  begin="10"  end="2"   resetval="0"  description="Reserved SBZ" range="" rwaccess="R" />
		<bitfield id="FLOAT_PRECISION"  width="1"  begin="1"   end="1"   resetval="0"  description="0 = DP Floating Point Implemented" range="" rwaccess="R" />
		<bitfield id="PP_BUS_ECC"       width="1"  begin="0"   end="0"   resetval="0"  description="0 = Bus ECC Not Included on Peripheral Ports" range="" rwaccess="R" />
  </register>  
  
  <register id="CP15_BUILD_OPTIONS_2" acronym="BUILD_OPTIONS_2" width="32" description="">
		<bitfield id="NUM_CPU"             width="1"  begin="31"  end="31"  resetval="0"  description="0 = single, 1 = twin CPU" range="" rwaccess="RW" />
		<bitfield id="LOCK_STEP"           width="1"  begin="30"  end="30"  resetval="0"  description="1 = Lockstep Logic Included" range="" rwaccess="RW" />
		<bitfield id="NO_ICACHE"           width="1"  begin="29"  end="29"  resetval="0"  description="1 = CPU Does Not Contain I$" range="" rwaccess="RW" />
		<bitfield id="NO_DCACHE"           width="1"  begin="28"  end="28"  resetval="0"  description="1 = CPU Does Not Contain D$" range="" rwaccess="RW" />
		<bitfield id="ATCM_ES"             width="2"  begin="27"  end="26"  resetval="0"  description="0x0=None, 0x2=32-bit ECC, 0x3=64-bit ECC ATCM Error Scheme" range="" rwaccess="RW" />
		<bitfield id="BTCM_ES"             width="2"  begin="25"  end="24"  resetval="0"  description="0x0=None, 0x2=32-bit ECC, 0x3=64-bit ECC BTCM Error Scheme" range="" rwaccess="RW" />
		<bitfield id="NO_IE"               width="1"  begin="23"  end="23"  resetval="0"  description="1 = Processor Does Not Support Big Endian Instructions" range="" rwaccess="RW" />
		<bitfield id="NO_FPU"              width="1"  begin="22"  end="22"  resetval="0"  description="1 = Processor Contains No FPU" range="" rwaccess="RW" />
		<bitfield id="MPU_REGIONS"         width="2"  begin="21"  end="20"  resetval="0"  description="0x0=0, 0x2=12, 0x3=16 MPU Regions" range="" rwaccess="RW" />
		<bitfield id="BREAKPOINTS"         width="3"  begin="19"  end="17"  resetval="0"  description="Number of breakpoints per CPU - 1" range="" rwaccess="RW" />
		<bitfield id="WATCHPOINTS"         width="3"  begin="16"  end="14"  resetval="0"  description="Number of watchpoints per CPU - 1" range="" rwaccess="RW" />
		<bitfield id="NO_A_TCM_INF"        width="1"  begin="13"  end="13"  resetval="0"  description="1 = CPUs do not contain ATCM Port" range="" rwaccess="RW" />
		<bitfield id="NO_B0_TCM_INF"       width="1"  begin="12"  end="12"  resetval="0"  description="1 = CPUs do not contain B0TCM Port" range="" rwaccess="RW" />
		<bitfield id="NO_B1_TCM_INF"       width="1"  begin="11"  end="11"  resetval="0"  description="1 = CPUs do not contain B1TCM Port" range="" rwaccess="RW" />
		<bitfield id="TCMBUSPARITY"        width="1"  begin="10"  end="10"  resetval="0"  description="1 = Processor Contains TCM Address Bus Parity Logic" range="" rwaccess="RW" />
		<bitfield id="NO_AXIS"             width="1"  begin="9"   end="9"   resetval="0"  description="1 = CPU Does Not Contain AXI Slave Port" range="" rwaccess="RW" />
		<bitfield id="ICACHE_ES"           width="2"  begin="8"   end="7"   resetval="0"  description="0x0=None, 0x1= 8-bit Parity, 0x3 = 64-bit ECC On I$" range="" rwaccess="RW" />
		<bitfield id="DCACHE_ES"           width="2"  begin="6"   end="5"   resetval="0"  description="0x0=None, 0x1= 8-bit Parity, 0x2 = 32-bit ECC On D$" range="" rwaccess="RW" />
		<bitfield id="NO_HARD_ERROR_CACHE" width="1"  begin="4"   end="4"   resetval="0"  description="1 = Processor Does Not Contain TCM Error Cache" range="" rwaccess="RW" />
		<bitfield id="AXI_BUS_ECC"         width="1"  begin="3"   end="3"   resetval="0"  description="1 = Processor Contains AXI Bus ECC Logic" range="" rwaccess="RW" />
		<bitfield id="SL"                  width="1"  begin="2"   end="2"   resetval="0"  description="1 = Split/Lock Logic Included" range="" rwaccess="RW" />
		<bitfield id="AHB_PP"              width="1"  begin="1"   end="1"   resetval="0"  description="1 = CPUs have AHB Peripheral Interfaces" range="" rwaccess="RW" />
		<bitfield id="MICRO_SCU"           width="1"  begin="0"   end="0"   resetval="0"  description="1 = Processor Contains ACP Logic" range="" rwaccess="RW" />
  </register>  
  
  <register id="CP15_CORRECTABLE_FAULT_LOCATION" acronym="CORRECTABLE_FAULT_LOCATION" width="32" description="">
		<bitfield id="Rsv1"   width="2"  begin="31"  end="30"  resetval="0"  description="Reserved RAZ" range="" rwaccess="RW" />
		<bitfield id="WAY"    width="4"  begin="29"  end="26"  resetval="0"  description="Way where error occurred" range="" rwaccess="RW" />
		<bitfield id="SIDE"   width="2"  begin="25"  end="24"  resetval="0"  description="Source of error, 00 for cache" range="" rwaccess="RW" />
		<bitfield id="Rsv2"   width="10" begin="23"  end="14"  resetval="0"  description="Reserved RAZ" range="" rwaccess="RW" />
		<bitfield id="INDEX"  width="9"  begin="13"  end="5"   resetval="0"  description="Index where error occurred" range="" rwaccess="RW" />
		<bitfield id="Rsv3"   width="3"  begin="4"   end="2"   resetval="0"  description="Reserved RAZ" range="" rwaccess="RW" />
		<bitfield id="TYPE"   width="2"  begin="1"   end="0"   resetval="0"  description="Access Type that Caused Error 0x00 I$, 0x01 D$, 0x3 ACP" range="" rwaccess="RW" />  
  </register>  
  
  <!-- Commented Out Due to Issue that needs to be resolved w. Write Only Registers - Will Print Error Messages if Uncommented 
  <register id="CP15_INVALIDATE_ALL_DATA_CACHE" acronym="INVALIDATE_ALL_DATA_CACHE" width="32" description="DCIALLU">
		<bitfield id="DCIALLU"   width="32" begin="31" end="0" resetval="0" description="Write Only" range="" rwaccess="W" />
  </register> 
  
  <register id="CP15_CACHE_SIZE_OVERRIDE" acronym="CACHE_SIZE_OVERRIDE" width="32" description="VAL_CACHE_SIZE_OVERRIDE_SIMONLY">		
		<bitfield id="Rsv1"  width="24" begin="31" end="8" resetval="0" description="Reserved SBZ" range="" rwaccess="RW" />
		<bitfield id="DCACHE" width="4" begin="7" end="4" resetval="0"  description="Do Not Change: 0x7=32K" range="" rwaccess="RW" />
		<bitfield id="ICACHE" width="4" begin="3" end="0" resetval="0"  description="Do Not Change: 0x7=32K" range="" rwaccess="RW" />
  </register>  
  -->
  
</module>
