sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

sim: command line: ../../simplesim-3.0/sim-outorder -max:inst 250000000 -fastfwd 0 -redir:sim gobmk5.txt -mshr true -mshr:size 32 -cache:dl1 dl1:64:64:8:l -cache:dl2 ul2:512:64:8:l -cache:dl3 ul3:1024:64:16:l -cache:dl2lat 10 -cache:dl3lat 30 -mem:lat 200 2 gobmk5.base.alpha --quiet --mode gtp 

sim: simulation started @ Wed Dec 10 14:52:40 2014, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim       gobmk5.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst           250000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                  bimod # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:64:64:8:l # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       ul2:512:64:8:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat              10 # l2 data cache hit latency (in cycles)
-cache:dl3       ul3:1024:64:16:l # l3 data cache config, i.e., {<config>|none}
-cache:dl3lat              30 # l3 data cache hit latency (in cycles)
-cache:il1       il1:512:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               6 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         200 2 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
# -cache:prefetch        false # to prefetch or not to prefetch. That is the problem.
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)
-mshr                    true # MSHR on/off           
-mshr:size                 32 # Number of MSHR        

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              250000000 # total number of instructions committed
sim_num_refs               80270126 # total number of loads and stores committed
sim_num_loads              53452197 # total number of loads committed
sim_num_stores         26817929.0000 # total number of stores committed
sim_num_branches           33384410 # total number of branches committed
sim_elapsed_time                238 # total simulation time in seconds
sim_inst_rate          1050420.1681 # simulation speed (in insts/sec)
sim_total_insn            276394676 # total number of instructions executed
sim_total_refs             88603920 # total number of loads and stores executed
sim_total_loads            60831180 # total number of loads executed
sim_total_stores       27772740.0000 # total number of stores executed
sim_total_branches         36634460 # total number of branches executed
sim_cycle                 528947731 # total simulation time in cycles
sim_IPC                      0.4726 # instructions per cycle
sim_CPI                      2.1158 # cycles per instruction
sim_exec_BW                  0.5225 # total instructions (mis-spec + committed) per cycle
sim_IPB                      7.4885 # instruction per branch
IFQ_count                1674604683 # cumulative IFQ occupancy
IFQ_fcount                408070302 # cumulative IFQ full count
ifq_occupancy                3.1659 # avg IFQ occupancy (insn's)
ifq_rate                     0.5225 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  6.0587 # avg IFQ occupant latency (cycle's)
ifq_full                     0.7715 # fraction of time (cycle's) IFQ was full
RUU_count                6641378366 # cumulative RUU occupancy
RUU_fcount                359584882 # cumulative RUU full count
ruu_occupancy               12.5558 # avg RUU occupancy (insn's)
ruu_rate                     0.5225 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 24.0286 # avg RUU occupant latency (cycle's)
ruu_full                     0.6798 # fraction of time (cycle's) RUU was full
LSQ_count                1844551876 # cumulative LSQ occupancy
LSQ_fcount                 20804002 # cumulative LSQ full count
lsq_occupancy                3.4872 # avg LSQ occupancy (insn's)
lsq_rate                     0.5225 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  6.6736 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0393 # fraction of time (cycle's) LSQ was full
sim_slip                 8683698725 # total number of slip cycles
avg_sim_slip                34.7348 # the average slip between issue and retirement
bpred_bimod.lookups        38017402 # total number of bpred lookups
bpred_bimod.updates        33384408 # total number of updates
bpred_bimod.addr_hits      29824029 # total number of address-predicted hits
bpred_bimod.dir_hits       29944241 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses          3440167 # total number of misses
bpred_bimod.jr_hits         2797585 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen         2885469 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP      1002339 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP      1010949 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.8934 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.8970 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9695 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.9915 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes      2037793 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops      2071027 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP      1874520 # total number of RAS predictions used
bpred_bimod.ras_hits.PP      1795246 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9577 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              295007370 # total number of accesses
il1.hits                  285171054 # total number of hits
il1.misses                  9836316 # total number of misses
il1.replacements            9835804 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0333 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0333 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               82903416 # total number of accesses
dl1.hits                   80974689 # total number of hits
dl1.misses                  1928727 # total number of misses
dl1.replacements            1928215 # total number of replacements
dl1.writebacks              1846623 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0233 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0233 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0223 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.mshr.mshr_accesses            0 # total number of mshr accesses
dl1.mshr.mshr_hits_under_misses            0 # total number of hits under misses in mshr
dl1.mshr.mshr_hit_rate <error: divide by zero> # hit rate (i.e., hits/accesses) in mshr
dl1.mshr.mshr_full                0 # total number of full events in mshr
dl1.mshr.mshr_primary_misses            0 # total number of primary misses in MSHR
dl1.mshr.mshr_target_full            0 # total number of target full events in mshr
ul2.accesses               13611555 # total number of accesses
ul2.hits                   12035360 # total number of hits
ul2.misses                  1576195 # total number of misses
ul2.replacements            1572099 # total number of replacements
ul2.writebacks              1544121 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.1158 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.1155 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.1134 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.mshr.mshr_accesses            0 # total number of mshr accesses
ul2.mshr.mshr_hits_under_misses            0 # total number of hits under misses in mshr
ul2.mshr.mshr_hit_rate <error: divide by zero> # hit rate (i.e., hits/accesses) in mshr
ul2.mshr.mshr_full                0 # total number of full events in mshr
ul2.mshr.mshr_primary_misses            0 # total number of primary misses in MSHR
ul2.mshr.mshr_target_full            0 # total number of target full events in mshr
ul3.accesses                3120316 # total number of accesses
ul3.hits                    1584446 # total number of hits
ul3.misses                  1535870 # total number of misses
ul3.replacements            1519485 # total number of replacements
ul3.writebacks              1512486 # total number of writebacks
ul3.invalidations                 0 # total number of invalidations
ul3.miss_rate                0.4922 # miss rate (i.e., misses/ref)
ul3.repl_rate                0.4870 # replacement rate (i.e., repls/ref)
ul3.wb_rate                  0.4847 # writeback rate (i.e., wrbks/ref)
ul3.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul3.mshr.mshr_accesses      1535870 # total number of mshr accesses
ul3.mshr.mshr_hits_under_misses            1 # total number of hits under misses in mshr
ul3.mshr.mshr_hit_rate       0.0000 # hit rate (i.e., hits/accesses) in mshr
ul3.mshr.mshr_full                0 # total number of full events in mshr
ul3.mshr.mshr_primary_misses      1535869 # total number of primary misses in MSHR
ul3.mshr.mshr_target_full            1 # total number of target full events in mshr
itlb.accesses             295007370 # total number of accesses
itlb.hits                 295007181 # total number of hits
itlb.misses                     189 # total number of misses
itlb.replacements               125 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              83310329 # total number of accesses
dtlb.hits                  83258479 # total number of hits
dtlb.misses                   51850 # total number of misses
dtlb.replacements             51722 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0006 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0006 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
cache_total_prefetches            0 # total prefetches
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1843200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                4428736 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120000300 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 3491 # total number of pages allocated
mem.page_mem                 27928k # total size of memory pages allocated
mem.ptab_misses               47937 # total first level page table misses
mem.ptab_accesses        1713998959 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

