4 BIT COUNTER :

<img width="1440" alt="Screenshot 2023-08-04 at 9 50 59 AM" src="https://github.com/pandey-priya/verilog-codes/assets/118142904/4670ecf7-c626-45d1-a8b6-7ab44e424ea7">

4 BIT RING COUNTER :

<img width="1440" alt="image" src="https://github.com/pandey-priya/verilog-codes/assets/118142904/962204d1-d1d1-4766-9fe6-248656d02d74">

4 BIT JOHNSON COUNTER :

<img width="1440" alt="image" src="https://github.com/pandey-priya/verilog-codes/assets/118142904/31ced275-5e62-4981-9c57-74725e1e068d">

4 BIT UP/DOWN COUNTER :

<img width="1440" alt="image" src="https://github.com/pandey-priya/verilog-codes/assets/118142904/07ce4021-59c9-45a0-bc8a-03f97f1f44d8">
