{
  "documentVersion": 0,
  "hierarchy": {
    "paths": [
      [
        "doc://com.apple.documentation/documentation/technologies",
        "doc://com.apple.documentation/documentation/hypervisor",
        "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac",
        "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management"
      ]
    ]
  },
  "identifier": {
    "interfaceLanguage": "swift",
    "url": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/3727856-model-specific_registers"
  },
  "kind": "symbol",
  "legacy_identifier": 3727856,
  "legalNotices": {
    "copyright": "Copyright &copy; 2025 Apple Inc. All rights reserved.",
    "privacyPolicy": "https://www.apple.com/privacy/privacy-policy",
    "termsOfUse": "https://www.apple.com/legal/internet-services/terms/site.html"
  },
  "metadata": {
    "modules": [
      {
        "name": "Hypervisor"
      }
    ],
    "role": "collectionGroup",
    "title": "Model-Specific Registers"
  },
  "references": {
    "doc://com.apple.documentation/documentation/hypervisor": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor",
      "kind": "symbol",
      "role": "collection",
      "title": "Hypervisor",
      "type": "topic",
      "url": "/documentation/hypervisor"
    },
    "doc://com.apple.documentation/documentation/hypervisor/1441240-hv_vcpu_enable_native_msr": {
      "abstract": [
        {
          "text": "Enables or disables a Model-Specific Register (MSR) that the VM uses natively.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "func "
        },
        {
          "kind": "identifier",
          "text": "hv_vcpu_enable_native_msr"
        },
        {
          "kind": "text",
          "text": "(hv_vcpuid_t, UInt32, Bool) -> hv_return_t"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/1441240-hv_vcpu_enable_native_msr",
      "kind": "symbol",
      "role": "symbol",
      "title": "hv_vcpu_enable_native_msr(_:_:_:)",
      "type": "topic",
      "url": "/documentation/hypervisor/1441240-hv_vcpu_enable_native_msr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/1441346-hv_vcpu_read_msr": {
      "abstract": [
        {
          "text": "Returns, by reference, the current value of a Model-Specific Register (MSR) of a vCPU.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "func "
        },
        {
          "kind": "identifier",
          "text": "hv_vcpu_read_msr"
        },
        {
          "kind": "text",
          "text": "(hv_vcpuid_t, UInt32, UnsafeMutablePointer<UInt64>) -> hv_return_t"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/1441346-hv_vcpu_read_msr",
      "kind": "symbol",
      "role": "symbol",
      "title": "hv_vcpu_read_msr(_:_:_:)",
      "type": "topic",
      "url": "/documentation/hypervisor/1441346-hv_vcpu_read_msr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/1441434-hv_vcpu_write_msr": {
      "abstract": [
        {
          "text": "Sets the value of a Model-Specific Register (MSR) of a vCPU.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "func "
        },
        {
          "kind": "identifier",
          "text": "hv_vcpu_write_msr"
        },
        {
          "kind": "text",
          "text": "(hv_vcpuid_t, UInt32, UInt64) -> hv_return_t"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/1441434-hv_vcpu_write_msr",
      "kind": "symbol",
      "role": "symbol",
      "title": "hv_vcpu_write_msr(_:_:_:)",
      "type": "topic",
      "url": "/documentation/hypervisor/1441434-hv_vcpu_write_msr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/3567096-hv_vcpu_enable_managed_msr": {
      "abstract": [
        {
          "text": "Enables the guest access of a managed Model-Specific Register (MSR).",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "func "
        },
        {
          "kind": "identifier",
          "text": "hv_vcpu_enable_managed_msr"
        },
        {
          "kind": "text",
          "text": "(hv_vcpuid_t, UInt32, Bool) -> hv_return_t"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/3567096-hv_vcpu_enable_managed_msr",
      "kind": "symbol",
      "role": "symbol",
      "title": "hv_vcpu_enable_managed_msr(_:_:_:)",
      "type": "topic",
      "url": "/documentation/hypervisor/3567096-hv_vcpu_enable_managed_msr"
    },
    "doc://com.apple.documentation/documentation/hypervisor/3567097-hv_vcpu_set_msr_access": {
      "abstract": [
        {
          "text": "Controls the guest access of a managed Model-Specific Register (MSR).",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "func "
        },
        {
          "kind": "identifier",
          "text": "hv_vcpu_set_msr_access"
        },
        {
          "kind": "text",
          "text": "(hv_vcpuid_t, UInt32, hv_msr_flags_t) -> hv_return_t"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/3567097-hv_vcpu_set_msr_access",
      "kind": "symbol",
      "role": "symbol",
      "title": "hv_vcpu_set_msr_access(_:_:_:)",
      "type": "topic",
      "url": "/documentation/hypervisor/3567097-hv_vcpu_set_msr_access"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_flags_t": {
      "abstract": [
        {
          "text": "The type representing the native Model-Specific Register (MSR) permissions.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "typealias "
        },
        {
          "kind": "identifier",
          "text": "hv_msr_flags_t"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_flags_t",
      "kind": "symbol",
      "role": "symbol",
      "title": "hv_msr_flags_t",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_flags_t"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_a_pmc0": {
      "abstract": [
        {
          "text": "The value that represents support for address performance-counter register 0.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_A_PMC0"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_a_pmc0",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_A_PMC0",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_a_pmc0"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_a_pmc7": {
      "abstract": [
        {
          "text": "The value that represents support for address performance-counter register 7.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_A_PMC7"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_a_pmc7",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_A_PMC7",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_a_pmc7"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_arch_capabilities": {
      "abstract": [
        {
          "text": "The value that represents the Model-Specific Register (MSR) that you use to enumerate processor capabilities.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_ARCH_CAPABILITIES"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_arch_capabilities",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_ARCH_CAPABILITIES",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_arch_capabilities"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_cstar": {
      "abstract": [
        {
          "text": "The value that represents the address of IA-32e Mode System Call Target Address.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_CSTAR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_cstar",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_CSTAR",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_cstar"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_debugctl": {
      "abstract": [
        {
          "text": "The value that represents the address of the Debug Control Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_DEBUGCTL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_debugctl",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_DEBUGCTL",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_debugctl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_efer": {
      "abstract": [
        {
          "text": "The value that represents the address of the Entended Feature Enable Register (EFER).",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_EFER"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_efer",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_EFER",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_efer"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr0": {
      "abstract": [
        {
          "text": "The value that represents the address of Fixed-Function Performance Counter Register 0.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FIXED_CTR0"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr0",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FIXED_CTR0",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_fixed_ctr0"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr1": {
      "abstract": [
        {
          "text": "The value that represents the address of Fixed-Function Performance Counter Register 1.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FIXED_CTR1"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr1",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FIXED_CTR1",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_fixed_ctr1"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr2": {
      "abstract": [
        {
          "text": "The value that represents the address of Fixed-Function Performance Counter Register 2.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FIXED_CTR2"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr2",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FIXED_CTR2",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_fixed_ctr2"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr3": {
      "abstract": [
        {
          "text": "The value that represents the address of Fixed-Function Performance Counter Register 3.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FIXED_CTR3"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr3",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FIXED_CTR3",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_fixed_ctr3"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr_ctrl": {
      "abstract": [
        {
          "text": "The value that represents the address of the Fixed-Function Counter Control Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FIXED_CTR_CTRL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr_ctrl",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FIXED_CTR_CTRL",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_fixed_ctr_ctrl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_flush_cmd": {
      "abstract": [
        {
          "text": "The value that represents the address of the Flush Command Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FLUSH_CMD"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_flush_cmd",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FLUSH_CMD",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_flush_cmd"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fmask": {
      "abstract": [
        {
          "text": "The value that represents the address of the System Call Flag Mask (FMASK) Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FMASK"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fmask",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FMASK",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_fmask"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fs_base": {
      "abstract": [
        {
          "text": "The value that represents the address of the map for the base address of the FS segment register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_FS_BASE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fs_base",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_FS_BASE",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_fs_base"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_gs_base": {
      "abstract": [
        {
          "text": "The value that represents the address of the map for the base address of the GS segment register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_GS_BASE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_gs_base",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_GS_BASE",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_gs_base"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_kernel_gs_base": {
      "abstract": [
        {
          "text": "The value that represents the address swap target for the base address of the GS segment register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_KERNEL_GS_BASE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_kernel_gs_base",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_KERNEL_GS_BASE",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_kernel_gs_base"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_lstar": {
      "abstract": [
        {
          "text": "The value that represents the address of the IA-32e Mode System Call Target Address.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_LSTAR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_lstar",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_LSTAR",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_lstar"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_ctrl": {
      "abstract": [
        {
          "text": "The value that represents the address of the Global Performance Counter Control Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PERF_GLOBAL_CTRL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_ctrl",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PERF_GLOBAL_CTRL",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_perf_global_ctrl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_inuse": {
      "abstract": [
        {
          "text": "The value that represents the address of the register that indicates whether the core performance monitor interface is in use.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PERF_GLOBAL_INUSE"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_inuse",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PERF_GLOBAL_INUSE",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_perf_global_inuse"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status": {
      "abstract": [
        {
          "text": "The value that represents the address of the Global Performance Status Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PERF_GLOBAL_STATUS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PERF_GLOBAL_STATUS",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_perf_global_status"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status_reset": {
      "abstract": [
        {
          "text": "The value that represents the address of the Global Performance Counter Overflow Reset Control Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PERF_GLOBAL_STATUS_RESET"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status_reset",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PERF_GLOBAL_STATUS_RESET",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_perf_global_status_reset"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status_set": {
      "abstract": [
        {
          "text": "The value that represents the address of the Global Performance Counter Overflow Set Control Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PERF_GLOBAL_STATUS_SET"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status_set",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PERF_GLOBAL_STATUS_SET",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_perf_global_status_set"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perfevntsel0": {
      "abstract": [
        {
          "text": "The value that represents the address of Performance Event Select Counter 0.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PERFEVNTSEL0"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perfevntsel0",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PERFEVNTSEL0",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_perfevntsel0"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perfevntsel7": {
      "abstract": [
        {
          "text": "The value that represents the address of Performance Event Select Counter 7.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PERFEVNTSEL7"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perfevntsel7",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PERFEVNTSEL7",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_perfevntsel7"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pmc0": {
      "abstract": [
        {
          "text": "The value that represents the address of Performance Counter Register 0.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PMC0"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pmc0",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PMC0",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_pmc0"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pmc7": {
      "abstract": [
        {
          "text": "The value that represents the address of Performance Counter Register 7.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PMC7"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pmc7",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PMC7",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_pmc7"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pred_cmd": {
      "abstract": [
        {
          "text": "The value that represents the address of the Prediction Command Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_PRED_CMD"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pred_cmd",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_PRED_CMD",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_pred_cmd"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_spec_ctrl": {
      "abstract": [
        {
          "text": "The value that represents the address of Speculation Control Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_SPEC_CTRL"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_spec_ctrl",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_SPEC_CTRL",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_spec_ctrl"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_star": {
      "abstract": [
        {
          "text": "The value that represents the address of the System Call Target Address Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_STAR"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_star",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_STAR",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_star"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_cs": {
      "abstract": [
        {
          "text": "The value that represents the address of the CS Register target for Current Privilege Level (CPL) 0 code.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_SYSENTER_CS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_cs",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_SYSENTER_CS",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_sysenter_cs"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_eip": {
      "abstract": [
        {
          "text": "The value that represents the address of the Extended Instruction Pointer (EIP) Register target for Current Privilege Level (CPL) 0 code.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_SYSENTER_EIP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_eip",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_SYSENTER_EIP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_sysenter_eip"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_esp": {
      "abstract": [
        {
          "text": "The value that represents the address of the Extended Stack Pointer (ESP) Register target for Current Privilege Level (CPL) 0 code.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_SYSENTER_ESP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_esp",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_SYSENTER_ESP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_sysenter_esp"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_tsc": {
      "abstract": [
        {
          "text": "The value that represents the address of the Time-Stamp Counter Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_TSC"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_tsc",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_TSC",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_tsc"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_tsc_aux": {
      "abstract": [
        {
          "text": "The value that represents the address of the Auxiliary Time-Stamp Counter Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_TSC_AUX"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_tsc_aux",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_TSC_AUX",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_tsc_aux"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_xss": {
      "abstract": [
        {
          "text": "The value that represents the address of the Extended Supervisors State Mask (XSS) Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_IA32_XSS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_xss",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_IA32_XSS",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_ia32_xss"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_0_from_ip": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record 0 from Instruction Pointer (IP) register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTBRANCH_0_FROM_IP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_0_from_ip",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTBRANCH_0_FROM_IP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastbranch_0_from_ip"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_0_to_ip": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record 0 to Instruction Pointer (IP) register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTBRANCH_0_TO_IP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_0_to_ip",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTBRANCH_0_TO_IP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastbranch_0_to_ip"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_31_from_ip": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record 31 from Instruction Pointer (IP) register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTBRANCH_31_FROM_IP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_31_from_ip",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTBRANCH_31_FROM_IP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastbranch_31_from_ip"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_31_to_ip": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record 31 to Instruction Pointer (IP) register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTBRANCH_31_TO_IP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_31_to_ip",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTBRANCH_31_TO_IP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastbranch_31_to_ip"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_info_0": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record 0 additional information register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTBRANCH_INFO_0"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_info_0",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTBRANCH_INFO_0",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastbranch_info_0"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_info_31": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record 31 additional information register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTBRANCH_INFO_31"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_info_31",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTBRANCH_INFO_31",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastbranch_info_31"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_tos": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record Top of Stack (TOS) Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTBRANCH_TOS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_tos",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTBRANCH_TOS",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastbranch_tos"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastint_from_ip": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Interrupt from Instruction Pointer (IP) Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTINT_FROM_IP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastint_from_ip",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTINT_FROM_IP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastint_from_ip"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastint_to_ip": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Interrupt to Instruction Pointer (IP) Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LASTINT_TO_IP"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastint_to_ip",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LASTINT_TO_IP",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lastint_to_ip"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lbr_select": {
      "abstract": [
        {
          "text": "The value that represents the address of the Last Branch Record Filtering Select Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_LBR_SELECT"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lbr_select",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_LBR_SELECT",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_lbr_select"
    },
    "doc://com.apple.documentation/documentation/hypervisor/hv_msr_perf_metrics": {
      "abstract": [
        {
          "text": "The value that represents the address of the Performance Metrics Register.",
          "type": "text"
        }
      ],
      "fragments": [
        {
          "kind": "text",
          "text": "var "
        },
        {
          "kind": "identifier",
          "text": "HV_MSR_PERF_METRICS"
        },
        {
          "kind": "text",
          "text": ": UInt32"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/hv_msr_perf_metrics",
      "kind": "symbol",
      "role": "symbol",
      "title": "HV_MSR_PERF_METRICS",
      "type": "topic",
      "url": "/documentation/hypervisor/hv_msr_perf_metrics"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac",
      "kind": "article",
      "role": "collectionGroup",
      "title": "Intel-based Mac",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management",
      "kind": "article",
      "role": "collectionGroup",
      "title": "vCPU Management",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac/vcpu_management"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/3567078-msr_permissions": {
      "abstract": [
        {
          "text": "An enumeration that describes possible Model-Specific Register (MSR) permisssions.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/3567078-msr_permissions",
      "kind": "article",
      "role": "collectionGroup",
      "title": "MSR Permissions",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac/vcpu_management/3567078-msr_permissions"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/3727856-model-specific_registers": {
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/3727856-model-specific_registers",
      "kind": "article",
      "role": "collectionGroup",
      "title": "Model-Specific Registers",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac/vcpu_management/3727856-model-specific_registers"
    },
    "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/extending_vcpu_capabilities_using_model-specific_registers": {
      "abstract": [
        {
          "text": "Configure specific client performance monitoring and enable other vCPU capabilities using Model-Specific Registers.",
          "type": "text"
        }
      ],
      "identifier": "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/extending_vcpu_capabilities_using_model-specific_registers",
      "kind": "article",
      "role": "article",
      "title": "Extending vCPU Capabilities Using Model-Specific Registers",
      "type": "topic",
      "url": "/documentation/hypervisor/intel-based_mac/vcpu_management/extending_vcpu_capabilities_using_model-specific_registers"
    },
    "doc://com.apple.documentation/documentation/technologies": {
      "identifier": "doc://com.apple.documentation/documentation/technologies",
      "kind": "technologies",
      "title": "Technologies",
      "type": "topic",
      "url": "/documentation/technologies"
    }
  },
  "schemaVersion": {
    "major": 0,
    "minor": 3,
    "patch": 0
  },
  "sections": [],
  "seeAlsoSections": [
    {
      "generated": true,
      "identifiers": [
        "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/extending_vcpu_capabilities_using_model-specific_registers",
        "doc://com.apple.documentation/documentation/hypervisor/1441346-hv_vcpu_read_msr",
        "doc://com.apple.documentation/documentation/hypervisor/1441434-hv_vcpu_write_msr",
        "doc://com.apple.documentation/documentation/hypervisor/1441240-hv_vcpu_enable_native_msr",
        "doc://com.apple.documentation/documentation/hypervisor/3567097-hv_vcpu_set_msr_access",
        "doc://com.apple.documentation/documentation/hypervisor/3567096-hv_vcpu_enable_managed_msr",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_flags_t",
        "doc://com.apple.documentation/documentation/hypervisor/intel-based_mac/vcpu_management/3567078-msr_permissions"
      ],
      "title": "Model-Specific Registers"
    }
  ],
  "topicSections": [
    {
      "anchor": "3735016",
      "identifiers": [
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_arch_capabilities",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_a_pmc0",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_a_pmc7",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_cstar",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_debugctl",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_efer",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr0",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr1",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr2",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr3",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fixed_ctr_ctrl",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_flush_cmd",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fmask",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_fs_base",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_gs_base",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_kernel_gs_base",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_lstar",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perfevntsel0",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perfevntsel7",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_ctrl",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_inuse",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status_reset",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_perf_global_status_set",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pmc0",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pmc7",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_pred_cmd",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_spec_ctrl",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_star",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_cs",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_eip",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_sysenter_esp",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_tsc",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_tsc_aux",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_ia32_xss",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_0_from_ip",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_0_to_ip",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_31_from_ip",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_31_to_ip",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_info_0",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_info_31",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastbranch_tos",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastint_from_ip",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lastint_to_ip",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_lbr_select",
        "doc://com.apple.documentation/documentation/hypervisor/hv_msr_perf_metrics"
      ],
      "kind": "taskGroup",
      "title": "Constants"
    }
  ],
  "variants": [
    {
      "paths": [
        "documentation/hypervisor/3727856-model-specific_registers"
      ],
      "traits": [
        {
          "interfaceLanguage": "occ"
        }
      ]
    },
    {
      "paths": [
        "documentation/hypervisor/intel-based_mac/vcpu_management/3727856-model-specific_registers"
      ],
      "traits": [
        {
          "interfaceLanguage": "swift"
        }
      ]
    }
  ]
}
