library verilog;
use verilog.vl_types.all;
entity bitslice is
    port(
        mem_data_x      : in     vl_logic;
        mem_data_y      : in     vl_logic;
        lsb_y           : in     vl_logic;
        left_i          : in     vl_logic;
        right_i         : in     vl_logic;
        op_code         : in     vl_logic_vector(3 downto 0);
        cin             : in     vl_logic;
        cin2c           : in     vl_logic;
        z               : out    vl_logic;
        cout            : out    vl_logic
    );
end bitslice;
