INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.sim/sim_1/synth/func/xsim/Testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Calculator
INFO: [VRFC 10-311] analyzing module Functions
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module seven_seg_ctrl
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
