[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMX2594RHAT production of TEXAS INSTRUMENTS from the text:Charge\nPumpVtuneCPout\nRFoutAP\nSigma-Delta\nModulator\nN DividerOSCin\nDouberPost-R\nDividerMultiplierPre-R\nDividerϕ\nVcc\nRFoutAM\nRFoutBPVccChannel\nDividerLoop Filter\nPhase\nDetector\nSerial Interface\nControl SDISCKCSB\nMUXoutOSCinP\nOSCinMInput\nsignal\nRFoutBMMUX\nMUX\nSYSREF\nCopyright © 2017, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019\nLMX2594 15-GHz Wideband PLLATINUM ™RFSynthesizer\nWithPhase Synchronization andJESD204B Support\n11Features\n1•10-MHz to15-GHz output frequency\n•–110dBc/Hz phase noise at100-kHz offset with\n15-GHz carrier\n•45-fs rmsjitter at7.5GHz (100 Hzto100MHz)\n•Programmable output power\n•PLL keyspecifications\n–Figure ofmerit: –236dBc/Hz\n–Normalized 1/fnoise: –129dBc/Hz\n–High phase detector frequency\n–400-MHz integer mode\n–300-MHz fractional mode\n–32-bit fractional-N divider\n•Remove integer boundary spurs with\nprogrammable input multiplier\n•Synchronization ofoutput phase across multiple\ndevices\n•Support forSYSREF with 9-ps resolution\nprogrammable delay\n•Frequency ramp andchirp generation ability for\nFMCW applications\n•<20-µsVCO calibration speed\n•3.3-V single power supply operation\n2Applications\n•5Gandmm-Wave wireless infrastructure\n•Test andmeasurement equipment\n•Radar\n•MIMO\n•Phased array antennas andbeam forming\n•High-speed data converter clocking (supports\nJESD204B)3Description\nThe LMX2594 isahigh-performance, wideband\nsynthesizer that cangenerate anyfrequency from 10\nMHz to15GHz without using aninternal doubler,\nthus eliminating theneed forsub-harmonic filters. The\nhigh-performance PLL with figure ofmerit of–236\ndBc/Hz and high-phase detector frequency canattain\nvery lowin-band noise andintegrated jitter. The high-\nspeed N-divider has nopre-divider, thus significantly\nreducing theamplitude andnumber ofspurs. There is\nalso aprogrammable input multiplier tomitigate\ninteger boundary spurs.\nThe LMX2594 allows users tosynchronize theoutput\nofmultiple devices andalso enables applications that\nneed deterministic delay between input and output. A\nfrequency ramp generator can synthesize uptotwo\nsegments oframp inanautomatic ramp generation\noption oramanual option formaximum flexibility. The\nfastcalibration algorithm allows changing frequencies\nfaster than 20µs.The LMX2594 adds support for\ngenerating orrepeating SYSREF (compliant to\nJESD204B standard) designed forlow-noise clock\nsources inhigh-speed data converters. Afine delay\nadjustment (9-ps resolution) isprovided inthis\nconfiguration toaccount fordelay differences ofboard\ntraces.\nThe output drivers within LMX2594 deliver output\npower ashigh as7dBm at15-GHz carrier frequency.\nThe device runs from asingle 3.3-V supply and has\nintegrated LDOs that eliminate theneed foron-board\nlownoise LDOs.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMX2594 VQFN (40) 6.00 mm×6.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n2LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 6\n6Specifications ......................................................... 8\n6.1 Absolute Maximum Ratings ...................................... 8\n6.2 ESD Ratings .............................................................. 8\n6.3 Recommended Operating Conditions ....................... 8\n6.4 Thermal Information .................................................. 8\n6.5 Electrical Characteristics ........................................... 9\n6.6 Timing Requirements .............................................. 11\n6.7 Typical Characteristics ............................................ 14\n7Detailed Description ............................................ 18\n7.1 Overview ................................................................. 18\n7.2 Functional Block Diagram ....................................... 19\n7.3 Feature Description ................................................. 19\n7.4 Device Functional Modes ........................................ 397.5 Programming ........................................................... 40\n7.6 Register Maps ......................................................... 41\n8Application andImplementation ........................ 59\n8.1 Application Information ............................................ 59\n8.2 Typical Application .................................................. 61\n9Power Supply Recommendations ...................... 64\n10Layout ................................................................... 65\n10.1 Layout Guidelines ................................................. 65\n10.2 Layout Example .................................................... 66\n11Device andDocumentation Support ................. 67\n11.1 Device Support ...................................................... 67\n11.2 Documentation Support ........................................ 67\n11.3 Receiving Notification ofDocumentation Updates 67\n11.4 Community Resources .......................................... 67\n11.5 Trademarks ........................................................... 67\n11.6 Electrostatic Discharge Caution ............................ 67\n11.7 Glossary ................................................................ 67\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 68\n4Revision History\nChanges from Revision B(March 2018) toRevision C Page\n•Deleted therecommended bypass capacitor values forVccpins 7,11,15,21,26and37,asthese capacitor values\narenotmandatory andthepower supply filtering design isuptotheuser. ........................................................................... 7\n•Changed allthe\'FRAC_ORDER \'to\'MASH_ORDER \'toavoid confusion ............................................................................. 9\n•Changed thenames oftiming specs toalign with timing diagram: changed tCEtotES,tCStotDCS,tCHtotCDH,andtCES\ntotECS.................................................................................................................................................................................... 11\n•Changed thenames oftiming specs toalign with timing diagram: changed tEStotCE,tCEStotECS,added tDCSand\ntCDH,andchanged tCStotCR.................................................................................................................................................. 12\n•Changed theserial data input timing diagram andcorrected thetypo for\'SCK \'.................................................................. 12\n•Deleted thenote \'The CSB transition from high tolowmust occur when SCK islow\'from theserial data input timing\ndiagram, because SPImode 4(CPOL =1,CPHA =1)isalso supported, andSCK isheld high when idleinmode 4.....12\n•Added note fortheserial data input timing diagram toexplain thetCErequirement formode 4(CPOL =1,CPHA =1)\nofSPI, because thediagram only indicated SPImode 1(CPOL =0,CPHA =0)............................................................... 12\n•Changed theserial data readback timing diagram ............................................................................................................... 13\n•Changed thenote about MUXout clocking outandemphasized theeffect oftCRonthereadback data available time .....13\n•Changed thefOUTtestconditions intheClosed-Loop Phase Noise at3.5GHz graph from: 14GHz /2=3.5GHz to:\nto14GHz /4=3.5GHz ...................................................................................................................................................... 15\n•Added Normalized Output Power Across OUTA_PWR With Resistor Pullup graph ............................................................ 15\n•Changed "Vtune "to"Indirect Vtune "when LD_TYPE =1................................................................................................... 21\n•Changed description forLD_TYPE. .................................................................................................................................... 21\n•Added description ofIndirect Vtune. ................................................................................................................................... 22\n•Added description forthe\'noassist \'mode, mphasized theeffect ofVCO_SEL, VCO_DACISET_STRT and\nVCO_CAPCTRL_STRT under \'noassist \'mode, andadded recommended values forthese registers .............................. 23\n•Added description forthe\'fullassist \'mode toallow theuser tosetVCO amplitude andcapcode using linear\ninterpolation under certain conditions ................................................................................................................................... 23\n•Changed OUTx_PWR Recommendations forResistor Pullup table ................................................................................... 25\n•Added description forcategory 3ofSYNC feature stating thatFCAL_EN needs tobe1................................................... 29\n•Changed description ofMASH_SEED ................................................................................................................................ 29\n3LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRevision History (continued)\n•Added 10-ms wait time before re-programming register R0inrecommended initial power-up sequence ......................... 40\n•Added theGeneral Programming Requirements section based onfrequently asked questions ......................................... 40\n•Changed register R4intheregister map to:exposed ACAL_CMP_DLY ........................................................................... 41\n•Changed theregister R20[14] value from 0to1inthefullregister map tomatch theR20 register description ................ 41\n•Changed thedefault value ofR25 toalign with register map ofLMX2595. This change hasnoimpact ontheLMX2594 .42\n•Changed theR0[14] register field name intheregister map from VCO_PHASE_SYNC_EN toVCO_PHASE_SYNC.\ntoalign with therestofthedata sheet ................................................................................................................................. 46\n•Added recommended value forregister CAL_CLK_DIV when lock time isnotofconcern.................................................. 46\n•Changed thetypo forregister \'VCO_DACISET \'intheregister map. Bit0ofthisregister was notincluded inthe\nmap. The fullregister map andregister description were correct ........................................................................................ 48\n•Added description totheR4[15:8]: ACAL_CMP_DLY register ............................................................................................. 48\n•Deleted thebitdescription \'0:disabled; 1:enabled \'forregister \'PLL_N \'............................................................................. 49\n•Added description totheR60[15:0] LD_DLY register .......................................................................................................... 51\n•Changed theR31[14] register name from CHDIV_DIV2 toSEG1_EN toalign with thenaming intheTICS ProGUI ....... 53\n•Changed theR105[1:0] field name from RAMP_NEXT_TRIG toRAMP1_NEXT_TRIG ..................................................... 58\n•Added theBias Levels ofPins table ..................................................................................................................................... 64\nChanges from Revision A(August 2017) toRevision B Page\n•Changed alltheVCO Gain typical values intheElectrical Characteristics table. This isduetoimproved\nmeasurement methods andNOT achange inthedevice itself ........................................................................................... 11\n•Moved thehigh-level output voltage parameter VCC–0.4value from theMAX column totheMIN.................................... 11\n•Moved thehigh-level output current parameter 0.4value from theMIN column totheMAX .............................................. 11\n•Changed bulleted text: data isclocked outonMUXout, notSDIpin................................................................................... 13\n•Added comment thatOSCin isclocked onrising edges ofthesignal. andreformatted with bulleted list........................... 19\n•Added description ofthestate machine clock ..................................................................................................................... 20\n•Changed example from: 200MHz /232to:200MHz /(232–1).......................................................................................... 21\n•Changed LD_DLY description inTable 4andremoved duplicated textintheLock Detect section .................................... 21\n•Changed name from VCO_AMPCAL toVCO_DACISET_STRT ........................................................................................ 23\n•Added more programmable settings toTable 5................................................................................................................... 23\n•Changed VCO Gain table ..................................................................................................................................................... 24\n•Added thatOUTx_PWR states 32to47areredundant andreworded section ................................................................... 25\n•Added term "IncludedDivide "forclarity ............................................................................................................................... 26\n•Changed Fixed Diagram toshow SEG0, SEG1, SEG2, andSEG3 ................................................................................... 27\n•Changed included channel divide toIncludedDivide and2XSEG0 to2XSEG1. Also clarified IncludedDivide\ncalculations ........................................................................................................................................................................... 29\n•Added more description onconditions forphase adust ....................................................................................................... 29\n•Changed textfrom: (VCO_PHASE_SYNC =1)to:(VCO_PHASE_SYNC =0)................................................................. 29\n•Changed textsotheuser does notincorrectly assume thatMASH_SEED varies from part otpart................................... 30\n•Changed theRAMP_THRESH programming from: 0to±232to:0to±233–1.................................................................. 30\n•Removed comment thatRAMP_TRIG_CAL only applies inautomatic ramping mode ........................................................ 30\n•Changed theRAMP_LOW and_HIGH programming from: 0to±231to:0to±233–1...................................................... 30\n•Changed description tobeinterms ofstate machine cycles ............................................................................................... 31\n•Changed RAMP_MODE toRAMP_MANUAL intheManual PinRamping andAutomatic Ramping sections .................... 31\n•Added thattheRampCLK pininput isreclocked tothephase detector frequency .............................................................. 31\n•Added thatRampDir rising edges should betargeted away from rising edges ofRampCLK pin........................................ 31\n•Changed programming enumerations forRAMP0_INC andRAMP1_INC .......................................................................... 33\n4LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated•Changed programming enumerations forRAMP_THRESH, RAMPx_LEN, andRAMP1_INC ............................................ 34\n•Changed Figure 29.............................................................................................................................................................. 34\n•Changed SysRef description ................................................................................................................................................ 35\n•Added divide by2tofigure ................................................................................................................................................... 35\n•Changed some entries inthetable ...................................................................................................................................... 35\n•Changed fINTERPOLATOR SYSREF setup equation inTable 18.............................................................................................. 35\n•Changed SysRef delay from: 224and225to:225and226................................................................................................ 36\n•Changed "generator "mode to"master "mode. They mean thesame thing ........................................................................ 36\n•Changed description forSYSREF_DIV ................................................................................................................................ 36\n•Changed Figure 31.............................................................................................................................................................. 37\n•Changed wording forrepeater mode andmaster mode....................................................................................................... 38\n•Changed description ofafewofthesteps ........................................................................................................................... 39\n•Changed typo inR17 andR19 ............................................................................................................................................ 48\n•Deleted reference toVCO_SEL_STRT_EN. This isalways 1............................................................................................. 48\n•Added VCO_SEL_STRT_EN reference. This isalways 1................................................................................................... 48\n•Changed theenumerations 0-3andadded content totheINPIN_LVL field description ..................................................... 50\n•Added Divide by1\'toSYSREF_DIV_PRE register description. Also fixed thename misspelling ...................................... 52\n•Deleted redundant formula forFout andalso clarified SYSREF_DIV starts at4andcounts by2...................................... 52\n•Deleted reference toVCO_CAPCTRL_EN, which isalways 1,andclarified ....................................................................... 54\n•Changed textfrom: fMAXto:fHIGH........................................................................................................................................... 55\n•Changed textfrom: RAMP_LIMIT_LOW=232-(fLOW-fVCO)/fPD×16777216 to:RAMP_LIMIT_LOW=233-16777216\nx(fVCO-fLOW)/fPD................................................................................................................................................................ 55\n•Removed theOSCin Configuration table andadded content totheOSCin Configuration section...................................... 59\n•Changed pin27recommendation from 10µFto1µFinFigure 51..................................................................................... 61\nChanges from Original (March 2017) toRevision A Page\n•Added DAP pindescribed as"DieAttach Pad"...................................................................................................................... 7\n•Added H2Spec for11GHz ................................................................................................................................................... 9\n•Clarified thatoutput power assumes thatload ismatched andlosses arede-embedded ..................................................... 9\n•Changed "SDA "pinname mispelled. Should be"SDI".Also fixed intiming diagrams. Also added CEPin...................... 11\n•Swapped SDIandSCK indiagram ..................................................................................................................................... 12\n•Added graphs andreordered ............................................................................................................................................... 14\n•Added 12-GHz VCO frequency forPLL Noise Metrics Plot ................................................................................................ 14\n•Added Phase Noise plots vs.Temperature ......................................................................................................................... 15\n•Added Phase noise vs.Fpd Graph ..................................................................................................................................... 16\n•Moved second paragraph ofReadback intoLock Detect section; deleted lastparagraph ofReadback (was inwrong\nplace) .................................................................................................................................................................................... 22\n•Changed table toallow 11.5 GHz max frequency fordivides >6......................................................................................... 24\n•Added Recommendations table .......................................................................................................................................... 25\n•Changed theIncludedDivide table ........................................................................................................................................ 26\n•Added section onfinetune adjustments ............................................................................................................................. 30\n•Changed graphic anddescription ......................................................................................................................................... 35\n•Added SYSREF_EN =1ifandonly ifOUTB_MUX=2 ........................................................................................................ 36\n•Changed SysRef Example Description andPictures .......................................................................................................... 38\n•Added recommendation tomake fInterpolator amultiple offOSC.............................................................................................. 39\n•Added SEG1_EN .................................................................................................................................................................. 42\n•Added INPIN_IGNORE, INPIN_LVL, andINPIN_HYST ...................................................................................................... 43\n5LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated•Removed RAMP0_FL from register map ............................................................................................................................. 45\n•Changed address forVCO_DACISET_STRT andVCO_CAPCTRL .................................................................................. 48\n•Clarified MASH_RESET_N. 0=RESET (integer mode), 1=Fractional mode .................................................................. 49\n•Changed OUT_ISEL toOUTI_SET ..................................................................................................................................... 50\n•Added SYSREF_EN=1 when OUTB_MUX=2 ..................................................................................................................... 50\n•Added section forinput register descriptions ...................................................................................................................... 50\n•Added description forSEG1_EN ......................................................................................................................................... 53\n•Fixed TYPO table tomatch main register map. ................................................................................................................... 53\n•Added SEG1_EN .................................................................................................................................................................. 53\n•Corrected RAMP_BURST_TRIG description tomatch other place indata sheet ................................................................ 56\n•Removed duplicate error inR101[2] .................................................................................................................................... 57\n•Changed RAMP1_INC from RAMP0 toRAMP1 .................................................................................................................. 57\n•Clarified thatthedelay was instate machine cycles ............................................................................................................ 57\n•Swapped 1and3intheR110[10:9] description .................................................................................................................. 58\n•Fixed pinnames inschematic ............................................................................................................................................. 61\nCE\nGND\nVbiasVCO\nGND\nSYNC\nGND\nVccDIG\nOSCinP\nOSCinM\nVregIN\nVccCP\nCPout\nGNDGND\nVccMASH\nSCK\nSDI\nRFoutBM\nRFoutBP\nMUXoutRampClk\nVrefVCO2\nSysRefReq\nVbiasVCO2\nVccVCO2\nGND\nCSB\nRFoutAP\nRFoutAM\nVccBUFGNDGNDVregVCOVccVCOVrefVCOVtuneGNDVbiasVARACRampDirGNDGND\n6LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nRHA Package\n40-Pin VQFN\nTopView\n7LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n1 CE Input Chip enable input. Active HIGH powers onthedevice.\n2,4,25,31,\n34,39,40GND Ground VCO ground.\n3 VbiasVCO Bypass VCO bias. Requires a10-µFcapacitor connected toVCO ground. Place close topin.\n5 SYNC Input Phase synchronization pin.Has programmable threshold.\n6,14 GND Ground Digital ground.\n7 VccDIG Supply Digital supply. TIrecommends bypassing with decoupling capacitor todigital ground.\n8 OSCinP InputReference input clock (+).High-impedance self-biasing pin.Requires AC-coupling capacitor.\n(0.1µFrecommended)\n9 OSCinM InputReference input clock (–).High impedance self-biasing pin.Requires AC-coupling capacitor.\n(0.1µFrecommended)\n10 VregIN BypassInput reference path regulator output. Requires a1-µFcapacitor connected toground. Place\nclose topin.\n11 VccCP SupplyCharge pump supply. TIrecommends bypassing with decoupling capacitor tocharge pump\nground.\n12 CPout Output Charge pump output. TIrecommends connecting C1ofloop filter close topin.\n13 GND Ground Charge pump ground.\n15 VccMASH Supply Digital supply. TIrecommends bypassing with decoupling capacitor todigital ground.\n16 SCK Input SPIclock. High impedance CMOS input. 1.8-V to3.3-V logic.\n17 SDI Input SPIdata. High impedance CMOS input. 1.8-V to3.3-V logic.\n18 RFoutBM OutputDifferential output B(–).Requires apullup (typically 50-Ωresistor) connected toVccasclose\ntothepinaspossible. Can beused asanoutput signal orSYSREF output.\n19 RFoutBP OutputDifferential output B(+).Requires apullup (typically 50-Ωresistor) connected toVccasclose\ntothepinaspossible. Can beused asanoutput signal orSYSREF output.\n20 MUXout Output Multiplexed output pin—lock detect, readback, diagnostics, ramp status.\n21 VccBUF Supply Output buffer supply. TIrecommends bypassing with decoupling capacitor toRFout ground.\n22 RFoutAM OutputDifferential output A(–).Requires connecting a50-Ωresistor pullup toVccasclose tothe\npinaspossible.\n23 RFoutAP OutputDifferential output A(+).Requires connecting a50-Ωresistor pullup toVccasclose tothe\npinaspossible.\n24 CSB Input SPIlatch. Chip Select Bar.High-impedance CMOS input. 1.8-V to3.3-V logic.\n26 VccVCO2 Supply VCO supply. TIrecommends bypassing with decoupling capacitor toVCO ground.\n27 VbiasVCO2 Bypass VCO bias. Requires a1-µFcapacitor connected toVCO ground.\n28 SysRefReq Input SYSREF request input forJESD204B support.\n29 VrefVCO2 Bypass VCO supply reference. Requires a10-µFcapacitor connected toVCO ground.\n30 RampClk InputInput pinforramping mode thatcanbeused toclock theramp inmanual ramping mode or\nasatrigger input.\n32 RampDir InputInput pinforramping mode thatcanbeused tochange ramp direction inmanual ramping\nmode orasatrigger input.\n33 VbiasVARAC Bypass VCO Varactor bias. Requires a10-µFcapacitor connected toVCO ground.\n35 Vtune Input VCO tuning voltage input.\n36 VrefVCO Bypass VCO supply reference. Requires a10-µFcapacitor connected toVCO ground.\n37 VccVCO Supply VCO supply. Recommend bypassing with decoupling capacitor toground.\n38 VregVCO Bypass VCO regulator node. Requires a1-µFcapacitor connected toground.\nDAP GND Ground DieAttached Pad. Used forRFout ground.\n8LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Power supply voltage –0.3 3.6 V\nTJ Junction temperature –40 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500VHBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500VHBM ispossible with thenecessary precautions. Pins listed as±XXX Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250VCDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250VCDM ispossible with thenecessary precautions. Pins listed as±YYY Vmay actually have higher performance.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±750\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVCC Power supply voltage 3.15 3.3 3.45 V\nTA Ambient temperature –40 25 85 °C\nTJ Junction temperature 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953).\n(2) DAP6.4 Thermal Information\nTHERMAL METRIC(1)LMX2594\nUNIT RHA (VQFN)\n40PINS\nRθJA Junction-to-ambient thermal resistance 30.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance(2)15.3 °C/W\nRθJB Junction-to-board thermal resistance 5.4 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 5.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.9 °C/W\n9LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) Single ended output power obtained after de-embedding microstrip trace losses andmatching with amanual tuner. Unused port\nterminated to50ohm load.\n(2) Output power, spurs, andharmonics canvary based onboard layout andcomponents.\n(3) Forlower VCO frequencies, theNdivider minimum value canlimit thephase-detector frequency.\n(4) The PLL noise contribution ismeasured using aclean reference andawide loop bandwidth andiscomposed intoflicker andflat\ncomponents. PLL_flat =PLL_FOM +20×log(Fvco/Fpd) +10×log(Fpd /1Hz). PLL_flicker (offset) =PLL_flicker_Norm +20×log(Fvco\n/1GHz) –10×log(offset /10kHz). Once these twocomponents arefound, thetotal PLL noise canbecalculated asPLL_Noise =10×\nlog(10PLL_Flat /10+10PLL_flicker /10)6.5 Electrical Characteristics\n3.15 V≤VCC≤3.45 V,–40°C≤TA≤+85°C.Typical values areatVCC=3.3V,25°C(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nVCC Supply voltage 3.15 3.3 3.45 V\nICCSupply currentOUTA_PD =0,OUTB_PD =1\nOUTA_MUX =OUTB_MUX =1\nOUTA_PWR =31,CPG=7\nfOSC=fPD=100MHz, fVCO=fOUT=14GHz\npOUT=3dBm with 50-Ωresistor pullup340\nmA\nPower-on reset current RESET=1 170\nPower-down current POWERDOWN=1 5\nOUTPUT CHARACTERISTICS\npOUT Single-ended output power(1)(2)50-Ωresistor pullup\nOUTx_PWR =50fOUT=8GHz 5\ndBmfOUT=15GHz 2\n1-nH inductor pullup\nOUTx_PWR =50fOUT=8GHz 10\nfOUT=15GHz 7\nXtalkIsolation between outputs Aand\nB.Measured onoutput AOUTA_MUX =VCO\nOUTB_MUX =channel divider–50 dBc\nH2 Second harmonic(2)OUTA_MUX =VCO\nfVCO=8GHz–20\ndBc\nOUTA_MUX =VCO\nfVCO=11GHz–30\nH3 Third harmonic(2) OUTA_MUX =VCO\nfVCO=8GHz–50 dBc\nINPUT SIGNAL PATH\nfOSCin Reference input frequencyOSC_2X =0 5 1400 MHz\nOSC_2X =1 5 200\nvOSCin Reference input voltage AC-coupled required(3)0.2 2 Vpp\nfMULTMultiplier frequency (only\napplies when multiplier is\nenabled)Input range 30 70\nMHz\nOutput range 180 250\nPHASE DETECTOR AND CHARGE PUMP\nfPD Phase detector frequency(3)Integer mode MASH_ORDER =0 0.125 400\nMHz\nFractional modeMASH_ORDER= 1,2,\n35 300\nMASH_ORDER =4 5 240\nICPoutCharge-pump leakage current CPG =0 15 nA\nEffective charge pump current.\nThis isthesum oftheupand\ndown currentsCPG =4 3\nmACPG =1 6\nCPG =5 9\nCPG =3 12\nCPG =7 15\nPNPLL_1/f Normalized PLL 1/fnoise\nfPD=100MHz, fVCO=12GHz(4)(4)(4)(4)–129 dBc/Hz\nPNPLL_flat Normalized PLL noise floor –236 dBc/Hz\n10LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\n3.15 V≤VCC≤3.45 V,–40°C≤TA≤+85°C.Typical values areatVCC=3.3V,25°C(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(5) SeeApplication andImplementation formore details onthedifferent VCO calibration modes.VCO CHARACTERISTICS\nPNVCO VCO phase noiseVCO1\nfVCO=8GHz10kHz –80\ndBc/Hz100kHz –107\n1MHz –128\n10MHz –148\n90MHz –157\nVCO2\nfVCO=9.2GHz10kHz –79\n100kHz –105\n1MHz –127\n10MHz –147\n90MHz –157\nVCO3\nfVCO=10.3 GHz10kHz –77\n100kHz –104\n1MHz –126\n10MHz –147\n90MHz –157\nVCO4\nfVCO=11.3 GHz10kHz –76\n100kHz –103\n1MHz –125\n10MHz –145\n90MHz –158\nVCO5\nfVCO=12.5 GHz10kHz –74\n100kHz –100\n1MHz –123\n10MHz –144\n90MHz –157\nVCO6\nfVCO=13.3 GHz10kHz –73\n100kHz –100\n1MHz –122\n10MHz –143\n90MHz –155\nVCO7\nfVCO=14.5 GHz10kHz –73\n100kHz –99\n1MHz –121\n10MHz –143\n90MHz –152\ntVCOCAL VCO calibration speedSwitch across theentire\nfrequency band\nfOSC=200MHz, fPD=\n100MHz(5)Noassist 50\nµsPartial assist 35\nClose frequency 20\nFullassist 5\n11LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\n3.15 V≤VCC≤3.45 V,–40°C≤TA≤+85°C.Typical values areatVCC=3.3V,25°C(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nKVCO VCO gain8GHz 92\nMHz/V9.2GHz 91\n10.3 GHz 115\n11.3 GHz 121\n12.5 GHz 195\n13.3 GHz 190\n14.5 GHz 213\n|ΔTCL|Allowable temperature drift\nwhen VCO isnotrecalibratedRAMP_EN =0orRAMP_MANUAL= 1 125 °C\nH2 VCO second harmonic fVCO=8GHz, divider disabled –20\ndBc\nH3 VCO third haromonic fVCO=8GHz, divider disabled –50\nSYNC PINAND PHASE ALIGNMENT\nfOSCin SY\nNCMaximum usable OSCin with\nsync pin(Figure 27)Category 3 0 100\nMHz\nCategories1 and2 0 1400\nDIGITAL INTERFACE\nApplies toSLK, SDI, CSB, CE,RampDir, RampClk, MUXout, SYNC (CMOS Mode), SysRefReq (CMOS Mode)\nVIH High-level input voltage 1.4 Vcc V\nVIL Low-level input voltage 0 0.4 V\nIIH High-level input current –25 25 µA\nIIL Low-level input current –25 25 µA\nVOH High-level output voltage\nMUXout pinLoad current =–10mA VCC–0.4 V\nVOL Low-level output voltage Load current =10mA 0.4 V\n6.6 Timing Requirements\n(3.15 V≤VCC≤3.45 V,–40°C≤TA≤+85°C,except asspecified. Nominal values areatVCC=3.3V,TA=25°C)\nMIN NOM MAX UNIT\nSYNC, SYSRefReq, RampClk, andRampDIR Pins\ntSETUPSetup time forpinrelative to\nOSCin rising edgeSYNC pin 2.5\nns\nSysRefReq pin 2.5\ntHOLDHold time forSYNC pin\nrelative toOSCin rising edgeSYNC pin 2\nns\nSysRefReq pin 2\nDIGITAL INTERFACE WRITE SPECIFICATIONS\nfSPIWrite SPIwrite speed tCWL+tCWH >13.333 ns 75 MHz\ntCE Clock toenable lowtime\nSee Figure 15 ns\ntDCS Data toclock setup time 2 ns\ntCDH Clock todata hold time 2 ns\ntCWH Clock pulse width high 5 ns\ntCWL Clock pulse width low 5 ns\ntECS Enable toclock setup time 5 ns\ntEWH Enable pulse width high 2 ns\ntECStDCStCDHtCWL\ntCWH\ntEWHR/W A6 A5 ~ A1 A0 D14 ~ D2 D15 D1 D0SCK\nSDI\nCSBtCE\n12LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTiming Requirements (continued)\n(3.15 V≤VCC≤3.45 V,–40°C≤TA≤+85°C,except asspecified. Nominal values areatVCC=3.3V,TA=25°C)\nMIN NOM MAX UNIT\nDIGITAL INTERFACE READBACK SPECIFICATIONS\nfSPIReadback SPIreadback speed\nSee Figure 250 MHz\ntCE Clock toenable lowtime 10 ns\ntDCS Data toclock setup time 2 ns\ntCDH Clock todata hold time 2 ns\ntCRClock falling edge to\navailable readback data wait\ntime.0 10 ns\ntCWH Clock pulse width high 10 ns\ntCWL Clock pulse width low 10 ns\ntECS Enable toclock setup time 10 ns\ntEWH Enable pulse width high 10 ns\nFigure 1.Serial Data Input Timing Diagram\nThere areseveral other considerations forwriting ontheSPI:\n•The R/W bitmust besetto0.\n•The data onSDIpinisclocked intoashift register oneach rising edge ontheSCK pin.\n•The CSB must beheld lowfordata tobeclocked. Device willignore clock pulses ifCSB isheld high.\n•When SCK and SDI lines areshared between devices, TIrecommends tohold theCSB linehigh onthe\ndevice thatisnottobeclocked.\n•Note that tCEisonly avalid spec ifCPOL (Clock Polarity) =0and CPHA (Clock Phase) =0isused forSPI\nprotocol. ForSPImode (CPOL =1and CPHA =1),theminimum distance required between thelastrising\nedge ofclock andtherising edge ofCSB istCE+clock_period/2.\ntDCStCDHtCWL\ntCWH\nR/W A6 A5 ~ A1 A0\nD14 ~ D2 D15 D1 D0\ntECS tEWHtCRSCK\nSDI\nMUXout\nCSBtCE\n13LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 2.Serial Data Readback Timing Diagram\nThere areseveral other considerations forSPIreadback:\n•The R/W bitmust besetto1.\n•The MUXout pinwillalways belowfortheaddress portion ofthetransaction.\n•The data onMUXout isclocked outattCRafter thefalling edge ofSCK. Inother words, thereadback data will\nbeavailable attheMUXout pintCRafter theclock falling edge.\n•The data portion ofthetransition ontheSDIlineisalways ignored.\nOffset (Hz)Phase Noise (dBc/Hz)\n-190-180-170-160-150-140-130-120-110-100-90-80-70-60-50-40-30\n1*10^2 1*10^3 1*10^4 1*10^5 1*10^6 1*10^7 1*10^81: 100 Hz     -89.6 dBc/Hz     6: 10 MHz    -148.3 dBc/Hz\n2: 1 kHz      -99.8 dBc/Hz      7: 40 MHz    -155.2 dBc/Hz\n3: 10 kHz    -110.1 dBc/Hz    8: 95 MHz    -157.1 dBc/Hz\n4: 100 kHz   -113.4 dBc/Hz   9: 100 MHz   -148.2 dBc/Hz\n5: 1 MHz     -123.1 dBc/Hz\n8.0 GHz       5.0 dBm\nD001\nOffset (Hz)Phase Noise (dBc/Hz)\n-190-180-170-160-150-140-130-120-110-100-90-80-70-60-50-40-30\n1*10^2 1*10^3 1*10^4 1*10^5 1*10^6 1*10^7 1*10^81: 100 Hz     -90.1 dBc/Hz    6: 10 MHz    -149.3 dBc/Hz\n2: 1 kHz     -100.4 dBc/Hz    7: 40 MHz    -154.8 dBc/Hz\n3: 10 kHz    -110.6 dBc/Hz   8: 95 MHz    -155.1 dBc/Hz\n4: 100 kHz   -113.7 dBc/Hz  9: 100 MHz   -148.5 dBc/Hz\n5: 1 MHz     -125.1 dBc/Hz\n7.5 GHz       5.3 dBm\nD011\nOffset (Hz)Phase Noise (dBc/Hz)\n-190-180-170-160-150-140-130-120-110-100-90-80-70-60-50-40-30\n1*10^2 1*10^3 1*10^4 1*10^5 1*10^6 1*10^7 1*10^81: 100 Hz    -87.1  dBc/Hz   6: 10 MHz    -145.6 dBc/Hz\n2: 1 kHz     -97.2  dBc/Hz     7: 40 MHz    -154.5 dBc/Hz\n3: 10 kHz    -107.2 dBc/Hz   8: 95 MHz    -158.8 dBc/Hz\n4: 100 kHz   -109.4 dBc/Hz  9: 100 MHz   -159.1 dBc/Hz\n5: 1 MHz     -121.8 dBc/Hz\n11.0 GHz       -0.3 dBm\nD004\nOffset (Hz)Phase Noise (dBc/Hz)\n-190-180-170-160-150-140-130-120-110-100-90-80-70-60-50-40-30\n1*10^2 1*10^3 1*10^4 1*10^5 1*10^6 1*10^7 1*10^81: 100 Hz     -88.3 dBc/Hz   6: 10 MHz    -147.4 dBc/Hz\n2: 1 kHz      -98.5 dBc/Hz     7: 40 MHz    -154.7 dBc/Hz\n3: 10 kHz    -108.9 dBc/Hz   8: 95 MHz    -155.2 dBc/Hz \n4: 100 kHz   -111.4 dBc/Hz  9: 100 MHz   -155.0 dBc/Hz\n5: 1 MHz     -123.1 dBc/Hz\n9.0 GHz       1.6 dBm\nD005\nOffset (Hz)Phase Noise (dBc/Hz)\n-190-180-170-160-150-140-130-120-110-100-90-80-70-60-50-40-30\n1*10^2 1*10^3 1*10^4 1*10^5 1*10^6 1*10^7 1*10^81: 100 Hz     -84.0 dBc/Hz    6: 10 MHz    -141.8 dBc/Hz\n2: 1 kHz      -94.5 dBc/Hz     7: 40 MHz    -150.2 dBc/Hz\n3: 10 kHz    -104.8 dBc/Hz   8: 95 MHz    -148.6 dBc/Hz\n4: 100 kHz   -107.5 dBc/Hz  9: 100 MHz   -147.6 dBc/Hz\n5: 1 MHz     -114.7 dBc/Hz\n15.0 GHz       -4.1 dBm\nD002\nOffset (Hz)Phase Noise (dBc/Hz)\n-190-180-170-160-150-140-130-120-110-100-90-80-70-60-50-40-30\n1*10^2 1*10^3 1*10^4 1*10^5 1*10^6 1*10^7 1*10^81: 100 Hz    -85.5 dBc/Hz     6: 10 MHz    -143.2 dBc/Hz\n2: 1 kHz     -95.6 dBc/Hz      7: 40 MHz    -151.5 dBc/Hz\n3: 10 kHz    -105.6 dBc/Hz   8: 95 MHz    -153.8 dBc/Hz\n4: 100 kHz   -108.7 dBc/Hz  9: 100 MHz   -153.8 dBc/Hz\n5: 1 MHz     -117.3 dBc/Hz\n13.0 GHz       0.1 dBm\nD003\n14LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated6.7 Typical Characteristics\nfOSC=100MHz Jitter =55.8 fs(100 Hz-100MHz)\nfPD=200MHz\nFigure 3.Closed-Loop Phase Noise at15GHzfOSC=100MHz Jitter =52.6 fs(100 Hz-100MHz)\nfPD=200MHz\nFigure 4.Closed-Loop Phase Noise at13GHz\nfOSC=100MHz Jitter =46.8 fs(100 Hz-100MHz)\nfPD=200MHz\nFigure 5.Closed-Loop Phase Noise at11GHzfOSC=100MHz Jitter =46.9 fs(100 Hz-100MHz)\nfPD=200MHz\nFigure 6.Closed-Loop Phase Noise at9GHz\nfOSC=100MHz Jitter =46.87 fs(100 Hz-100MHz)\nfPD=200MHz\nFigure 7.Closed-Loop Phase Noise at8GHzfOSC=100MHz Jitter =44.1 fs(100 Hz-100MHz)\nfPD=200MHz\nFigure 8.Closed-Loop Phase Noise at7.5GHz\nTime (Ps)Frequency (GHz)\n-10-505101520253035 403.544.555.566.577.588.5\n1: -200 ns   3.4745 GHz\n2: 400 ns   7.4476 GHz\n3: 1.1 Ps   7.4437 GHz\n4: 10.2 Ps   7.0531 GHz\n5: 25 Ps   7.0382  GHz\nD009\nOffset (Hz)Phase Noise (dBc/Hz)\n100 1000 10000 100000-120-116-112-108-104-100-96-92-88-84-80\nD014Flicker (PLL 1/f =-129.2 dBc/Hz)\nFlat (FOM = -236.2 dBc/Hz)\nModeled Phase Noise\nMeasurement\nTime (ms)Frequency (GHz)\n0123456789 1077.588.599.51010.51111.51212.51313.51414.515\nD013\nTime (Ps)Frequency (GHz)\n-10-505101520253035 403.544.555.566.577.588.5\n1: -2.1 Ps   3.7177 GHz\n2: 2.9 Ps    7.5832 GHz\n3: 3.7 Ps    7.5845 GHz\n4: 17.7 Ps   6.9996 GHz\n5: 31.5 Ps   6.9991  GHz\nD008\nTime (Ps)Frequency (GHz)\n-500-400-300-200-1000100200300400 50011.9611.981212.0212.0412.0612.0812.112.1212.1412.16\n1: -95.988 ns 12.0006 GHz    2: 2 Ps 12.1255 GHz\nD010\nOffset (Hz)Phase Noise (dBc/Hz)\n-190-180-170-160-150-140-130-120-110-100-90-80-70-60-50-40-30\n1*10^2 1*10^3 1*10^4 1*10^5 1*10^6 1*10^7 1*10^81: 100 Hz     -96.7 dBc/Hz     6: 10 MHz    -149.5 dBc/Hz\n2: 1 kHz     -106.8 dBc/Hz     7: 40 MHz    -150.9 dBc/Hz\n3: 10 kHz    -117.0 dBc/Hz    8: 95 MHz    -151.1 dBc/Hz\n4: 100 kHz   -119.7 dBc/Hz   9: 100 MHz   -127.8 dBc/Hz\n5: 1 MHz     -130.6 dBc/Hz\n3.5 GHz       1.3 dBm\nD012\n15LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nfOSC=100MHz fOUT=14GHz /4=3.5GHz\nfPD=200MHz Jitter =49.4 fs(100 Hz-100MHz)\nfVCO=14GHz\nFigure 9.Closed-Loop Phase Noise at3.5GHzFigure 10.VCO Ramping 12-GHz to12.125-GHz Calibration\nFree\nThe glitches intheplotareduetotheinability ofthemeasurement\nequipment totrack theVCO while calibrating.\nFigure 11.VCO Ramping 7.5-GHz to15-GHz Triangle Wave\nWith VCO CalibrationCalTime =33.6 µs=5.8µs(Core) +14µs(Fcal) +13.8 µs\n(Ampcal)\nfOSC=200MHz, fPD=100MHz, fVCO=7.5-14GHz, CHDIV =2\nFigure 12.VCO Unassisted Calibration\nCalTime =25.2 µs=1.3µs(Core) +9.1µs(Fcal) +14.8 µs\n(Ampcal)\nfOSC=200MHz, fPD=100MHz, fVCO=7.5GHz -14GHz, CHDIV\n=2\nFigure 13.VCO Calibration With Partial AssistfVCO=12GHz fPD=100MHz\nFigure 14.Calculation ofPLL Noise Metrics\nFrequency (GHz)Power (dBm)\n34567891011121314 1501234567891011121314\nD019Ta=-40\nTa=25\nTa=85\nOUTA_PWRNormalized Output Power (dB)\n051015202530354045505560 65-10-9-8-7-6-5-4-3-2-10\nD030RF_out = 8 GHz\nOutput Frequency (GHz)Power (dBm)\n34567891011121314 1501234567891011121314\nD018Resistor Pull-up\nInductor Pull-Up\nOffset (Hz)Phase Noise Variation (dB)\n10000 100000 1000000 1E+72E+75E+71E+8-2-1.6-1.2-0.8-0.400.40.81.21.62\nD017Ta=25\nTa=-40\nTa=85\nOffset (Hz)Phase Noise (dBc/Hz)\n100 1000 10000 100000 1000000 1E+75E+7-160-152-144-136-128-120-112-104-96-88-80\nD015Fpd=100 MHz\nFpd=200 MHz\nFpd=400 MHz\nOffset (Hz)Phase Noise (dBc/Hz)\n10000 100000 1000000 1E+72E+75E+71E+8-160-152-144-136-128-120-112-104-96-88-80\nD016Ta=25\nTa=-40\nTa=85\n16LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nfOSC=200MHz fVCO=14.8 GHz\nFigure 15.PLL Phase Noise Variation vs.fPDfVCO=8GHz, Narrow Loop Bandwidth (<100Hz)\nFigure 16.VCO Phase Noise Over Temperature\nFigure 17.CHANGE in8-GHz VCO Phase Noise Over\nTemperatureSingle-Ended Output OUTx_PWR =50\nFigure 18.Output Power Across Frequency\nSingle-ended output with resistor pullup andOUTx_PWR =50.\nNote thatNear 13.3 to14.3 GHz, output power canbeimpacted at\nhottemperature. See theApplication Information section formore\ninformation.\nFigure 19.Output Power vsTemperatureResistor pullup Normalized tomaximum output power.\nFigure 20.Output Power Normalized ToMaximum Across\nOUTA_PWR With Resistor Pullup\nOutput Frequency (GHz)Additive Phase Noise (dBc/Hz)\n0.02 0.1 1 10-175-172.5-170-167.5-165-162.5-160-157.5-155-152.5-150-147.5-145\nD020\n17LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nThis noise adds tothescaled VCO Noise when thechannel divider isused.\nFigure 21.Additive VCO Divider Noise Floor\n18LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMX2594 isahigh-performance, wideband frequency synthesizer with integrated VCO and output divider.\nThe VCO operates from 7.5GHz to15GHz, and thiscanbecombined with theoutput divider toproduce any\nfrequency intherange of10MHz to15GHz. Within theinput path, there aretwodividers and amultiplier for\nflexible frequency planning. The multiplier also allows thereduction ofspurs bymoving thefrequencies away\nfrom theinteger boundary.\nThe PLL isfractional-N PLL with aprogrammable delta-sigma modulator upto4thorder. The fractional\ndenominator isaprogrammable 32-bit long, which caneasily provide finefrequency steps below 1-Hz resolution,\norbeused todoexact fractions like1/3,7/1000, andmany others. The phase frequency detector goes upto300\nMHz infractional mode or400MHz ininteger mode, although minimum N-divider values must also betaken into\naccount.\nForapplications where deterministic oradjustable phase isdesired, theSYNC pincanbeused togetthephase\nrelationship between theOSCin and RFout pins deterministic. When thisisdone, thephase canbeadjusted in\nvery finesteps oftheVCO period divided bythefractional denominator.\nThe ultra-fast VCO calibration isdesigned forapplications where thefrequency must beswept orabruptly\nchanged. The frequency canbemanually programmed, orthedevice canbesetuptodoramps andchirps.\nThe JESD204B support includes using theRFoutB output tocreate adifferential SYSREF output that can be\neither asingle pulse oraseries ofpulses that occur ataprogrammable distance away from therising edges of\ntheoutput signal.\nThe LMX2594 device requires only asingle 3.3-V power supply. The internal power supplies areprovided by\nintegrated LDOs, eliminating theneed forhigh-performance external LDOs.\nThe digital logic fortheSPIinterface andiscompatible with voltage levels from 1.8Vto3.3V.\nTable 1shows therange ofseveral ofthedividers, multipliers, andfractional settings.\nTable 1.Range ofDividers, Multipliers, andFractional Settings\nPARAMETER MIN MAX COMMENTS\nOutputs enabled 0 2\nOSCin doubler 0(1X) 1(2X)The lownoise doubler canbeused toincrease the\nphase detector frequency toimprove phase noise and\navoid spurs. This isinreference totheOSC_2X bit.\nPre-R divider 1(bypass) 128Only usethePre-R divider ifthemultiplier isused and\ntheinput frequency istoohigh forthemultiplier.\nMultiplier 3 7 This isinreference totheMULT word.\nPost-R divider 1(bypass) 255The maximum input frequency forthePost-R divider is\n250MHz. Use thePre-R divider ifnecessary.\nNdivider ≥28 524287The minimum divide depends onmodulator order and\nVCO frequency. SeeN-Divider andFractional Circuitry\nformore details.\nFractional numerator/\ndenominator1(Integer mode) 232–1=4294967295The fractional denominator isprogrammable andcan\nassume anyvalue between 1and232–1;itisnota\nfixed denominator.\nFractional order\n(MASH_ORDER)0 4Order 0isinteger mode andtheorder canbe\nprogrammed\nChannel divider 1(bypass) 768This istheseries ofseveral dividers. Also, beaware\nthatabove 10GHz, themaximum allowable channel\ndivider value is6.\nOutput frequency 10MHz 15GHzThis isimplied bytheminimum VCO frequency divided\nbythemaximum channel divider value.\nOSCin \nDouberPost-R\nDividerMultiplierPre-R\nDividerPhase Frequency Detector OSCin\nCharge\nPumpVtuneCPout\nRFoutAP\nSigma-Delta\nModulator\nN DividerOSCin\nDouberPost-R\nDividerMultiplierPre-R\nDividerϕ\nVcc\nRFoutAM\nRFoutBPVccChannel\nDividerLoop Filter\nPhase\nDetector\nSerial Interface\nControl SDISCKCSB\nMUXoutOSCinP\nOSCinMInput\nsignal\nRFoutBMMUX\nMUX\nSYSREF\nCopyright © 2017, Texas Instruments Incorporated\n19LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Reference Oscillator Input\nThe OSCin pins areused asafrequency reference input tothedevice. The input ishigh impedance andrequires\nAC-coupling caps atthepin.ACMOS clock orXOcandrive thesingle-ended OSCin pins. Differential clock input\nisalso supported, making iteasier tointerface with high-performance system clock devices such asTI’sLMK\nseries clock devices. AstheOSCin signal isused asaclock fortheVCO calibration, aproper reference signal\nmust beapplied attheOSCin pinatthetime ofprogramming FCAL_EN.\n7.3.2 Reference Path\nThe reference path consists ofanOSCin doubler (OSC_2X), Pre-R divider, multiplier (MULT) and aPost-R\ndivider.\nFigure 22.Reference Path Diagram\nThe OSCin doubler (OSC_2X) candouble uplowOSCin frequencies. Pre-R (PLL_R_PRE) andPost-R (PLL_R)\ndividers both divide frequency down while themultiplier (MULT) multiplies frequency up.The purposes ofadding\namultiplier istoreduce integer boundary spurs ortoincrease thephase detector frequency. Use Equation 1to\ncalculate thephase detector frequency, fPD:\nfPD=fOSC×OSC_2X ×MULT /(PLL_R_PRE ×PLL_R) (1)\n•IntheOSCin doubler orinput multiplier isused, theOSCin signal should have a50% duty cycle asboth the\nrising andfalling edges areused.\n•Ifneither theOSCin doubler northeinput multiplier areused, only rising edges oftheOSCin signal areused\nandduty cycle isnotcritical.\n•The input multiplier andOSCin doubler should notboth beused atthesame time.\nOffset (Hz)Phase Noise (dBc/Hz)\n1x1022x1025x1021x1032x1035x1031x1042x1045x1041x1052x1055x1051x106-140-136-132-128-124-120-116-112-108-104-100-96-92-88-84-80\ntc_ODoubler Disabled, Fpd=100 MHz\nDoubler Enabled, Fpd=200 MHz\n20LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.2.1 OSCin Doubler (OSC_2X)\nThe OSCin doubler allows one todouble theinput reference frequency upto400 MHz. This doubler adds\nminimal noise and isuseful forraising thephase detector frequency forbetter phase noise and also toavoid\nspurs. When thephase-detector frequency isincreased, theflatportion ofthePLL phase noise improves.\nFigure 23.Benefit ofUsing theOSC_2X Doubler at14GHz\n7.3.2.2 Pre-R Divider (PLL_R_PRE)\nThe Pre-R divider isuseful forreducing theinput frequency sothat theprogrammable multiplier (MULT) canbe\nused tohelp meet themaximum 250-MHz input frequency limitation tothePLL-R divider. Otherwise, itdoes not\nhave tobeused.\n7.3.2.3 Programmable Multiplier (MULT)\nThe MULT isuseful forshifting thephase-detector frequency toavoid integer boundary spurs. The multiplier\nallows amultiplication of3,4,5,6,or7.Beaware thatunlike thedoubler, theprogrammable multiplier degrades\nthePLL figure ofmerit. This only would matter, however, foraclean reference and iftheloop bandwidth was\nwide.\n7.3.2.4 Post-R Divider (PLL_R)\nThe Post-R divider canbeused tofurther divide down thefrequency tothephase detector frequency. When itis\nused (PLL_R >1),theinput frequency tothisdivider islimited to250MHz.\n7.3.2.5 State Machine Clock\nThe state machine clock isadivided down version oftheOSCin signal thatisused internally inthedevice. This\ndivide value is1,2,4,or8,and isdetermined byCAL_CLK_DIV programming word (described inthe\nProgramming section). This state machine clock impacts various features like thelock detect delay, VCO\ncalibration, andramping. The state machine clock iscalculated asfsmclk =fOSC/2CAL_CLK_DIV.\n7.3.3 PLL Phase Detector andCharge Pump\nThe phase detector compares theoutputs ofthePost-R divider andN-divider, andgenerates acorrection current\ncorresponding tothephase error until thetwosignals arealigned in-phase. This charge-pump current issoftware\nprogrammable tomany different levels, allowing modification oftheclosed-loop bandwidth ofthePLL. See the\nApplication Information section formore information.\nVCO pdNUMf f NDEN§ ·  u \x0e¨ ¸ © ¹ \n21LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 N-Divider andFractional Circuitry\nThe N-divider includes fractional compensation and canachieve anyfractional denominator from 1to(232–1).\nThe integer portion ofNisthewhole part oftheN-divider value, andthefractional portion, Nfrac=NUM /DEN, is\ntheremaining fraction. Ingeneral, thetotal N-divider value isdetermined byN+NUM /DEN. The N,NUM and\nDEN aresoftware programmable. The higher thedenominator, thefiner theresolution step oftheoutput. For\nexample, even when using fPD=200MHz, theoutput canincrement insteps of200MHz /(232–1)=0.047 Hz.\nEquation 2shows therelationship between thephase detector and VCO frequencies. Note that inSYNC mode,\nthere isanextra divider thatisnotshown inEquation 2.\n(2)\nThe sigma-delta modulator thatcontrols thisfractional division isalso programmable from integer mode tofourth\norder. Tomake the fractional spurs consistent, the modulator isreset any time that the R0register is\nprogrammed.\nThe N-divider hasminimum value restrictions based onthemodulator order and VCO frequency. Furthermore,\nthePFD_DLY_SEL bitmust beprogrammed inaccordance totheTable 2.\nTable 2.Minimum N-Divider Restrictions\nMASH_ORDER fVCO(MHz) MINIMUM N PFD_DLY_SEL\n0 ≤12500 28 1\n>12500 32 2\n1 ≤10000 28 1\n10000-12500 32 2\n>12250 36 3\n2 ≤10000 32 2\n>10000 36 3\n3 ≤10000 36 3\n>10000 40 4\n4 ≤10000 44 5\n>10000 48 6\n7.3.5 MUXout Pin\nThe MUXout pincanbeused toreadback programmable states ofthedevice orforlock detect.\nTable 3.MUXout PinConfigurations\nMUXOUT_SEL FUNCTION\n0 Readback\n1 Lock Detect\n7.3.5.1 Lock Detect\nThe MUXout pincanbeconfigured forlock detect done inbyreading back therb_LD_VTUNE field orusing the\npinasshown intheTable 4.\nTable 4.Configuring theMUXout PinforLock Detect\nFIELD PROGRAMMING DESCRIPTION\nLD_TYPE0=VCO Calibration Status\n1=Indirect VtuneSelect Lock Detect Type.\nLD_DLY 0to65535 Only valid forVtune lock detect. This isadelay instate machine cycles.\nOUT_MUTE0=Disabled\n1=EnabledTurns offoutputs when lock detect islow.\n22LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedVCO calibration status lock detect works byindicating alowsignal ontheMUXout pinwhenever theVCO is\ncalibrating ortheLD_DLY counter isrunning. The delay from theLD_DLY isadded tothetrue VCO calibration\ntime (tVCOCAL ),soitcanbeused toaccount fortheanalog lock time ofthePLL.\nIndirect Vtune lock detect isbased oninternally generated voltage that isrelated to(but notthesame as)the\nVtune voltage ofthecharge pump. Itindicates ahigh signal onMUXout pinorreads back state 2of\nrb_LD_VTUNE when thedevice islocked.\n7.3.5.2 Readback\nThe MUXout pincanbeconfigured toread back useful information from thedevice. Common uses forreadback\nare:\n1.Read back registers toensure thatthey have been programmed tothecorrect value.\n2.Read back thelock detect status todetermine ifthePLL isinlock.\n3.Read back VCO calibration information sothatitcanbeused toimprove thelock time.\n4.Read back information tohelp troubleshoot.\n7.3.6 VCO (Voltage-Controlled Oscillator)\nThe LMX2594 includes afully integrated VCO. The VCO takes thevoltage from theloop filter and converts this\nintoafrequency. The VCO frequency isrelated totheother frequencies isshown inEquation 3:\nfVCO=fPD×Ndivider (3)\n7.3.6.1 VCO Calibration\nToreduce theVCO tuning gain and therefore improve theVCO phase-noise performance, theVCO frequency\nrange isdivided intoseveral different frequency bands. The entire range, 7.5to15GHz, covers anoctave that\nallows thedivider totake care offrequencies below thelower bound. This creates theneed forfrequency\ncalibration todetermine thecorrect frequency band given adesired output frequency. The frequency calibration\nroutine isactivated any time that theR0register isprogrammed with theFCAL_EN =1.Itisimportant that a\nvalid OSCin signal must present before VCO calibration begins.\nThe VCO also hasaninternal amplitude calibration algorithm tooptimize thephase noise which isalso activated\nanytime theR0register isprogrammed.\nThe optimum internal settings forthisaretemperature dependent. Ifthetemperature isallowed todrifttoomuch\nwithout being recalibrated, some minor phase noise degradation could result. The maximum allowable drift for\ncontinuous lock,ΔTCL,isstated intheelectrical specifications. Forthisdevice, anumber of125°Cmeans the\ndevice never loses lock ifthedevice isoperated under theRecommended Operating Conditions .\n23LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedThe LMX2594 allows theuser toassist theVCO calibration. Ingeneral, there arethree kinds ofassistance, as\nshown inTable 5:\nTable 5.Assisting theVCO Calibration Speed\nASSISTANCE LEVEL DESCRIPTION PROGRAMMABLE SETTINGS\nNoassistUser does nothing toimprove VCO calibration speed, buttheuser-specified\nVCO_SEL, VCO_DACISET_STRT andVCO_CAPCTRL_STRT values do\naffect thestarting point ofVCO calibration. Foroscillation tostart up\nproperly andforVCO tocalibrate correctly, TIrecommends setting\nVCO_SEL =7,VCO_DACISET_STRT =300andVCO_CAPCTRL_STRT =\n183forallfrequencies except 11.9 GHz ~12.1 GHz. Forfrequencies within\n11.9 ~12.1 GHz, user must useVCO_SEL =4forproper VCO calibration.QUICK_RECAL_EN=0\nVCO_SEL_FORCE=0\nVCO_DACISET_FORCE=0\nVCO_CAPCTRL_FORCE=0\nPartial assistUpon every frequency change, before theFCAL_EN bitischecked, the\nuser provides theinitial starting point fortheVCO core (VCO_SEL), band\n(VCO_CAPCTRL_STRT), andamplitude (VCO_DACISET_STRT) based on\nTable 6.QUICK_RECAL_EN=0\nVCO_SEL_FORCE=0\nVCO_DACISET_FORCE=0\nVCO_CAPCTRL_FORCE=0\nClose Frequency AssistUpon initialization ofthedevice, user enables QUICK_RECAL_EN bit.\nThe VCO uses thecurrent VCO_CAPCTRL andVCO_DACISET_STRT\nsettings astheinitial starting point.QUICK_RECAL_EN=1\nVCO_SEL_FORCE=0\nVCO_DACISET_FORCE=0\nVCO_CAPCTRL_FORCE=0\nFullassistThe user forces theVCO core (VCO_SEL), amplitude settings\n(VCO_DACISET), andfrequency band (VCO_CAPCTRL) andmanually\nsets thevalue. Ifthetwofrequency points arenomore than 5MHz apart\nandonthesame VCO core, theuser cansettheVCO amplitude and\ncapcode foranyfrequency between those twopoints using linear\ninterpolation.QUICK_RECAL_EN=0\nVCO_SEL_FORCE=1\nVCO_DACISET_FORCE=1\nVCO_CAPCTRL_FORCE=1\nTodothepartial assist fortheVCO calibration, follow thisprocedure:\n1.Determine theVCO Core\nFind aVCO Core that includes thedesired VCO frequency. Ifattheboundary oftwocores, choose one\nbased onphase noise orperformance.\n2.Calculate theVCO CapCode asfollows:\nVCO_CAPCTRL_STRT =round (CCoreMin –(CCoreMin –CCoreMax )×(fVCO–fCoreMin )/(fCoreMax –fCoreMin ))\n3.GettheVCO amplitude setting from Table 6.\nVCO_DACISET_STRT =round (ACoreMin +(ACoreMax –ACoreMin )×(fVCO–fCoreMin )/(fCoreMax –fCoreMin ))\nTable 6.VCO Core Ranges\nVCO CORE fCoreMin fCoreMax CCoreMin CCoreMax ACoreMin ACoreMax\nVCO1 7500 8600 164 12 299 240\nVCO2 8600 9800 165 16 356 247\nVCO3 9800 10800 158 19 324 224\nVCO4 10800 12000 140 0 383 244\nVCO5 12000 12900 183 36 205 146\nVCO6 12900 13900 155 6 242 163\nVCO7 13900 15000 175 19 323 244\nSPACE\nNOTE\nIntherange of11900 MHz to12100 MHz, VCO assistance cannot beused, and the\nsettings must be: VCO_SEL =4, VCO_DACISET_STRT =300, and\nVCO_CAPCTRL_STRT =1.Outside this range, inthe partial assist forthe VCO\ncalibration, theVCO calibration runs. This means that ifthesettings areincorrect, the\nVCO stilllocks with thecorrect settings. The only consequence isthatthecalibration time\nmight bealittle longer. The closer thecalibration settings aretothetrue final settings, the\nfaster theVCO calibration willbe.\nDivide by \n2 or 3Divide by\n2,4,6,8Divide by\n2,4,6,8,16 \nMUX   \nMUX RFoutA\nVCO\n   \nMUX RFoutB1/2\n24LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.6.2 Determining theVCO Gain\nThe VCO gain varies between theseven cores andisthelowest atthelowest endoftheband andhighest atthe\nhighest endofeach band. Foramore accurate estimation, useTable 7:\nTable 7.VCO Gain\nCORE f1 f2 Kvco1 Kvco2\nVCO1 7500 8600 73 114\nVCO2 8600 9800 61 121\nVCO3 9800 10800 98 132\nVCO4 10800 12000 106 141\nVCO5 12000 12900 170 215\nVCO6 12900 13900 172 218\nVCO7 13900 15000 182 239\nBased onTable 7,Equation 4canestimate theVCO gain foranarbitrary VCO frequency offVCO:\nKvco =Kvco1 +(Kvco2 –Kvco1) ×(fVCO–f1)/(f2–f1) (4)\n7.3.7 Channel Divider\nTogobelow theVCO lower bound of7.5GHz, thechannel divider canbeused. The channel divider consists of\nfour segments, and thetotal division value isequal tothemultiplication ofthem. Therefore, notallvalues are\nvalid.\nFigure 24.Channel Divider\nWhen thechannel divider isused, there arelimitations onthevalues. Table 8shows how these values are\nimplemented andwhich segments areused.\n25LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 8.Channel Divider Segments\nEQUIVALENT\nDIVISION\nVALUEFREQUENCY\nLIMITATIONOutMin (MHz) OutMax (MHz) CHDIV[4:0] SEG0 SEG1 SEG2 SEG3\n2\nNone3750 7500 0 2 1 1 1\n4 1875 3750 1 2 2 1 1\n6 1250 2500 2 2 3 1 1\n8\nfVCO≤11.5 GHz937.5 1437.5 3 2 2 2 1\n12 625 958.333 4 2 3 2 1\n16 468.75 718.75 5 2 2 4 1\n24 312.5 479.167 6 2 2 6 1\n32 234.375 359.375 7 2 2 8 1\n48 156.25 239.583 8 2 3 8 1\n64 117.1875 179.6875 9 2 2 8 2\n72 104.167 159.722 10 2 3 6 2\n96 78.125 119.792 11 2 3 8 2\n128 58.594 89.844 12 2 2 8 4\n192 39.0625 59.896 13 2 2 8 6\n256 29.297 44.922 14 2 2 8 8\n384 19.531 29.948 15 2 3 8 8\n512 14.648 22.461 16 2 2 8 16\n768 9.766 14.974 17 2 3 8 16\nInvalid n/a n/a n/a 18-31 n/a n/a n/a n/a\nThe channel divider ispowered upwhenever anoutput (OUTx_MUX) isselected tothechannel divider or\nSysRef, regardless ofwhether itispowered down ornot.When anoutput isnotused, TIrecommends selecting\ntheVCO output toensure thatthechannel divider isnotunnecessarily powered up.\nTable 9.Channel Divider\nOUTA MUX OUTB MUX CHANNEL DIVIDER\nChannel Divider X Powered up\nX Channel Divider orSYSREF Powered up\nAllOther Cases Powered down\n7.3.8 Output Buffer\nThe RFoutput buffer type isopen collector andrequires anexternal pullup toVcc. This component may bea50-\nΩresistor totarget 50-Ωoutput impedance match, oraninductor forhigher output power attheexpense ofthe\noutput impedance being farfrom 50Ω.Ifinductor isused, itisrecommended tofollow with resistive pad for\nbetter impedance matching. The current totheoutput buffer increases forstates 0to31and then again from\nstates 48to63.States 32to47are redundant and mimic states 16to31.Ifusing aresistor, limit the\nOUTx_PWR setting to50.Higher settings may actually reduce power duetothevoltage drop across theresistor.\nTable 10.OUTx_PWR Recommendations forResistor Pullup\nfOUTRECOMMENDATION\nCOMMENTS\nHIGHEST POWERLOWEST NOISE\nFLOOR\n10MHz≤fOUT<13.3 GHz OUTx_PWR =50 OUTx_PWR =50 -\n13.3 GHz≤fOUT≤14.3 GHz OUTx_PWR =15 OUTx_PWR =15TIrecommends tosetOUTx_PWR ≤15toavoid\nthepower drop athottemperature.\n14.3 GHz <fOUT≤15GHz OUTx_PWR =31 OUTx_PWR =20 -\nDevice 1\nDevice 2SYNC\nfOSC...\n.........\nt1t2\n26LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.9 Power-Down Modes\nThe LMX2594 canbepowered upanddown using theCEpinorthePOWERDOWN bit.When thedevice comes\noutofthepowered down state, either byresuming thePOWERDOWN bittozero orbypulling back CEpin\nHIGH, register R0must beprogrammed with FCAL_EN high again tore-calibrate thedevice.\n7.3.10 Phase Synchronization\n7.3.10.1 General Concept\nThe SYNC pinallows one tosynchronize theLMX2594 such that thedelay from therising edge oftheOSCin\nsignal totheoutput signal isdeterministic. Initially, thedevices arelocked totheinput, butarenotsynchronized.\nThe user sends asynchronization pulse that isreclocked tothenext rising edge oftheOSCin pulse. After a\ngiven time, t1,thephase relationship from OSCin tofOUTwillbedeterministic. This time isdominated bythesum\noftheVCO calibration time, theanalog setting time ofthePLL loop, and theMASH_RST_CNT ifused in\nfractional mode.\nFigure 25.Devices AreNow Synchronized toOSCin Signal\nWhen theSYNC feature isenabled, part ofthechannel divide may beincluded inthefeedback path. This willbe\nreferred toasIncludedDivide\nTable 11.IncludedDivide With VCO_PHASE_SYNC =1\nOUTx_MUX CHANNEL DIVIDER INCLUDEDDIVIDE\nOUTA_MUX =OUTB_MUX =1("VCO") Don\'t Care 1\nAllOther Valid ConditionsDivisible by3,butNOT 24or192 SEG0 ×SEG1 =6\nAllother values SEG0 ×SEG1 =4\nCharge \nPump\nN DividerDoublerR \nDividerX MPre-R\nDividerI\x03External loop filter\nOSCinRFoutA MUX\nMUXSEG0\nSEG1SEG2\nSEG3RFoutB\n27LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 26.Phase SYNC Diagram\n7.3.10.2 Categories ofApplications forSYNC\nThe requirements forSYNC depend oncertain setup conditions. Incases that theSYNC isnottiming critical, it\ncanbedone through software bytoggling theVCO_PHASE_SYNC bitfrom 0to1.When itistiming critical, then\nitmust bedone through thepinand thesetup and hold times fortheOSCin pinarecritical. Figure 27gives the\ndifferent categories.\nfOUT % fOSC = 0\n?Start\n          Category 1\nx\x03SYNC Mode Not required at all\nx\x03No limitations on f OSCCategory 2\nx\x03SYNC Required\nx\x03SYNC Timing NOT critical\nx\x03No limitations on f OSC         Category 3\nx\x03SYNC Required\nx\x03SYNC Timing Critical\nx\x03Limitations on f OSCCHDIV <512\n?YES\nCategory 4\nDevice can NOT be reliably \nused in SYNC modeM = 1\n?YES\nYESYESYESNONONONONO CHDIV<512\nThis means the Channel divider \nafter the VCO is less than 512\nM = 1\nM is the product of any input \npath multiplication due to the \nOSC_2X bit and MULT word.  \nIf neither of these are used, \nM=1.\nfOUT % fOSC = 0\nThis means that the output \nfrequency (f OUT) is an integer \nmultiple of the input frequency \n(fOSC)\nCHDIV = 1,2,4,6\nThis means the channel \ndivider after the VCO is \neither bypassed,2,4, or 6.  In \nthis case, SYNC mode will \nput it in the loop.\nYESCHDIV = 1,2,4,6\nThis means the channel divider after the \nVCO is either bypassed,2,4, or 6.  In this \ncase, SYNC mode will put it in the loop.\nNO\nfOUT % (0Â\x03IOSC)= 0\nM is the product of any \ninput multiplication.  This \nrequirement is testing if \nthe output frequency is a \nmultiple of the highest \nfrequency in the input \npath. \nNO YESInteger Mode\nThis is asking if the device \nis in integer mode, which \nwould mean the fractional \nnumerator is zero. \nCHDIV=1?NO          Category 1\nx\x03SYNC Mode Required\nx\x03No Software/Pin SYNC Pulse \nrequiredCHDIV = 1,2,4, 6\n?CHDIV = 1,2,4,6\n?\nInteger Mode\n?fOUT%(0Â\x03IOSC)=0\n28LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 27.Determining theSYNC Category\n29LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.10.3 Procedure forUsing SYNC\nThis procedure must beused toputthedevice inSYNC mode.\n1.Use theflowchart todetermine theSYNC category.\n2.Make determinations forOSCin andusing SYNC based onthecategory.\n1.IfCategory 4,SYNC cannot beperformed inthissetup.\n2.Ifcategory 3,ensure thatthemaximum fOSCfrequency forSYNC isnotviolated and there arehardware\naccommodations tousetheSYNC pin.\n3.Determine thevalue ofIncludedDivide:\n1.IfOUTA_MUX isnot channel divider and OUTB_MUX isnot channel divider orSysRef, then\nIncludedDivide =1.\n2.Otherwise, IncludedDivide =2×SEG1. Inthecase thatthechannel divider is2,then IncludedDivide=4.\n4.Ifnot done already, divide the N-divider and fractional values byIncludedDivide toaccount forthe\nIncludedDivide.\n5.Program thedevice with theVCO_PHASE_SYNC =1.Note thatthisdoes notcount asapplying aSYNC to\ndevice (forcategory 2).\n6.Apply theSYNC, ifrequired:\n1.Ifcategory 2,VCO_PHASE_SYNC canbetoggled from 0to1.Alternatively, arising edge canbesent to\ntheSYNC pinandthetiming ofthisisnotcritical.\n2.Ifcategory 3,theSYNC pinmust beused, and thetiming must beaway from therising edge ofthe\nOSCin signal. Toggling theSYNC pinruns VCO calibration when FCAL_EN =1.IfFCAL_EN =0then\nSYNC pindoes notfunction.\n7.3.10.4 SYNC Input Pin\nThe SYNC input pincan bedriven either inCMOS orLVDS mode. However, ifnotusing SYNC mode\n(VCO_PHASE_SYNC =0),then theINPIN_IGNORE bitmust besettoone, otherwise itcauses issues with lock\ndetect. Ifthepinisdesired fortobeused and VCO_PHASE_SYNC =1,then setINPIN_IGNORE =0.LVDS or\nCMOS mode may beused. LVDS works to250mVPP, butisnotensured inproduction.\n7.3.11 Phase Adjust\nThe MASH_SEED word canusethesigma-delta modulator toshift output signal phase with respect totheinput\nreference. IfaSYNC pulse issent (software orpin) ortheMASH isreset with MASH_RST_N, then thisphase\nshift isfrom theinitial phase ofzero. IftheMASH_SEED word iswritten to,then this phase isadded. Use\nEquation 5tocalculate thephase shift.\nPhase shift indegrees =360×(MASH_SEED /PLL_DEN) ×(IncludedDivide /CHDIV ) (5)\nExample:\nMash seed =1\nDenominator =12\nChannel divider =16\nPhase shift (VCO_PHASE_SYNC =0)=360×(1/12) ×(1/16) =1.875 degrees\nPhase Shift (VCO_PHASE_SYNC =1)=360×(1/12) ×(4/16) =7.5degrees\nThere areseveral considerations with phase shift with MASH_SEED:\n•Phase shift can bedone with aFRAC_NUM =0,butMASH_ORDER must begreater than zero. For\nMASH_ORDER =1,thephase shifting only occurs when MASH_SEED isamultiple ofPLL_DEN.\n•Forthephase adjust, thecondition PLL_DEN >PLL_NUM +MASH_SEED must besatisfied.\n•When MASH_SEED andPhase SYNC areused together with IncludedDivide >1,additional constraints may\nbenecessary toproduce amonotonic relationship between MASH_SEED and thephase shift, especially\nwhen theVCO frequency isbelow 10GHz. These constraints areapplication specific, butsome general\nguidelines aretoreduce modulator order and increase theNdivider. One possible guideline isforPLL_N≥\n45(2nd order modulator), PLL_N≥49(3rd Order modulator), PLL_N≥54(4th Order Modulator).\n30LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.12 Fine Adjustments forPhase Adjust andPhase SYNC\nPhase SYNC refers totheprocess ofgetting thesame phase relationship forevery power-up cycle and each\ntime assuming that agiven programming procedure isfollowed. However, there aresome adjustments that can\nbemade togetthemost accurate results. Asfortheconsistency ofthephase SYNC, theonly source ofvariation\ncould beiftheVCO calibration chooses adifferent VCO core and capacitor, which can introduce abimodal\ndistribution with about 10psofvariation. Ifthis10psisnotdesirable, then itcanbeeliminated byreading back\ntheVCO core, capcode, and DACISET values and forcing these values toensure thesame calibration settings\nevery time. The delay through thedevice varies from part topart and canbeontheorder of60ps.This part to\npart variation can becalibrated outwith theMASH_SEED. The variation indelay through thedevice also\nchanges ontheorder of+2.5 ps/°C,butdevices onthesame board likely have similar temperatures, sothiswill\nsomewhat track. Insummary, thedevice canbemade tohave consistent delay through thepart and there are\nmeans toadjust outanyremaining errors with theMASH_SEED. This tends only tobeanissue athigher output\nfrequencies when theperiod isshorter.\n7.3.13 Ramping Function\nThe LMX2594 supports theability tomake ramping waveforms using manual mode orautomatic mode. In\nmanual mode, theuser defines astep anduses theRampClk andRampDir pins tocreate theramp. Inautomatic\nmode, theuser sets uptheramp with uptotwolinear segments inadvance andthedevice automatically creates\nthisramp. Table 12fields apply inboth automatic mode andmanual pinmode.\nTable 12.Ramping Field Descriptions\nFIELD PROGRAMMING DESCRIPTION\nGENERAL COMMANDS\nRAMP_EN0=Disabled\n1=EnabledRAMP_EN must be1foranyramping functions towork.\nRAMP_MANUAL0=Automatic ramping mode\n1=Manual pinramping modeInautomatic ramping mode, theramping isautomatic andthe\nclock isbased onthephase detector. Inmanual pinramping\nmode, theclock isbased onrising edges ontheRampClk\npin.\nRAMPx_INC 0to230–1This istheamount thefractional numerator isincreased for\neach phase detector cycle intheramp.\nRAMPx_DLY 0to65535 This isthelength oftheramp inphase detector cycles.\nDEALING WITH VCO CALIBRATION\nRAMP_THRESH 0to±233–1Whenever thefractional numerator changes thismuch (either\npositive ornegative) because theVCO was lastcalibrated,\ntheVCO isforced torecalibrate.\nRAMP_TRIG_CAL0=Disabled\n1=EnabledWhen enabled, theVCO isforced torecalibrate atthe\nbeginning each ramp.\nPLL_DEN 4294967295Inramping mode, thedenominator must befixed tothis\nforced value of232–1.However, theeffective denominator in\nramping mode is224.\nLD_DLY 0 This must bezero toavoid interfering with calibration.\nRAMP LIMITS\nRAMP_LIMIT_LOW\nRAMP_LIMIT_HIGH0to±233–12’scomplement ofthetotal value oftheramp lowandhigh\nlimits cannever gobeyond. Ifthisvalue isexceeded, then the\nfrequency islimited.\n31LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 13.General Restrictions forRamping\nRULE RESTRICTION EXPLANATION\nPhase Detector\nFrequencyfOSC/2CAL_CLK_DIV\n≤fPD≤\n125MHzMinimum Phase Detector Frequency when Ramping\nThe phase detector frequency cannot beless than thestate machine clock\nfrequency, which iscalculated from expression ontheleft-hand side ofthe\ninequality. This issatisfied provided there isnodivision intheinput path.\nHowever, ifthePLL R-divider isused, itisnecessary toadjust CAL_CLK_DIV\ntoadjust thestate machine clock frequency. This also implies amaximum R\ndivide of8thisisthemaximum value of2CAL_CLK_DIV.\nMaximum Phase Detector Frequency\nTIrecommends tosetthephase-detector frequency ≤125MHz because, if\nthephase detector frequency istoohigh, itcanlead todistortion intheramp.\nHigher phase-detector frequency may bepossible, butthisdistortion is\napplication specific.\n7.3.13.1 Manual PinRamping\nManual pinramping isenabled bysetting RAMP_EN =1andRAMP_MANUAL =1.The rising edges areapplied\ntotheRampClk pinarereclocked tothephase detector frequency. The RampDir pincontrols thesize ofthe\nchange. Ifarising edge isseen ontheRampClk pinwhile theVCO iscalibrating, then thisrising edge isignored.\nThe frequency fortheRampClk must belimited toafrequency of250 kHz orless, and therising edge ofthe\nRampDir signal must betargeted away from therising edges oftheRampCLK pin.\nTable 14.RAMP_INC\nRampDir PIN STEP SIZE\nLow Add RAMP0_INC\nHigh Add RAMP1_INC\n7.3.13.1.1 Manual PinRamping Example\nInthisramping example, assume thatwewant tousethepins forUP/Down control oftheramp for10-MHz steps\nandthephase detector is100MHz.\nTable 15.Step Ramping Example\nFIELD PROGRAMMING DESCRIPTION\nRAMP_EN 1=Enabled\nRAMP_MANUAL 1=Manual pinramping mode\nRAMP0_INC 1677722(10MHz )/(100 MHz) ×16777216 =1677722\n2’scomplement =1677722\nRAMP1_INC 1072064102(–10MHz )/(100 MHz) ×16777216 =–1677722\n2’scomplement =230–1677722 =1072064102\nRAMP_TRIG_CAL 1 Recalibrate atevery clock cycle\nOutput Frequency\ntime\ntime\ntimeRampClk/Trig1 Pin RampDir/Trig2 Pin\n32LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedFigure 28.Step Ramping Example\n33LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.13.2 Automatic Ramping\nAutomatic ramping isenabled when RAMP_EN =1andRAMP_MANUAL =0.The action ofprogramming FCAL\n=1starts theramping. Inthismode, there aretworamps that one can use tosetthelength and frequency\nchange. Inaddition tothis, there areramp limits thatcanbeused tocreate more complicated waveforms.\nAutomatic ramping canreally bedivided intotwoclasses depending oniftheVCO must calibrate inthemiddle of\ntheramping waveform ornot. IftheVCO can gotheentire range without calibrating, this iscalibration-free\nramping, which isshown inTypical Characteristics .Note thatthisrange isless athottemperatures andforlower\nfrequency VCOs. This range isnotensured, somargin must bebuilt intothedesign.\nForwaveforms thatareNOT calibration free, theslew rate oftheramp must bekept less than 250kHz/ µs.Also,\nforallautomatic ramping waveforms, beaware thatthere isavery small phase disturbance astheVCO crosses\nover theinteger boundary, soone might consider using theinput multiplier toavoid these ortiming theVCO\ncalibrations atinteger boundaries.\nTable 16.Automatic Ramping Field Descriptions\nFIELD PROGRAMMING DESCRIPTION\nRAMP_DLY0=One clock cycle\n1=Two clock cyclesNormally, theramp clock isequal tothephase detector frequency.\nWhen thisfeature isenabled, itreduces theramp clock byafactor of\n2.\nRAMP0_LEN\nRAMP1_LEN0to65535This isthelength oftheramp inclock cycles. Note thattheVCO\ncalibration time isadded tothistime.\nRAMP0_INC\nRAMP1_INC0to230–1 2’scomplement ofthevalue fortheramp increment.\nRAMP0_NEXT\nRAMP1_NEXT0=RAMP0\n1=RAMP1Defines which ramp comes after thecurrent ramp.\nRAMP0_NEXT_TRIG\nRAMP1_NEXT_TRIG0=Timeout counter\n1=Trigger A\n2=Trigger B\n3=ReservedDetermines what triggers theaction ofthenext ramp occurrence.\nRAMP_TRIG_A\nRAMP_TRIG_B0=Disabled\n1=RampClk rising edge\n2=RampDir rising edge\n4=Always triggered\n9=RampClk falling edge\n10=RampDir falling edge\nAllother States =invalidThis field defines theramp trigger.\nRAMP0_RST\nRAMP1_RST0=Disabled\n1=EnabledEnabling thisbitcauses theramp toreset totheoriginal value when\ntheramping started. This isuseful forroundoff errors.\nRAMP_BURST_COUNT 0to8191This isthenumber theramping pattern repeats andonly applies fora\nterminating ramping pattern.\nRAMP_BURST_TRIG0=Ramp Transition\n1=Trigger A\n2=Trigger B\n3=ReservedThis defines what causes theRAMP_COUNT toincrement.\ntime10 \nGHz\n8 GHzRAMP0\n4 msRAMP0RAMP\n1\n2 ms\n34LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.13.2.1 Automatic Ramping Example (Triangle Wave)\nSuppose user wants togenerate asawtooth ramp that goes from 8to10GHz in2ms(including calibration\nbreaks) with aphase-detector frequency of50MHz. Divide thisintosegments of50MHz where theVCO ramps\nfor25µs,then calibrates for25µs,foratotal of50µs.There would therefore be40such segments which span\nover a2-GHz range andwould take 2ms,including calibration time.\nTable 17.Sawtooth Ramping Example\nFIELD PROGRAMMING DESCRIPTION\nRAMP_EN 1=Enabled\nRAMP_MANUAL0=Automatic ramping\nmode\nRAMP_TRIG_CAL 0=Disabled\nRAMP_THRESH16777216 (=50-MHz\nramp_thresh)50MHz /50MHz ×224=16777216\nRAMP_DLY 0=1clock cycle\nRAMPx_LEN 50000 1000 µs×50MHz =50000\nRAMP0_INC 13422 (2000 MHz) /(50MHz) ×224/50000 =13422\nRAMP1_INC 1073728402(–2000 MHz) /(50MHz) ×224/50000 =–13422\n2’scomplement =230–13422 =1073728402\nRAMP0_NEXT 1=RAMP1\nRAMP1_NEXT 0=RAMP0\nRAMPx_NEXT_TRIG 0=Timeout counter\nRAMP_TRIG_x 0=Disabled\nRAMP0_RST 1=Enabled Notnecessary, butgood practice toreset.\nRAMP1_RST 0=Disabled Donotreset this, orramp does notwork.\nRAMP_BURST_COUNT 0\nRAMP_BURST_TRIG 0=Ramp Transition\nNOTE\nTocalculate ramp_scale_count and ramp_dly_cnt, remember that thedesired calibration\ntime is25µs.\nFigure 29.Triangle Waveform Example\nIncludedDivideRest of Channel \nDividerRFoutA\nRFoutBTo Phase \nDetector\nDelay CircuitfVCOfOUT\nfSYSREFDivider\n(SYSREF_DIV_PRE)\nfINTERPOLATORMUX\nN Divider\nSysRefReq PinRe-clocking \nCircuitDivider\n(SYSREF_DIV)1/2\n35LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.14 SYSREF\nThe LMX2594 can generate aSYSREF output signal that issynchronized tofOUTwith aprogrammable delay.\nThis output can beasingle pulse, series ofpulses, oracontinuous stream ofpulses. Touse theSYSREF\ncapability, thePLL must firstbeplaced inSYNC mode with VCO_PHASE_SYNC =1.\nFigure 30.SYSREF Setup\nAsFigure 30shows, theSYSREF feature uses IncludedDivide and SYSREF_DIV_PRE divider togenerate\nfINTERPOLATOR .This frequency isused forreclocking oftherising and falling edges attheSysRefReq pin. In\nmaster mode, thefINTERPOLATOR isfurther divided by2×SYSREF_DIV togenerate finite series orcontinuous\nstream ofpulses.\nTable 18.SYSREF Setup\nPARAMETER MIN TYP MAX UNIT\nfVCO 7.5 15 GHz\nfINTERPOLATOR 0.8 1.5 GHz\nIncludedDivide 4or6\nSYSREF_DIV_PRE 1,2,or4\nSYSREF_DIV 4,6,8, ...,4098\nfINTERPOLATORfINTERPOLATOR =fVCO/(IncludedDivide ×\nSYSREF_DIV_PRE)\nfSYSREF fSYSREF =fINTERPOLATOR /(2×SYSREF_DIV)\nDelay step size 9 ps\nPulses forpulsed mode (SYSREF_PULSE_CNT) 0 15 n/a\nThe delay can beprogrammed using theJESD_DAC1_CTRL, JESD_DAC2_CTRL, JESD_DAC3_CTRL, and\nJESD_DAC4_CTRL words. Byconcatenating these words intoalarger word called "SYSREFPHASESHIFT", the\nrelative delay canbefound. The sum ofthese words should always be63.\n36LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 19.SysRef Delay\nSYSREFPHASESHIFT DELAY JESD_DAC1 JESD_DAC2 JESD_DAC3 JESD_DAC4\n0 Minimum 36 27 0 0\n... 0 0\n36 0 63 0 0\n37 62 1 0 0\n...\n99 0 0 63 0\n100 0 0 62 1\n...\n161 0 0 1 62\n162 0 0 0 63\n163 1 0 0 62\n225 63 0 0 0\n226 62 1 0 0\n247 Maximum 41 22 0 0\n>247 Invalid Invalid Invalid Invalid Invalid\n7.3.14.1 Programmable Fields\nTable 20hastheprogrammable fields fortheSYSREF functionality.\nTable 20.SYSREF Programming Fields\nFIELD PROGRAMMING DEFAULT DESCRIPTION\nSYSREF_EN0:Disabled\n1:Enabled0Enables theSYSREF mode. SYSREF_EN\nshould be1ifandonly ifOUTB_MUX =2\n(SysRef).\nSYSREF_DIV_PRE1:DIV1\n2:DIV2\n4:DIV4\nOther states: invalidThe output ofthisdivider isfINTERPOLATOR .\nSYSREF_REPEAT0:Master mode\n1:Repeater mode0Inmaster mode, thedevice creates aseries\nofSYSREF pulses. Inrepeater mode,\nSYSREF pulses aregenerated with the\nSysRefReq pin.\nSYSREF_PULSE0:Continuous mode\n1:Pulsed mode0Continuous mode continuously makes\nSYSREF pulses, where pulsed mode makes\naseries ofSYSREF_PULSE_CNT pulses.\nSYSREF_PULSE_CNT 0to15 4Inthecase ofusing pulsed mode, thisisthe\nnumber ofpulses. Setting thistozero isan\nallowable, butnotpractical state.\nSYSREF_DIV0:Divide by4\n1:Divide by6\n2:Divide by8\n...\n2047: Divide by40980This isoneofthedividers between theVCO\nandSysRef output used inmaster mode.\nCopyright © 2017, Texas Instruments IncorporatedData\nConverter\nLMX2594SysRefOutP\nSysRefOutN3.3 V\n3.3 V\nLMX2594SYNC / SysRefReqVMIN\nVMAX\nCopyright © 2017, Texas Instruments Incorporated\n37LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.14.2 Input andOutput PinFormats\n7.3.14.2.1 Input Format forSYNC andSysRefReq Pins\nThese pins aresingle-ended, butadifferential signal canbeconverted todrive them. IntheLVDS mode, ifthe\nINPIN_FMT issettoLVDS mode, then thebias level canbeadjusted with INPIN_LVL andthehysteresis canbe\nadjusted with INPIN_HYST.\nFigure 31.Driving SYNC/SYSREF With Differential Signal\n7.3.14.2.2 SYSREF Output Format\nThe SYSREF output comes indifferential format through RFoutB. This willhave aminimum voltage ofabout 2.3\nVandamaximum of3.3V.IfDCcoupling cannot beused, there aretwostrategies forACcoupling.\nFigure 32.SYSREF Output\n1.Send aseries ofpulses toestablish aDC-bias level across theAC-coupling capacitor.\n2.Establish abias voltage atthedata converter thatisbelow thethreshold voltage byusing aresistive divider.\nOSCinPOSCinM\nSysRefReqRFoutAM\nRFoutAP\nRFoutBP\nRFoutBM\nI I\nOSCinPOSCinM\nSysRefReqRFoutAM\nRFoutAP\nRFoutBP\nRFoutBM\nI I t1t2t1t2\n38LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.14.3 Examples\nThe SysRef canbeused inarepeater mode (SYSREF_REPEAT =1),which justechos theSysRefReq pin,after\nbeing reclocked tothefINTERPOLATOR frequency andthen fOUT(from RFoutA).\nFigure 33.SYSREF OutInRepeater Mode\nInmaster mode (SYSREF_REPEAT =0),rising andfalling edges attheSysRefReq pinarefirstreclocked tothe\nfOSC,then fINTERPOLATOR ,and finally tofOUT.Aprogrammable number ofpulses isgenerated with afrequency\nequal tofVCO /(2×IncludedDivide ×SYSREF_DIV_PRE ×SYSREF_DIV). Incontinuous mode\n(SYSREF_PULSE =0),theSysRefReq pinisheld high togenerate acontinuous stream ofpulses. Inpulse\nmode (SYSREF_PULSE =1),afinite number ofpulses determined bySYSREF_PULSE_CNT issent foreach\nrising edge oftheSysRefReq pin.\nFigure 34.Figure 1.SYSREF OutInPulsed/Continuous Mode\n39LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.3.14.4 SYSREF Procedure\nTouseSYSREF, dothethese steps:\n1.Putthedevice inSYNC mode using theprocedure already outlined.\n2.Figure outIncludedDivide thesame way itisdone forSYNC mode.\n3.Calculate theSYSREF_DIV_PRE value such thattheinterpolator frequency (fINTERPOLATOR )isintherange of\n800to1500 MHz. fINTERPOLATOR =fVCO/IncludedDivide/SYSREF_DIV_PRE. Make thisfrequency amultiple of\nfOSCifpossible.\n4.Ifusing continuous mode (SYSREF_PULSE =0),ensure theSysRefReq pinishigh.\n5.Ifusing pulse mode (SYSREF_PULSE =1),setupthepulse count asdesired. Pulses arecreated by\ntoggling theSysRefReq pin.\n6.Adjust thedelay between theRFoutA andRFoutB signal using theJESD_DACx_CTL fields.\n7.3.15 SysRefReq Pin\nThe SysRefReq pincanbeused inCMOS allthetime, orLVDS mode isalso optional ifSYSREF_REPEAT =1.\nLVDS mode cannot beused inmaster mode.\n7.4 Device Functional Modes\nAlthough there areavast number ofways toconfigure thisdevice, only oneisreally functional.\nTable 21.Device Functional Modes\nMODE DESCRIPTION SOFTWARE SETTINGS\nRESETRegisters areheld intheir reset state. This device does have a\npower onreset, butitisgood practice toalso doasoftware reset if\nthere isanypossibility ofnoise ontheprogramming lines, especially\nifthere issharing with other devices. Also realize thatthere are\nregisters notdisclosed inthedata sheet thatarereset aswell.RESET =1,POWERDOWN =0\nPOWERDOWN Device ispowered down.POWERDOWN =1\norCEPin=Low\nNormal operating mode This isused with atleast oneoutput onasafrequency synthesizer.\nSYNC modeThis isused where part ofthechannel divider isinthefeedback path\ntoensure deterministic phase.VCO_PHASE_SYNC =1\nSYSREF mode Inthismode, RFoutB isused togenerate pulses forSYSREF.VCO_PHASE_SYNC =1,\nSYSREF_EN =1\n40LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.5 Programming\nThe LMX2594 isprogrammed using 24-bit shift registers. The shift register consists ofaR/W bit(MSB), followed\nbya7-bit address field anda16-bit data field. FortheR/W bit,0isforwrite, and1isforread. The address field\nADDRESS[6:0] isused todecode theinternal register address. The remaining 16bits form thedata field\nDATA[15:0]. While CSB islow, serial data isclocked intotheshift register upon therising edge ofclock (data is\nprogrammed MSB first). When CSB goes high, data istransferred from thedata field intotheselected register\nbank. See Figure 1fortiming details.\n7.5.1 Recommended Initial Power-Up Sequence\nForthemost reliable programming, TIrecommends thisprocedure: :\n1.Apply power todevice.\n2.Program RESET =1toreset registers.\n3.Program RESET =0toremove reset.\n4.Program registers asshown intheregister map inREVERSE order from highest tolowest.\n5.Wait 10ms.\n6.Program register R0one additional time with FCAL_EN =1toensure that theVCO calibration runs from a\nstable state.\n7.5.2 Recommended Sequence forChanging Frequencies\nThe recommended sequence forchanging frequencies isasfollows:\n1.Change theN-divider value.\n2.Program thePLL numerator anddenominator.\n3.Program FCAL_EN (R0[3]) =1.\n7.5.3 General Programming Requirements\nFollow these requirements when programming thedevice:\n1.Forregister bitsthat donothave field names inTable 23,itisnecessary toprogram these values justas\nshown intheregister map.\n2.Notallregisters need tobeprogrammed. Refer toTable 22fordetails.\n3.Power-on-reset register values may notbeoptimal, soitisalways necessary toprogram alloftherequired\nregisters after powering onthedevice. Note that the\'Reset\' column inregister descriptions isthepower-on-\nreset value.\nTable 22.Programming Requirement\nRegisters Function Comment\nR107 –R112 Readback These registers areforreadback only anddonotneed tobeprogrammed.\nR79 –R106 RampingIframping function isnotused (RAMP_EN =0),then these registers donotneed tobe\nprogrammed.\nR0–R78 General These registers need tobeprogrammed forallscenarios.\nLMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\n41\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6 Register Maps\nTable 23.FullRegister Map\nR/W A6 A5 A4 A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR0 0 0 0 0 0 0 0 0RAMP\n_ENVCO\n_PH\nASE\n_SY\nNC1 0 0 1OUT\n_MU\nTEFCAL_HPF\nD_ADJFCAL_LPFD\n_ADJ1FCA\nL\n_ENMUX\nOUT\n_LD_\nSELRES\nETPOW\nERD\nOWN\nR1 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 1 CAL_CLK_DIV\nR2 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0\nR3 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 1 0 0 0 0 1 0\nR4 0 0 0 0 0 1 0 0 ACAL_CMP_DLY 0 1 0 0 0 0 1 1\nR5 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0\nR6 0 0 0 0 0 1 1 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 1 0\nR7 0 0 0 0 0 1 1 1 0OUT\n_FO\nRCE0 0 0 0 0 0 1 0 1 1 0 0 1 0\nR8 0 0 0 0 1 0 0 0 0VCO\n_DA\nCISE\nT_F\nORC\nE1 0VCO\n_CA\nPCT\nRL_F\nORC\nE0 0 0 0 0 0 0 0 0 0 0\nR9 0 0 0 0 1 0 0 1 0 0 0OSC\n_2X0 1 1 0 0 0 0 0 0 1 0 0\nR10 0 0 0 0 1 0 1 0 0 0 0 1 MULT 1 0 1 1 0 0 0\nR11 0 0 0 0 1 0 1 1 0 0 0 0 PLL_R 1 0 0 0\nR12 0 0 0 0 1 1 0 0 0 1 0 1 PLL_R_PRE\nR13 0 0 0 0 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR14 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 CPG 0 0 0 0\nR15 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 0 0 1 0 0 1 1 1 1\nR16 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 VCO_DACISET\nR17 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 VCO_DACISET_STRT\nR18 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0\nR19 0 0 0 1 0 0 1 1 0 0 1 0 0 1 1 1 VCO_CAPCTRL\nR20 0 0 0 1 0 1 0 0 1 1 VCO_SELVCO\n_SEL\n_FO\nRCE0 0 0 1 0 0 1 0 0 0\nR21 0 0 0 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1\nLMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\n42\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nTable 23.FullRegister Map (continued)\nR/W A6 A5 A4 A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR22 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1\nR23 0 0 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0\nR24 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 1 0 1 0\nR25 0 0 0 1 1 0 0 1 0 0 0 0 1 1 0 0 0 0 1 0 1 0 1 1\nR26 0 0 0 1 1 0 1 0 0 0 0 0 1 1 0 1 1 0 1 1 0 0 0 0\nR27 0 0 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0\nR28 0 0 0 1 1 1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 0\nR29 0 0 0 1 1 1 0 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0\nR30 0 0 0 1 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0\nR31 0 0 0 1 1 1 1 1 0CHDI\nV\n_DIV\n20 0 0 0 1 1 1 1 1 0 1 1 0 0\nR32 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 1 1\nR33 0 0 1 0 0 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 0 0 0 1\nR34 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PLL_N[18:16]\nR35 0 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0\nR36 0 0 1 0 0 1 0 0 PLL_N\nR37 0 0 1 0 0 1 0 1MASH\n_SEED\n_EN0 PFD_DLY_SEL 0 0 0 0 0 1 0 0\nR38 0 0 1 0 0 1 1 0 PLL_DEN[31:16]\nR39 0 0 1 0 0 1 1 1 PLL_DEN[15:0]\nR40 0 0 1 0 1 0 0 0 [31:16]\nR41 0 0 1 0 1 0 0 1 [15:0]\nR42 0 0 1 0 1 0 1 0 PLL_NUM[31:16]\nR43 0 0 1 0 1 0 1 1 PLL_NUM[15:0]\nR44 0 0 1 0 1 1 0 0 0 0 OUTA_PWROUT\nB_P\nDOUT\nA_P\nDMAS\nH_R\nESE\nT_N0 0 MASH_ORDER\nR45 0 0 1 0 1 1 0 1 1 1 0 OUTA_MUX OUT_ISET 0 1 1 OUTB_PWR\nR46 0 0 1 0 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 OUTB_MUX\nR47 0 0 1 0 1 1 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0\nR48 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0\nLMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\n43\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nTable 23.FullRegister Map (continued)\nR/W A6 A5 A4 A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR49 0 0 1 1 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0\nR50 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR51 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0\nR52 0 0 1 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0\nR53 0 0 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR54 0 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR55 0 0 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR56 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR57 0 0 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0\nR58 0 0 1 1 1 0 1 0INPIN_IGNO\nREINPI\nN_H\nYSTINPIN_LVL INPIN_FMT 0 0 0 0 0 0 0 0 1\nR59 0 0 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0LD_T\nYPE\nR60 0 0 1 1 1 1 0 0 LD_DLY\nR61 0 0 1 1 1 1 0 1 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0\nR62 0 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 1 0\nR63 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR64 0 1 0 0 0 0 0 0 0 0 0 1 0 0 1 1 1 0 0 0 1 0 0 0\nR65 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR66 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 0 1 0 0\nR67 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR68 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 0 1 0 0 0\nR69 0 1 0 0 0 1 0 1 MASH_RST_COUNT[31:16]\nR70 0 1 0 0 0 1 1 0 MASH_RST_COUNT[15:0]\nR71 0 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 SYSREF_DIV_PRESYS\nREF\n_PUL\nSESYS\nREF\n_ENSYS\nREF\n_RE\nPEA\nT0 1\nR72 0 1 0 0 1 0 0 0 0 0 0 0 0 SYSREF_DIV\nR73 0 1 0 0 1 0 0 1 0 0 0 0 JESD_DAC2_CTRL JESD_DAC1_CTRL\nR74 0 1 0 0 1 0 1 0 SYSREF_PULSE_CNT JESD_DAC4_CTRL JESD_DAC3_CTRL\nR75 0 1 0 0 1 0 1 1 0 0 0 0 1 CHDIV 0 0 0 0 0 0\nLMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\n44\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nTable 23.FullRegister Map (continued)\nR/W A6 A5 A4 A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR76 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0\nR77 0 1 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR78 0 1 0 0 1 1 1 0 0 0 0 0RAM\nP_T\nHRE\nSH[3\n2]0QUIC\nK_R\nECA\nL_ENVCO_CAPCTRL_STRT 1\nR79 0 1 0 0 1 1 1 1 RAMP_THRESH[31:16]\nR80 0 1 0 1 0 0 0 0 RAMP_THRESH[15:0]\nR81 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RAM\nP_LI\nMIT_\nHIGH\n[32]\nR82 0 1 0 1 0 0 1 0 RAMP_LIMIT_HIGH[31:16]\nR83 0 1 0 1 0 0 1 1 RAMP_LIMIT_HIGH[15:0]\nR84 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RAM\nP_LI\nMIT_\nLOW\n[32]\nR85 0 1 0 1 0 1 0 1 RAMP_LIMIT_LOW[31:16]\nR86 0 1 0 1 0 1 1 0 RAMP_LIMIT_LOW[15:0]\nR87 0 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR88 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR89 0 1 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR90 0 1 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR91 0 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR92 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR93 0 1 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR94 0 1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR95 0 1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR96 0 1 1 0 0 0 0 0RAMP_BUR\nST_ENRAMP_BURST_COUNT 0 0\nR97 0 1 1 0 0 0 0 1RAMP0_RS\nT0 0 0 1 RAMP_TRIGB RAMP_TRIGA 0RAMP_BUR\nST_TRIG\nLMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\n45\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedRegister Maps (continued)\nTable 23.FullRegister Map (continued)\nR/W A6 A5 A4 A3 A2 A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR98 0 1 1 0 0 0 1 0 RAMP0_INC[29:16] 0RAM\nP0_D\nLY\nR99 0 1 1 0 0 0 1 1 RAMP0_INC[15:0]\nR100 0 1 1 0 0 1 0 0 RAMP0_LEN\nR101 0 1 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0RAM\nP1\n_DLYRAM\nP1\n_RS\nTRAM\nP0\n_NE\nXT0 0RAMP0\n_NEXT\n_TRIG\nR102 0 1 1 0 0 1 1 0 0 0 RAMP1_INC[29:16]\nR103 0 1 1 0 0 1 1 1 RAMP1_INC[15:0]\nR104 0 1 1 0 1 0 0 0 RAMP1_LEN\nR105 0 1 1 0 1 0 0 1 RAMP_DLY_CNTRAM\nP_M\nANU\nALRAM\nP1_N\nEXT0 0RAMP1_NE\nXT_TRIG\nR106 0 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0RAM\nP_T\nRIG_\nCAL0RAMP_SCALE_CO\nUNT\nR107 0 1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR108 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR109 0 1 1 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\nR110 0 1 1 0 1 1 1 0 0 0 0 0 0rb_LD_VTU\nNE0 rb_VCO_SEL 0 0 0 0 0\nR111 0 1 1 0 1 1 1 1 0 0 0 0 0 0 0 0 rb_VCO_CAPCTRL\nR112 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 rb_VCO_DACISET\n46LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.1 General Registers R0,R1,&R7\nFigure 35.Registers Excluding Address\nAddre\nssD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR0RAMP\n_ENVCO_\nPHAS\nE_SY\nNC_E\nN1 0 0 1OUT_\nMUTEFCAL_HPFD_\nADJFCAL_LPFD_\nADJ1FCAL\n_ENMUX\nOUT_\nLD_S\nELRESE\nTPOW\nERDO\nWN\nR1 0 0 0 0 1 0 0 0 0 0 0 0 1 CAL_CLK_DIV\nR7 0OUT_\nFORC\nE0 0 0 0 0 0 1 0 1 1 0 0 1 0\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 24.Field Descriptions\nLocation Field Type Reset Description\nR0[15] RAMP_EN R/W 0 0:Disable frequency ramping mode\n1:Enable frequency ramping mode\nR0[14] VCO_PHASE_SYNC R/W 0 0:Disable phase SYNC mode\n1:Enable phase SYNC mode\nR0[9] OUT_MUTE R/W 0 Mute theoutputs when theVCO iscalibrating.\n0:Disabled. Ifdisabled, also besure toenable OUT_FORCE\n1:Enabled. Ifenabled, also besure todisable OUT_FORCE\nR0[8:7] FCAL_HPFD_ADJ R/W Setthisfield inaccordance tothephase-detector frequency for\noptimal VCO calibration.\n0:fPD≤100MHz\n1:100MHz <fPD≤150MHz\n2:150MHz <fPD≤200MHz\n3:fPD>200MHz\nR0[6:5] FCAL_LPFD_ADJ R/W 0 Setthisfield inaccordance tothephase detector frequency for\noptimal VCO calibration.\n0:fPD≥10MHz\n1:10MHz >fPD≥5MHz\n2:5MHz >fPD≥2.5MHz\n3:fPD<2.5MHz\nR0[3] FCAL_EN R/W 0 Enable theVCO frequency calibration. Also note thattheaction\nofprogramming thisbittoa1activates theVCO calibration\nR0[2] MUXOUT_LD_SEL R/W 0 Selects thestate ofthefunction oftheMUXout pin\n0:Readback\n1:Lock detect\nR0[1] RESET R/W 0 Resets andholds allstate machines andregisters todefault\nvalue.\n0:Normal operation\n1:Reset\nR0[0] POWERDOWN R/W 0 Powers down entire device\n0:Normal operation\n1:Powered down\nR1[2:0] CAL_CLK_DIV R/W 3 Sets divider forVCO calibration state machine clock based on\ninput frequency.\n0:Divide by1.Use forfOSC≤200MHz\n1:Divide by2.Use forfOSC≤400MHz\n2:Divide by4.Use forfOSC≤800MHz\n3:Divide by8.AllfOSC\nIfuser isnotconcerned with lock time, itisrecommended toset\nthisvalue to3.Byslowing down theVCO calibration, thebest\nandmost repeatable VCO phase noise canbeattained\nR7[14] OUT_FORCE R/W 0 Works with OUT_MUTE indisabling outputs when VCO\ncalibrating.\n47LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.2 Input Path Registers\nFigure 36.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR9 0 0 0OSC_\n2X0 1 1 0 0 0 0 0 0 1 0 0\nR10 0 0 0 1 MULT 1 0 1 1 0 0 0\nR11 0 0 0 0 PLL_R 1 0 0 0\nR12 0 1 0 1 PLL_R_PRE\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 25.Field Descriptions\nLocation Field Type Reset Description\nR9[12] OSC_2X R/W 0 Low=noise OSCin frequency doubler.\n0:Disabled\n1:Enabled\nR10[11:7] MULT R/W 1 Programmable input frequency multiplier\n0,2,,8-31: Reserved\n1:Byapss\n3:3X\n...\n7:7X\nR11[11:4] PLL_R R/W 1 Programmable input path divider after theprogrammable input\nfrequency multiplier.\nR12[11:0] PLL_R_PRE R/W 1 Programmable input path divider before theprogrammable input\nfrequency multiplier.\n7.6.3 Charge Pump Registers (R13, R14)\nFigure 37.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR14 0 0 0 1 1 1 1 0 0 CPG 0 0 0 0\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 26.Field Descriptions\nLocation Field Type Reset Description\nR14[6:4] CPG R/W 7 Effective charge-pump current. This isthesum ofupanddown\ncurrents.\n0:0mA\n1:6mA\n2:Reserved\n3:12mA\n4:3mA\n5:9mA\n6:Reserved\n7:15mA\n48LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.4 VCO Calibration Registers\nFigure 38.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR4 ACAL_CMP_DLY 0 1 0 0 0 0 1 1\nR8 0VCO_\nDACI\nSET_\nFORC\nE1 0VCO_\nCAPC\nTRL_\nFORC\nE0 0 0 0 0 0 0 0 0 0 0\nR16 0 0 0 0 0 0 0 VCO_DACISET\nR17 0 0 0 0 0 0 0 VCO_DACISET_STRT\nR19 0 0 1 0 0 1 1 1 VCO_CAPCTRL\nR20 1 1 VCO_SELVCO_\nSEL_\nFORC\nE0 0 0 1 0 0 1 0 0 0\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 27.Field Descriptions\nLocation Field Type Reset Description\nR4[15:8] ACAL_CMP_DELAY R/W 10 VCO amplitude calibration delay. Lowering thisvalue canspeed\nupVCO calibration, butlowering ittoomuch may degrade VCO\nphase noise. The minimum allowable value forthisfield is10\nandthisallows theVCO tocalibrate tothecorrect frequency for\nallscenarios. Toyield thebest andmost repeatable VCO phase\nnoise, thisrelationship should bemet: ACAL_CMP_DLY >\nFsmclk /10MHz, where Fsmclk =Fosc /2CAL_CLK_DIVandFosc\nistheinput reference frequency. Ifcalibration time isofconcern,\nthen itisrecommended tosetthisregister to≥25.\nR8[14] VCO_DACISET_FORCE R/W 0 This forces theVCO_DACISET value\nR8[11] VCO_CAPCTRL_FORCE R/W 0 This forces theVCO_CAPCTRL value\nR16[8:0] VCO_DACISET R/W 128 This sets thefinal amplitude fortheVCO calibration inthecase\nthatamplitude calibration isforced.\nR17[8:0] VCO_DACISET_STRT R/W 250 This sets theinitial starting point fortheVCO amplitude\ncalibration.\nR19[7:0] VCO_CAPCTRL R/W 183 This sets thefinal VCO band when VCO_CAPCTRL isforced.\nR20[13:11] VCO_SEL R/W 7 This sets VCO start core forcalibration andtheVCO when itis\nforced.\n0:NotUsed\n1:VCO1\n2:VCO2\n3:VCO3\n4:VCO4\n5:VCO5\n6:VCO6\n7:VCO7\nR20[10] VCO_SEL_FORCE R/W 0 This forces theVCO tousethecore specified byVCO_SEL. Itis\nintended mainly fordiagnostic purposes.\n0:Disabled (recommended)\n1:Enabled\n49LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.5 NDivider, MASH, andOutput Registers\nFigure 39.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR34 0 0 0 0 0 0 0 0 0 0 0 0 0 PLL_N[18:16]\nR36 PLL_N\nR37MASH\n_SEE\nD\n_EN0 PFD_DLY_SEL 0 0 0 0 0 1 0 0\nR38 PLL_DEN[31:16]\nR39 PLL_DEN[15:0]\nR40 [31:16]\nR41 [15:0]\nR42 PLL_NUM[31:16]\nR43 PLL_NUM[15:0]\nR44 0 0 OUTA_PWROUTB\n_PDOUTA\n_PDMASH\n_RES\nET_N0 0 MASH_ORDER\nR45 1 1 0 OUTA_MUX OUT_ISET 0 1 1 OUTB_PWR\nR46 0 0 0 0 0 1 1 1 1 1 1 1 1 1 OUTB_MUX\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 28.Field Descriptions\nLocation Field Type Reset Description\nR34[2:0]\nR36[15:0]PLL_N R/W 100 The PLL_N divider value isinthefeedback path anddivides the\nVCO frequency.\nR37[15] MASH_SEED_EN R/W 0 Enabling thisbitallows thetobeapplied toshift thephase atthe\noutput oroptimize spurs.\nR37[13:8] PFD_DLY_SEL R/W 2 The PFD_DLY_SEL must beadjusted inaccordance totheN-\ndivider value. This iswith thefunctional description fortheN-\ndivider.\nR38[15:0]\nR39[15:0]PLL_DEN R/W 42949672\n95The fractional denominator.\nR40[15:0]\nR41[15:0]MASH_SEED R/W 0 The initial state oftheMASH engine firstaccumulator. Can be\nused toshift phase oroptimize fractional spurs. Every time the\nfield isprogrammed, itADDS thisMASH seed totheexisting\none. Toreset it,usetheMASH_RESET_N bit.\nR42[15:0]\nR43[15:0]PLL_NUM R/W 0 The fractional numerator\nR44[13:8] OUTA_PWR R/W 31 Adjusts output power. Higher numbers give more output power\ntoapoint, depending onthepullup component used.\nR44[7] OUTB_PD R/W 1 Powers down output B\n0:Output Bactive\n1:Output Bpowered down\nR44[6] OUTA_PD R/W 0 Powers down output A\n0:Output AActive\n1:Output Apowered down\nR44[5] MASH_RESET_N R/W 1 Resets MASH circuitry toaninitial state\n0:MASH held inreset. Allfractions areignored\n1:Fractional mode enabled. MASH isNOT held inreset.\nR44[2:0] MASH_ORDER R/W 0 Sets theMASH order\n0:Integer mode\n1:First order modulator\n2:Second order modulator\n3:Third order modulator\n4:Fourth order modulator\n5-7: Reserved\n50LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 28.Field Descriptions (continued)\nLocation Field Type Reset Description\nR45[12:11] OUTA_MUX R/W 1 Selects what signal goes toRFoutA\n0:Channel divider\n1:VCO\n2:Reserved\n3:High impedance\nR45[10:9] OUT_ISET R/W 0 Setting toalower value allows slightly higher output power at\nhigher frequencies attheexpense ofhigher current\nconsumption.\n0:Maximum output power boost\n...\n3:Nooutput power boost\nR45[5:0] OUTB_PWR R/W 31 Output power setting forRFoutB.\nR46[1:0] OUTB_MUX R/W 1 Selects what signal goes toRFoutB\n0:Channel divider\n1:VCO\n2:SysRef (also ensure SYSREF_EN=1)\n3:High impedance\n7.6.6 SYNC andSysRefReq Input PinRegister\nFigure 40.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR58INPIN\n_IGN\nOREINPIN\n_HYS\nTINPIN_LVL INPIN_FMT 0 0 0 0 0 0 0 0 1\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 29.Field Descriptions\nLocation Field Type Reset Description\nR58[15] INPIN_IGNORE R/W 1 Ignore SYNC andSysRefReq Pins\n0:Pins areused. Only valid forVCO_PHASE_SYNC =1\n1:Pinisignored\nR58[14] INPIN_HYST R/W 0 High Hysteresis forLVDS mode\n0:Disabled\n1:Enabled\nR58[13:12] INPIN_LVL R/W 0 Sets bias level forLVDS mode. InLVDS mode, avoltage divider\ncanbeinserted toreduce susceptibility tocommon-mode noise\nofanLVDS linebecause theinput issingle-ended. With a\nreasonable setup, TIrecommends using INPIN_LVL =1(Vin) to\nusetheentire signal swing ofanLVDS line.\n0:Vin/4\n1:Vin\n2:Vin/2\n3:Invalid\nR58[11:9] INPIN_FMT R/W 0 0:SYNC =SysRefReq =CMOS\n1:SYNC =LVDS, SysRefReq=CMOS\n2:SYNC =CMOS, SysRefReq =LVDS\n3:SYNC =SysRefReq =LVDS\n4:Invalid\n5:Invalid\n6:Invalid\n7:Invalid\n51LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.7 Lock Detect Registers\nFigure 41.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR59 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0LD_T\nYPE\nR60 LD_DLY\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 30.Field Descriptions\nLocation Field Type Reset Description\nR59[0] LD_TYPE R/W 1 Lock detect type\n0:VCO calibration status\n1:VCO calibration status andIndirect Vtune\nR60[15:0] LD_DLY R/W 1000 Lock Detect Delay. This isthedelay added tothelock detect\nafter theVCO calibration issuccessful andbefore thelock\ndetect isasserted high. The delay added isinphase-detector\ncycles. Ifsetto0,thelock detect immediately becomes high\nafter theVCO calibration issuccessful.\n7.6.8 MASH_RESET\nFigure 42.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR69 MASH_RST_COUNT[31:16]\nR70 MASH_RST_COUNT[15:0]\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 31.Field Descriptions\nLocation Field Type Reset Description\nR69[15:0]\nR70[15:0]MASH_RST_COUNT R/W 50000 Ifthedesigner does notusethisdevice infractional mode with\nVCO_PHASE_SYNC =1,then thisfield canbesetto0.In\nphase-sync mode with fractions, thisbitisused sothatthere isa\ndelay fortheVCO divider after theMASH isreset. This delay\nmust besettogreater than thelock time ofthePLL. Itdoes\nimpact thelatency time oftheSYNC feature.\n52LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.9 SysREF Registers\nFigure 43.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR71 0 0 0 0 0 0 0 0 SYSREF_DIV_PRESYSR\nEF_P\nULSESYSR\nEF_E\nNSYSR\nEF_R\nEPEA\nT0 1\nR72 0 0 0 0 0 SYSREF_DIV\nR73 0 0 0 0 JESD_DAC2_CTRL JESD_DAC1_CTRL\nR74 SYSREF_PULSE_CNT JESD_DAC4_CTRL JESD_DAC3_CTRL\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 32.Field Descriptions\nLocation Field Type Reset Description\nR71[7:5] SYSREF_DIV_PRE R/W 4 Pre-divider forSYSREF\n1:Divide by1\n2:Divide by2\n4:Divide by4\nAllother states: invalid\nR71[4] SYSREF_PULSE R/W 0 Enable pulser mode inmaster mode\n0:Disabled\n1:Enabled\nR71[3] SYSREF_EN R/W 0 Enable SYSREF\nR71[2] SYSREF_REPEAT R/W 0 Enable repeater mode\n0:Master mode\n1:Repeater mode\nR72[10:0] SYSREF_DIV R/W 0 Divider fortheSYSREF\n0:Divide by4\n1:Divide by6\n2:Divide by8\n...\n2047: Divide by4098\nR73[5:0] JESD_DAC1_CTRL R/W 63 These aretheadjustments forthedelay fortheSYSREF. Two of\nthese must bezero andtheother twovalues must sum to63.R73[11:6] JESD_DAC2_CTRL R/W 0\nR74[5:0] JESD_DAC3_CTRL R/W 0\nR74[11:6] JESD_DAC4_CTRL R/W 0\nR74[15:12] SYSREF_PULSE_CNT R/W 0 Number ofpulses inpulse mode inmaster mode\n53LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.10 CHANNEL Divider Registers\nFigure 44.Registers Excluding Address\nReg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR31 0 CHDIV\n_DIV20 0 0 0 1 1 1 1 1 0 1 1 0 0\nR75 0 0 0 0 1 CHDIV 0 0 0 0 0 0\nTable 33.Field Descriptions\nLocation Field Type Reset Description\nR31[14] SEG1_EN R/W 0 Enable driver buffer forCHDIV >2\n0:Disabled (only valid forCHDIV =2)\n1:Enabled (use forCHDIV >2)\nR75[10:6] CHDIV R/W 0 VCO divider value\n0:2\n1:4\n2:6\n3:8\n4:12\n5:16\n6:24\n7:32\n8:48\n9:64\n10:72\n11:96\n12:128\n13:192\n14:256\n15:384\n16:512\n17:768\n18-31: Reserved\n54LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.11 Ramping andCalibration Fields\nFigure 45.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR78 0 0 0 0RAMP\n_THR\nESH[3\n2]0QUIC\nK_RE\nCAL_\nENVCO_CAPCTRL_STRT 1\nR79 RAMP_THRESH[31:16]\nR80 RAMP_THRESH[15:0]\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 34.Field Descriptions\nLocation Field Type Reset Description\nR78[11]\nR79[15:0]\nR80[15:0]RAMP_THRESH R/W 0 This sets how much theramp canchange theVCO frequency\nbefore calibrating. Ifthisfrequency ischosen tobeΔf,then itis\ncalculated asfollows:\nRAMP_THRESH =(Δf/fPD)×16777216\nR78[9] QUICK_RECAL_EN R/W 0 Causes theinitial VCO_CORE, VCO_CAPCTRL, and\nVCO_DACISET tobebased onthelastvalue. Useful ifthe\nfrequency change issmall, asisoften thecase forramping.\n0:Disabled\n1:Enabled\nR78[8:1] VCO_CAPCTRL_STRT R/W 0 This sets theinitial value forVCO_CAPCTRL ifnotoverridden\nbyother settings. Smaller values yield ahigher frequency band\nwithin aVCO core. Valid number range is0to183.\n55LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.12 Ramping Registers\nThese registers areonly relevant forramping functions andareenabled ifandonly ifRAMP_EN (R0[15]) =1.\n7.6.12.1 Ramp Limits\nFigure 46.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RAMP\n_LIMI\nT_HIG\nH[32]\nR82 RAMP_LIMIT_HIGH[31:16]\nR83 RAMP_LIMIT_HIGH[15:0]\nR84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RAMP\n_LIMI\nT_LO\nW[32]\nR85 RAMP_LIMIT_LOW[31:16]\nR86 RAMP_LIMIT_LOW[15:0]\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 35.Field Descriptions\nLocation Field Type Reset Description\nR81[0]\nR82[15:0]\nR83[15:0]RAMP_LIMIT_HIGH R/W 0 This sets amaximum frequency thattheramp cannotexceed\nsothattheVCO does notgetsetbeyond avalid frequency\nrange. Suppose fHIGH isthisfrequency andfVCOisthestarting\nVCO frequency then:\nForfHIGH≥fVCO:\nRAMP_LIMIT_HIGH =(fHIGH –fVCO)/fPD×16777216\nForfHIGH <fVCOthisisnotavalid condition tochoose.\nR84[0]\nR85[15:0]\nR86[15:0]RAMP_LIMIT_LOW R/W 0 This sets aminimum frequency thattheramp cannotexceed so\nthattheVCO does notgetsetbeyond avalid frequency range.\nSuppose fLOWisthisfrequency andfVCOisthestarting VCO\nfrequency then:\nForfLOW≤fVCO:\nRAMP_LIMIT_LOW =233–16777216 x(fVCO–fLOW)/fPD\nForfLOW>fVCO,thisisnotavalid condition tochoose.\n56LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.12.2 Ramping Triggers, Burst Mode, andRAMP0_RST\nFigure 47.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR96RAMP\n_BUR\nST_E\nNRAMP_BURST_COUNT 0 0\nR97RAMP\n0_RS\nT0 0 0 1 RAMP_TRIGB RAMP_TRIGA 0RAMP_BURS\nT_TRIG\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 36.Field Descriptions\nLocation Field Type Reset Description\nR96[15] RAMP_BURST_EN R/W 0 Enables burst ramping mode. Inthismode, a\nRAMP_BURST_COUNT ramps aresent outwhen RAMP_EN is\nsetfrom 0to1.\n0:Disabled\n1:Enabled\nRAMP96[1\n4:2]RAMP_BURST_COUNT R/W 0 Sets how many ramps areruninburst ramping mode.\nR97[15] RAMP0_RST R/W 0 Resets RAMP0 atstart oframp toeliminate round-off errors.\nMust only beused inautomatic ramping mode.\n0:Disabled\n1:Enabled\nR97[6:3] RAMP_TRIGA R/W 0 Multipurpose Trigger Adefinition:\n0:Disabled\n1:RampClk pinrising edge\n2:RampDir pinrising edge\n4:Always triggered\n9:RampClk pinfalling edge\n10:RampDir pinfalling edge\nAllother states: reserved\nR97[10:7] RAMP_TRIGB R/W 0 Multipurpose trigger Bdefinition:\n0:Disabled\n1:RampClk pinRising Edge\n2:RampDir pinRising Edge\n4:Always Triggered\n9:RampClk pinFalling Edge\n10:RampDir pinFalling Edge\nAllother states: Reserved\nR97[1:0] RAMP_BURST_TRIG R/W 0 Ramp burst trigger definition thattriggers thenext ramp inthe\ncount. Note thatRAMP_EN starts thecount, notthisword.\n0:Ramp Transition\n1:Trigger A\n2:Trigger B\n3:Reserved\n57LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated7.6.12.3 Ramping Configuration\nFigure 48.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR98 RAMP0_INC[29:16] 0RAMP\n0_DL\nY\nR99 RAMP0_INC[15:0]\nR100 RAMP0_LEN\nR101 0 0 0 0 0 0 0 0 0RAMP\n1\n_DLYRAMP\n1\n_RSTRAMP\n0\n_NEX\nT0 0RAMP0_\nNEXT_TRIG\nR102 0 0 RAMP1_INC[29:16]\nR103 RAMP1_INC[15:0]\nR104 RAMP1_LEN\nR105 RAMP_DLY_CNTRAMP\n_MAN\nUALRAMP\n1\n_NEX\nT0 0RAMP1_\nNEXT_TRIG\nR106 0 0 0 0 0 0 0 0 0 0 0RAMP\n_TRIG\n_CAL0RAMP_SCALE_COUN\nT\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 37.Field Descriptions\nLocation Field Type Reset Description\nR98[15:2]\nR99[15:0]RAMP0_INC R/W 0 2\'scomplement oftheamount theRAMP0 isincremented in\nphase detector cycles.\nR98[0] RAMP0_DLY R/W 0 Enabling thisbituses twoclocks instead ofonetoclock the\nramp. Effectively doubling thelength.\n0:Normal ramp length\n1:Double ramp length\nR100[15:0] RAMP0_LEN R/W 0 Length ofRAMP0 inphase detector cycles\nR101[6] RAMP1_DLY R/W 0 Enabling thisbituses twoclocks instead ofonetoclock the\nramp. Effectively doubling thelength.\n0:Normal ramp length\n1:Double ramp length\nR101[5] RAMP1_RST R/W 0 Resets RAMP1 toeliminate rounding errors. Must beused in\nautomatic ramping mode.\n0:Disabled\n1:Enabled\nR101[4] RAMP0_NEXT R/W 0 Defines what ramp comes after RAMP0\n0:RAMP0\n1:RAMP1\nR101[1:0] RAMP0_NEXT_TRIG R/W 0 Defines what triggers thenext ramp\n0:RAMP0_LEN timeout counter\n1:Trigger A\n2:Trigger B\n3:Reserved\nR102[13:0]\nR103[15:0]RAMP1_INC R/W 0 2\'scomplement oftheamount theRAMP1 isincremented in\nphase detector cycles.\nR104[15:0] RAMP1_LEN R/W 0 Length ofRAMP1 inphase detector cycles\nR105[15:6] RAMP_DLY_CNT R/W 0 This isthenumber ofstate machine clock cycles fortheVCO\ncalibration inautomatic mode. IftheVCO calibration isless, then\nitisthistime. Ifitismore, then thetime istheVCO calibration\ntime.\nR105[5] RAMP_MANUAL R/W 0 Enables manual ramping mode, orotherwise automatic mode\n0:Automatic ramping mode\n1:Manual ramping mode\n58LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedTable 37.Field Descriptions (continued)\nLocation Field Type Reset Description\nR105[4] RAMP1_NEXT R/W 0 Determines what ramp comes after RAMP1:\n0:RAMP0\n1:RAMP1\nR105[1:0] RAMP1_NEXT_TRIG R/W 0 Defines what triggers thenext ramp\n0:RAMP1_LEN timeout counter\n1:Trigger A\n2:Trigger B\n3:Reserved\nR106[4] RAMP_TRIG_CAL R/W 0 Enabling thisbitforces theVCO tocalibrate after theramp.\nR106[2:0] RAMP_SCALE_COUNT R/W 7 Multiplies RAMP_DLY count by2RAMP_SCALE_COUNT\n7.6.13 Readback Registers\nFigure 49.Registers Excluding Address\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nR110 0 0 0 0 0rb_LD_\nVTUNE0 rb_VCO_SEL 0 0 0 0 0\nR111 0 0 0 0 0 0 0 0 rb_VCO_CAPCTRL\nR112 0 0 0 0 0 0 0 rb_VCO_DACISET\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 38.Field Descriptions\nLocation Field Type Reset Description\nR110[10:9] rb_LD_VTUNE R 0 Readback ofVtune lock detect\n0:Unlocked (Vtune low)\n1:Invalid State\n2:Locked\n3:Unlocked (Vtune High)\nR110[7:5] rb_VCO_SEL R 0 Reads back theactual VCO thatthecalibration hasselected.\n0:Invalid\n1:VCO1\n...\n7:VCO7\nR111[7:0] rb_VCO_CAPCTRL R 183 Reads back theactual CAPCTRL capcode value theVCO\ncalibration haschosen.\nR112[8:0] rb_VCO_DACISET R 170 Reads back theactual amplitude (DACISET) value thattheVCO\ncalibration haschosen.\nCMOS Sine wave DifferentialVOSCin\nVOSCinVOSCin\n59LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 OSCin Configuration\nThe OSCin supports single-ended ordifferential clocks. There must beaAC-coupling capacitor inseries before\nthedevice pin.The OSCin inputs arehigh-impedance CMOS with internal bias voltage. TIrecommends putting\ntermination shunt resistors toterminate thedifferential traces (ifthere are50-Ωcharacteristic traces, place 50-Ω\nresistors). The OSCin and OSCin* side should bematched inlayout. Aseries AC-coupling capacitors should\nimmediately follow OSCin pins intheboard layout, then theshunt termination resistors toground should be\nplaced after.\nInput clock definitions areshown inFigure 50:\nFigure 50.Input Clock Definitions\n8.1.2 OSCin Slew Rate\nThe slew rate oftheOSCin signal can impact thespurs and phase noise oftheLMX2594 ifitistoolow. In\ngeneral, ahigh slew rate andalower amplitude signal, such asLVDS, cangive best performance.\n8.1.3 RFOutput Buffer Power Control\nThe OUTA_PWR and OUTB_PWR registers canbeused tocontrol theoutput power oftheoutput buffers. The\nsetting foroptimal power may depend onthepullup component, butistypically around 50.The higher thesetting,\nthehigher thecurrent consumption oftheoutput buffer.\n8.1.4 RFOutput Buffer Pullup\nThe choice ofoutput buffer components isvery important and canhave aprofound impact ontheoutput power.\nTable 39shows how totreat each pin.Ifusing asingle-ended output, apullup isrequired, andtheuser canputa\n50-Ωresistor after thecapacitor.\n+vcc\nR\nRFoutAPC\n+vcc\nL\nRFoutAPC\n60LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments IncorporatedApplication Information (continued)\nTable 39.Different Methods forPullup onOutputs\nPULLUP STYLE DIAGRAM COMMENTS\nInductorPotentially higher output power,\nbutoutput impedance isfarfrom\n50Ω.Consider also using with a\nresistive pad.\nResistor More consistent matching\nTable 40.Output Pullup Configuration\nCOMPONENT VALUE PART NUMBER\nInductor Varies with frequency\nResistor 50Ω Vishay FC0402E50R0BST1\nCapacitor Varies with frequencyATC 520L103KT16T\nATC 504L50R0FTNCFT\n0.01µFC7\n0.01µFC100.01µFC110.01µFC1250R38\n68R2_LFOpenC3_LF18R4_LF\n1800pFC4_LF1µFC27\n1µFC26\n1µFC18\n1µFC23\n10µFC221µFC28\n0.1µFC14\n0.1µFC1550R37\n0.01µFC6\n0.1µFC30\n1µFC290.01µFC5\nRampCLK\nRampDir50R3950R40MUXout\nSYNC\nSysRefReq18nHL1\nVccRF\n18nHL2VccRF\n0R3_LF\n390pFC1_LF0.068µFC2_LF\n1µFC24\n10µFC20\n10µFC25\n1µFC19\n10µFC21CE1\nGND2\nVBIASVCO3GND4SYNC5\nGND6VCCDIG7\nOSCINP8\nOSCINM9VREGIN10VCCCP11\nCPOUT12\nGND13\nGND14VCCMASH15\nSCK16SDI17RFOUTBM18\nRFOUTBP19\nMUXOUT20VCCBUF21\nRFOUTAM22RFOUTAP23\nCSB24\nGND25VCCVCO226\nVBIASVCO227SYSREFREQ28\nVREFVCO229RAMPCLK30\nGND31RAMPDIR32\nVBIASVARAC33\nGND34VTUNE35\nVREFVCO36VCCVCO37\nVREGVCO38\nGND39\nGND40\nGND41U1\nLMX2594RHAR\n100R32Vcc\nCSB\nSDI\nSCK\nOSCinP\nOSCinNVccRF\nRFoutBPRFoutAP\nRFoutAM\nRFoutBM\nCE\n     Copyright © 2017, Texas Instruments Incorporated      \nLMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\n61\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.2 Typical Application\nFigure 51.Typical Application Schematic\n62LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.2.1 Design Requirements\nThe design oftheloop filter iscomplex and istypically done with software. The PLLATINUM ™Sim software is\nanexcellent resource fordoing this and thedesign isshown intheFigure 52.For those interested inthe\nequations involved, thePLL Performance, Simulation, andDesign Handbook listed intheend ofthisdocument\ngoes intogreat detail astothetheory anddesign ofPLL loop filters.\nFigure 52.PLLATINUM ™SimDesign Screen\n8.2.2 Detailed Design Procedure\nThe integration ofphase noise over acertain bandwidth (jitter) isanperformance specification that translates to\nsignal-to-noise ratio. Phase noise inside theloop bandwidth isdominated bythePLL, while thephase noise\noutside theloop bandwidth isdominated bytheVCO. Generally, jitter islowest iftheloop bandwidth isdesigned\ntothepoint where thetwo intersect. Ahigher phase margin loop filter design has less peaking attheloop\nbandwidth and thus lower jitter. The tradeoff with thisisthat longer lock times and spurs must beconsidered in\ndesign aswell.\n63LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated8.2.3 Application Curve\nFigure 53.Typical Jitter\n64LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated(1) The bias level ismeasured after following Recommended Initial Power-Up Sequence .9Power Supply Recommendations\nIffractional spurs arealarge concern, using aferrite bead toeach ofthese power supply pins canreduce spurs\ntoasmall degree. This device has integrated LDOs, which improves theresistance topower supply noise.\nHowever, thepullup components ontheRFoutA andRFoutB pins ontheoutputs have adirect connection tothe\npower supply, take extra care toensure thatthevoltage isclean forthese pins. Figure 54isatypical application\nexample.\nThis device canbepowered byanexternal DC-DC buck converter, such astheTPS62150. Note that although\nRtps, Rtps1, andRtps2 are0Ωintheschematic, they could bepotentially replaced with alarger resistor value or\ninductor value forbetter power supply filtering.\nFigure 54.Using theTPS62150 asaPower Supply\nForDCbias levels, refer to.\nTable 41.Bias Levels ofPins\nPinNumber PinName Bias Level(1)\n3 VBIASVCO 1.3\n27 VBIASVCO2 0.7\n29 VREFVCO2 2.9\n33 VBIASVARAC 1.7\n36 VREFVCO 2.9\n38 VREGVCO 2.1\n65LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nIngeneral, thelayout guidelines aresimilar tomost other PLL devices. Here aresome specific guidelines.\n•GND pins may berouted onthepackage back totheDAP.\n•The OSCin pins areinternally biased andmust beAC-coupled.\n•Ifnotused, RampClk, RampDir, andSysRefReq canbegrounded totheDAP.\n•For theVtune pin, trytoplace aloop filter capacitor asclose aspossible tothepin. This may mean\nseparating thecapacitor from therestoftheloop filter.\n•Fortheoutputs, keep thepullup component asclose aspossible tothepinandusethesame component on\neach side ofthedifferential pair.\n•Ifasingle-ended output isneeded, theother side must have thesame loading and pullup. However, the\nrouting fortheused side canbeoptimized byrouting thecomplementary side through aviatotheother side\noftheboard. Onthisside, usethesame pullup andmake theload look equivalent totheside thatisused.\n•Ensure thatDAP ondevice iswell-grounded with many vias, preferably copper filled.\n•Have athermal pad that isaslarge astheLMX2594 exposed pad. Add vias tothethermal pad tomaximize\nthermal performance.\n•Use alowloss dielectric material, such asRogers 4003, foroptimal output power.\n•See instructions fortheLMX2594EVM (LMX2594 EVM Instructions, 15GHz Wideband Low Noise PLL With\nIntegrated VCO )formore details onlayout.\n66LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated10.2 Layout Example\nFigure 55.LMX2594 PCB Layout\n67LMX2594\nwww.ti.com SNAS696C –MARCH 2017 –REVISED APRIL 2019\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nTexas Instruments hasseveral software tools toaidinthedevelopment atwww.ti.com .Among these tools are:\n•EVM software tounderstand how toprogram thedevice andforprogramming theEVM board.\n•EVM board instructions forseeing typical measured data with detailed measurement conditions and a\ncomplete design.\n•PLLatinum Sim program fordesigning loop filters, simulating phase noise, andsimulating spurs .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•AN-1879 Fractional NFrequency Synthesis (SNAA062)\n•PLLPerformance, Simulation, andDesign Handbook (SNAA106)\n•LMX2594 EVM Instructions –15-GHz Wideband Low Noise PLLWith Integrated VCO (SNAU210)\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nPLLATINUM, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n68LMX2594\nSNAS696C –MARCH 2017 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: LMX2594Submit Documentation Feedback Copyright ©2017 –2019, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMX2594RHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 LMX2594\nLMX2594RHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 LMX2594\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMX2594RHAR VQFN RHA 402500 330.0 16.4 6.36.31.512.016.0 Q1\nLMX2594RHAT VQFN RHA 40250 178.0 16.4 6.36.31.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMX2594RHAR VQFN RHA 402500 356.0 356.0 35.0\nLMX2594RHAT VQFN RHA 40250 208.0 191.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHA 40\nPLASTIC QUAD FLATPACK - NO LEAD 6 x 6, 0.5 mm pitch\n4225870/A\nwww.ti.comPACKAGE OUTLINE\nC\n40X 0.3\n0.24.5 0.1\n40X 0.50.31 MAX\n(0.2) TYP0.050.00\n36X 0.5\n2X\n4.52X 4.5A6.15.9 B\n6.15.90.30.20.50.3\n(0.1)VQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n110 21\n3011 20\n40 31\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nDETAILSEE TERMINAL\nSYMMSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.41SEE SIDE WALL\nDETAILSCALE  2.200\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nSIDE WALL DETAIL\nOPTIONAL METAL THICKNESS\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND40X (0.25)40X (0.6)\n(0.2) TYP\nVIA\n36X (0.5)(5.8)\n(5.8)(4.5)\n(R0.05)\nTYP4X\n(1.46)4X\n(1.27)\n(0.73) TYP\n4X (1.27)(0.73)\nTYP\n4X (1.46)VQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019SYMM\n1\n10\n11 20213031 40\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X41\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n40X (0.6)\n40X (0.25)\n36X (0.5)\n(5.8)(5.8)9X ( 1.26)\n(1.46)\nTYP(1.46) TYP\n(R0.05) TYPVQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 41:\n70% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMM1\n10\n11 20213031 40\n41\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMX2594RHAT

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.15V to 3.45V (typical 3.3V)
  
- **Current Ratings:**
  - Supply Current: 340 mA (at 15 GHz output with specific conditions)
  - Power-down Current: 5 mA

- **Power Consumption:**
  - Power-on Reset Current: 170 mA
  - Power Consumption varies based on output power settings and frequency.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - VQFN (40 pins), dimensions 6.00 mm x 6.00 mm

- **Special Features:**
  - Wideband PLL synthesizer with output frequency range from 10 MHz to 15 GHz.
  - Phase noise of -110 dBc/Hz at 100 kHz offset with a 15 GHz carrier.
  - Programmable output power up to 7 dBm.
  - Integrated VCO with fast calibration speed (<20 µs).
  - Supports SYSREF for JESD204B applications.
  - Phase synchronization capability across multiple devices.
  - Programmable frequency ramp and chirp generation for FMCW applications.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

**Description:**
The LMX2594 is a high-performance, wideband RF synthesizer designed for generating frequencies from 10 MHz to 15 GHz. It features an integrated voltage-controlled oscillator (VCO) and a fractional-N phase-locked loop (PLL) architecture, which allows for fine frequency resolution and low phase noise. The device is optimized for applications requiring low jitter and high stability, making it suitable for advanced communication systems, including 5G and mm-wave wireless infrastructure.

**Typical Applications:**
- **5G and mm-Wave Wireless Infrastructure:** The LMX2594 is ideal for generating high-frequency signals required in next-generation wireless communication systems.
- **Test and Measurement Equipment:** Its low phase noise and high stability make it suitable for precision test equipment.
- **Radar Systems:** The ability to generate precise frequencies is essential for radar applications.
- **MIMO and Phased Array Antennas:** The phase synchronization feature allows for coherent signal generation across multiple antennas.
- **High-Speed Data Converter Clocking:** Supports JESD204B, making it suitable for high-speed data converters in various applications.

This summary encapsulates the essential specifications and applications of the LMX2594RHAT, providing a clear understanding of its capabilities and use cases in electronic designs.