\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def}{}\doxysection{FMC\+\_\+\+SDRAM\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_f_m_c___s_d_r_a_m___init_type_def}\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}


FMC SDRAM Configuration Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+fmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}{SDBank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_acbbfb0bee838a8a0a04982ffeb8a95a5}{Column\+Bits\+Number}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a1500cf40e0f5747c5a2bde595d223b22}{Row\+Bits\+Number}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}{Memory\+Data\+Width}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a2b4c8c6b060984db4056f6721390507b}{Internal\+Bank\+Number}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a544cf8496562a4ab2eda92daa2e5a293}{CASLatency}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_aefcc23c240bc3c3a4fea3244db56bb42}{Write\+Protection}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a0bac0f3d69aa0901f88497ae43425bf8}{SDClock\+Period}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a687019d20e8465ab5e2bd29d7d2696d5}{Read\+Burst}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a087d85bcc9a70a0f36d8baf81cc98ef6}{Read\+Pipe\+Delay}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FMC SDRAM Configuration Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00359}{359}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a544cf8496562a4ab2eda92daa2e5a293}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a544cf8496562a4ab2eda92daa2e5a293}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!CASLatency@{CASLatency}}
\index{CASLatency@{CASLatency}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CASLatency}{CASLatency}}
{\footnotesize\ttfamily uint32\+\_\+t CASLatency}

Defines the SDRAM CAS latency in number of memory clock cycles. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___c_a_s___latency}{FMC SDRAM CAS Latency}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00376}{376}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_acbbfb0bee838a8a0a04982ffeb8a95a5}\label{struct_f_m_c___s_d_r_a_m___init_type_def_acbbfb0bee838a8a0a04982ffeb8a95a5}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!ColumnBitsNumber@{ColumnBitsNumber}}
\index{ColumnBitsNumber@{ColumnBitsNumber}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ColumnBitsNumber}{ColumnBitsNumber}}
{\footnotesize\ttfamily uint32\+\_\+t Column\+Bits\+Number}

Defines the number of bits of column address. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___column___bits__number}{FMC SDRAM Column Bits number}}. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00364}{364}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a2b4c8c6b060984db4056f6721390507b}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a2b4c8c6b060984db4056f6721390507b}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!InternalBankNumber@{InternalBankNumber}}
\index{InternalBankNumber@{InternalBankNumber}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{InternalBankNumber}{InternalBankNumber}}
{\footnotesize\ttfamily uint32\+\_\+t Internal\+Bank\+Number}

Defines the number of the device\textquotesingle{}s internal banks. This parameter can be of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___internal___banks___number}{FMC SDRAM Internal Banks Number}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00373}{373}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}\label{struct_f_m_c___s_d_r_a_m___init_type_def_af0394bcbd36a3a795896fe8c61371ab2}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!MemoryDataWidth@{MemoryDataWidth}}
\index{MemoryDataWidth@{MemoryDataWidth}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemoryDataWidth}{MemoryDataWidth}}
{\footnotesize\ttfamily uint32\+\_\+t Memory\+Data\+Width}

Defines the memory device width. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___memory___bus___width}{FMC SDRAM Memory Bus Width}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00370}{370}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a687019d20e8465ab5e2bd29d7d2696d5}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a687019d20e8465ab5e2bd29d7d2696d5}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!ReadBurst@{ReadBurst}}
\index{ReadBurst@{ReadBurst}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ReadBurst}{ReadBurst}}
{\footnotesize\ttfamily uint32\+\_\+t Read\+Burst}

This bit enable the SDRAM controller to anticipate the next read commands during the CAS latency and stores data in the Read FIFO. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___read___burst}{FMC SDRAM Read Burst}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00386}{386}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a087d85bcc9a70a0f36d8baf81cc98ef6}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a087d85bcc9a70a0f36d8baf81cc98ef6}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!ReadPipeDelay@{ReadPipeDelay}}
\index{ReadPipeDelay@{ReadPipeDelay}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ReadPipeDelay}{ReadPipeDelay}}
{\footnotesize\ttfamily uint32\+\_\+t Read\+Pipe\+Delay}

Define the delay in system clock cycles on read data path. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___read___pipe___delay}{FMC SDRAM Read Pipe Delay}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00390}{390}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a1500cf40e0f5747c5a2bde595d223b22}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a1500cf40e0f5747c5a2bde595d223b22}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!RowBitsNumber@{RowBitsNumber}}
\index{RowBitsNumber@{RowBitsNumber}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{RowBitsNumber}{RowBitsNumber}}
{\footnotesize\ttfamily uint32\+\_\+t Row\+Bits\+Number}

Defines the number of bits of column address. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___row___bits__number}{FMC SDRAM Row Bits number}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00367}{367}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a479911631ba9f327542552bb21a759fb}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!SDBank@{SDBank}}
\index{SDBank@{SDBank}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDBank}{SDBank}}
{\footnotesize\ttfamily uint32\+\_\+t SDBank}

Specifies the SDRAM memory device that will be used. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___bank}{FMC SDRAM Bank}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00361}{361}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a0bac0f3d69aa0901f88497ae43425bf8}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a0bac0f3d69aa0901f88497ae43425bf8}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!SDClockPeriod@{SDClockPeriod}}
\index{SDClockPeriod@{SDClockPeriod}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SDClockPeriod}{SDClockPeriod}}
{\footnotesize\ttfamily uint32\+\_\+t SDClock\+Period}

Define the SDRAM Clock Period for both SDRAM devices and they allow to disable the clock before changing frequency. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___clock___period}{FMC SDRAM Clock Period}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00382}{382}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_aefcc23c240bc3c3a4fea3244db56bb42}\label{struct_f_m_c___s_d_r_a_m___init_type_def_aefcc23c240bc3c3a4fea3244db56bb42}} 
\index{FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}!WriteProtection@{WriteProtection}}
\index{WriteProtection@{WriteProtection}!FMC\_SDRAM\_InitTypeDef@{FMC\_SDRAM\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WriteProtection}{WriteProtection}}
{\footnotesize\ttfamily uint32\+\_\+t Write\+Protection}

Enables the SDRAM device to be accessed in write mode. This parameter can be a value of \mbox{\hyperlink{group___f_m_c___s_d_r_a_m___write___protection}{FMC SDRAM Write Protection}}. ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00379}{379}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}\end{DoxyCompactItemize}
