#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000284d61f9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000284d6238940_0 .net "PC", 31 0, v00000284d6231fb0_0;  1 drivers
v00000284d62388a0_0 .var "clk", 0 0;
v00000284d6238580_0 .net "clkout", 0 0, L_00000284d623abd0;  1 drivers
v00000284d62379a0_0 .net "cycles_consumed", 31 0, v00000284d6237cc0_0;  1 drivers
v00000284d6237a40_0 .var "rst", 0 0;
S_00000284d61f9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000284d61f9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000284d6210260 .param/l "RType" 0 4 2, C4<000000>;
P_00000284d6210298 .param/l "add" 0 4 5, C4<100000>;
P_00000284d62102d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000284d6210308 .param/l "addu" 0 4 5, C4<100001>;
P_00000284d6210340 .param/l "and_" 0 4 5, C4<100100>;
P_00000284d6210378 .param/l "andi" 0 4 8, C4<001100>;
P_00000284d62103b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000284d62103e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000284d6210420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000284d6210458 .param/l "j" 0 4 12, C4<000010>;
P_00000284d6210490 .param/l "jal" 0 4 12, C4<000011>;
P_00000284d62104c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000284d6210500 .param/l "lw" 0 4 8, C4<100011>;
P_00000284d6210538 .param/l "nor_" 0 4 5, C4<100111>;
P_00000284d6210570 .param/l "or_" 0 4 5, C4<100101>;
P_00000284d62105a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000284d62105e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000284d6210618 .param/l "sll" 0 4 6, C4<000000>;
P_00000284d6210650 .param/l "slt" 0 4 5, C4<101010>;
P_00000284d6210688 .param/l "slti" 0 4 8, C4<101010>;
P_00000284d62106c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000284d62106f8 .param/l "sub" 0 4 5, C4<100010>;
P_00000284d6210730 .param/l "subu" 0 4 5, C4<100011>;
P_00000284d6210768 .param/l "sw" 0 4 8, C4<101011>;
P_00000284d62107a0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000284d62107d8 .param/l "xori" 0 4 8, C4<001110>;
L_00000284d6239f20 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a150 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a5b0 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a3f0 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a1c0 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a690 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a7e0 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a460 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623abd0 .functor OR 1, v00000284d62388a0_0, v00000284d62064d0_0, C4<0>, C4<0>;
L_00000284d623a4d0 .functor OR 1, L_00000284d62bb5d0, L_00000284d62bbb70, C4<0>, C4<0>;
L_00000284d623a000 .functor AND 1, L_00000284d62ba090, L_00000284d62bb2b0, C4<1>, C4<1>;
L_00000284d6239e40 .functor NOT 1, v00000284d6237a40_0, C4<0>, C4<0>, C4<0>;
L_00000284d623a620 .functor OR 1, L_00000284d62ba590, L_00000284d62ba630, C4<0>, C4<0>;
L_00000284d623a0e0 .functor OR 1, L_00000284d623a620, L_00000284d62ba6d0, C4<0>, C4<0>;
L_00000284d623a540 .functor OR 1, L_00000284d62cd2d0, L_00000284d62cd5f0, C4<0>, C4<0>;
L_00000284d623a230 .functor AND 1, L_00000284d62babd0, L_00000284d623a540, C4<1>, C4<1>;
L_00000284d623a700 .functor OR 1, L_00000284d62cd730, L_00000284d62cbe30, C4<0>, C4<0>;
L_00000284d623a380 .functor AND 1, L_00000284d62cdaf0, L_00000284d623a700, C4<1>, C4<1>;
L_00000284d623ab60 .functor NOT 1, L_00000284d623abd0, C4<0>, C4<0>, C4<0>;
v00000284d6232370_0 .net "ALUOp", 3 0, v00000284d6205530_0;  1 drivers
v00000284d6232410_0 .net "ALUResult", 31 0, v00000284d6232870_0;  1 drivers
v00000284d62351e0_0 .net "ALUSrc", 0 0, v00000284d6206c50_0;  1 drivers
v00000284d62341a0_0 .net "ALUin2", 31 0, L_00000284d62cd7d0;  1 drivers
v00000284d6233fc0_0 .net "MemReadEn", 0 0, v00000284d6206cf0_0;  1 drivers
v00000284d62338e0_0 .net "MemWriteEn", 0 0, v00000284d6204e50_0;  1 drivers
v00000284d6233b60_0 .net "MemtoReg", 0 0, v00000284d6206250_0;  1 drivers
v00000284d6235000_0 .net "PC", 31 0, v00000284d6231fb0_0;  alias, 1 drivers
v00000284d6234920_0 .net "PCPlus1", 31 0, L_00000284d62bb170;  1 drivers
v00000284d62337a0_0 .net "PCsrc", 0 0, v00000284d6232d70_0;  1 drivers
v00000284d6234ec0_0 .net "RegDst", 0 0, v00000284d62050d0_0;  1 drivers
v00000284d6234100_0 .net "RegWriteEn", 0 0, v00000284d62052b0_0;  1 drivers
v00000284d6233980_0 .net "WriteRegister", 4 0, L_00000284d62bb710;  1 drivers
v00000284d6233d40_0 .net *"_ivl_0", 0 0, L_00000284d6239f20;  1 drivers
L_00000284d6271e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000284d6234060_0 .net/2u *"_ivl_10", 4 0, L_00000284d6271e00;  1 drivers
L_00000284d62721f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6234d80_0 .net *"_ivl_101", 15 0, L_00000284d62721f0;  1 drivers
v00000284d62344c0_0 .net *"_ivl_102", 31 0, L_00000284d62bb210;  1 drivers
L_00000284d6272238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d62349c0_0 .net *"_ivl_105", 25 0, L_00000284d6272238;  1 drivers
L_00000284d6272280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6233ca0_0 .net/2u *"_ivl_106", 31 0, L_00000284d6272280;  1 drivers
v00000284d6233840_0 .net *"_ivl_108", 0 0, L_00000284d62ba090;  1 drivers
L_00000284d62722c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000284d6234ce0_0 .net/2u *"_ivl_110", 5 0, L_00000284d62722c8;  1 drivers
v00000284d6234240_0 .net *"_ivl_112", 0 0, L_00000284d62bb2b0;  1 drivers
v00000284d6234740_0 .net *"_ivl_115", 0 0, L_00000284d623a000;  1 drivers
v00000284d6234560_0 .net *"_ivl_116", 47 0, L_00000284d62bbc10;  1 drivers
L_00000284d6272310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d62346a0_0 .net *"_ivl_119", 15 0, L_00000284d6272310;  1 drivers
L_00000284d6271e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000284d6233a20_0 .net/2u *"_ivl_12", 5 0, L_00000284d6271e48;  1 drivers
v00000284d62342e0_0 .net *"_ivl_120", 47 0, L_00000284d62ba130;  1 drivers
L_00000284d6272358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6235280_0 .net *"_ivl_123", 15 0, L_00000284d6272358;  1 drivers
v00000284d6234380_0 .net *"_ivl_125", 0 0, L_00000284d62ba1d0;  1 drivers
v00000284d62347e0_0 .net *"_ivl_126", 31 0, L_00000284d62bb3f0;  1 drivers
v00000284d6235140_0 .net *"_ivl_128", 47 0, L_00000284d62bb030;  1 drivers
v00000284d6233f20_0 .net *"_ivl_130", 47 0, L_00000284d62bb490;  1 drivers
v00000284d6233c00_0 .net *"_ivl_132", 47 0, L_00000284d62ba8b0;  1 drivers
v00000284d62353c0_0 .net *"_ivl_134", 47 0, L_00000284d62bb7b0;  1 drivers
v00000284d6233ac0_0 .net *"_ivl_14", 0 0, L_00000284d6238120;  1 drivers
v00000284d6234600_0 .net *"_ivl_140", 0 0, L_00000284d6239e40;  1 drivers
L_00000284d62723e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6234420_0 .net/2u *"_ivl_142", 31 0, L_00000284d62723e8;  1 drivers
L_00000284d62724c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000284d6233e80_0 .net/2u *"_ivl_146", 5 0, L_00000284d62724c0;  1 drivers
v00000284d6234880_0 .net *"_ivl_148", 0 0, L_00000284d62ba590;  1 drivers
L_00000284d6272508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000284d6233de0_0 .net/2u *"_ivl_150", 5 0, L_00000284d6272508;  1 drivers
v00000284d6234a60_0 .net *"_ivl_152", 0 0, L_00000284d62ba630;  1 drivers
v00000284d6234f60_0 .net *"_ivl_155", 0 0, L_00000284d623a620;  1 drivers
L_00000284d6272550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000284d6234b00_0 .net/2u *"_ivl_156", 5 0, L_00000284d6272550;  1 drivers
v00000284d6234ba0_0 .net *"_ivl_158", 0 0, L_00000284d62ba6d0;  1 drivers
L_00000284d6271e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000284d6234c40_0 .net/2u *"_ivl_16", 4 0, L_00000284d6271e90;  1 drivers
v00000284d62350a0_0 .net *"_ivl_161", 0 0, L_00000284d623a0e0;  1 drivers
L_00000284d6272598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6234e20_0 .net/2u *"_ivl_162", 15 0, L_00000284d6272598;  1 drivers
v00000284d6235320_0 .net *"_ivl_164", 31 0, L_00000284d62ba770;  1 drivers
v00000284d6233520_0 .net *"_ivl_167", 0 0, L_00000284d62bad10;  1 drivers
v00000284d62335c0_0 .net *"_ivl_168", 15 0, L_00000284d62bab30;  1 drivers
v00000284d6233660_0 .net *"_ivl_170", 31 0, L_00000284d62ba810;  1 drivers
v00000284d6233700_0 .net *"_ivl_174", 31 0, L_00000284d62baa90;  1 drivers
L_00000284d62725e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6235cb0_0 .net *"_ivl_177", 25 0, L_00000284d62725e0;  1 drivers
L_00000284d6272628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6235ad0_0 .net/2u *"_ivl_178", 31 0, L_00000284d6272628;  1 drivers
v00000284d6235fd0_0 .net *"_ivl_180", 0 0, L_00000284d62babd0;  1 drivers
L_00000284d6272670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000284d6236f70_0 .net/2u *"_ivl_182", 5 0, L_00000284d6272670;  1 drivers
v00000284d6235b70_0 .net *"_ivl_184", 0 0, L_00000284d62cd2d0;  1 drivers
L_00000284d62726b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000284d6237010_0 .net/2u *"_ivl_186", 5 0, L_00000284d62726b8;  1 drivers
v00000284d6236930_0 .net *"_ivl_188", 0 0, L_00000284d62cd5f0;  1 drivers
v00000284d62371f0_0 .net *"_ivl_19", 4 0, L_00000284d6238800;  1 drivers
v00000284d62364d0_0 .net *"_ivl_191", 0 0, L_00000284d623a540;  1 drivers
v00000284d62373d0_0 .net *"_ivl_193", 0 0, L_00000284d623a230;  1 drivers
L_00000284d6272700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000284d6236250_0 .net/2u *"_ivl_194", 5 0, L_00000284d6272700;  1 drivers
v00000284d62355d0_0 .net *"_ivl_196", 0 0, L_00000284d62cda50;  1 drivers
L_00000284d6272748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000284d6235530_0 .net/2u *"_ivl_198", 31 0, L_00000284d6272748;  1 drivers
L_00000284d6271db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000284d6236bb0_0 .net/2u *"_ivl_2", 5 0, L_00000284d6271db8;  1 drivers
v00000284d6235c10_0 .net *"_ivl_20", 4 0, L_00000284d6237f40;  1 drivers
v00000284d6235d50_0 .net *"_ivl_200", 31 0, L_00000284d62ccdd0;  1 drivers
v00000284d6236b10_0 .net *"_ivl_204", 31 0, L_00000284d62ccc90;  1 drivers
L_00000284d6272790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6235df0_0 .net *"_ivl_207", 25 0, L_00000284d6272790;  1 drivers
L_00000284d62727d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d62358f0_0 .net/2u *"_ivl_208", 31 0, L_00000284d62727d8;  1 drivers
v00000284d62367f0_0 .net *"_ivl_210", 0 0, L_00000284d62cdaf0;  1 drivers
L_00000284d6272820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000284d6236390_0 .net/2u *"_ivl_212", 5 0, L_00000284d6272820;  1 drivers
v00000284d6237290_0 .net *"_ivl_214", 0 0, L_00000284d62cd730;  1 drivers
L_00000284d6272868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000284d6236430_0 .net/2u *"_ivl_216", 5 0, L_00000284d6272868;  1 drivers
v00000284d62361b0_0 .net *"_ivl_218", 0 0, L_00000284d62cbe30;  1 drivers
v00000284d6235990_0 .net *"_ivl_221", 0 0, L_00000284d623a700;  1 drivers
v00000284d6236570_0 .net *"_ivl_223", 0 0, L_00000284d623a380;  1 drivers
L_00000284d62728b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000284d6236890_0 .net/2u *"_ivl_224", 5 0, L_00000284d62728b0;  1 drivers
v00000284d6235e90_0 .net *"_ivl_226", 0 0, L_00000284d62cc6f0;  1 drivers
v00000284d6236610_0 .net *"_ivl_228", 31 0, L_00000284d62cd690;  1 drivers
v00000284d62369d0_0 .net *"_ivl_24", 0 0, L_00000284d623a5b0;  1 drivers
L_00000284d6271ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000284d6237330_0 .net/2u *"_ivl_26", 4 0, L_00000284d6271ed8;  1 drivers
v00000284d6236070_0 .net *"_ivl_29", 4 0, L_00000284d6238da0;  1 drivers
v00000284d6235f30_0 .net *"_ivl_32", 0 0, L_00000284d623a3f0;  1 drivers
L_00000284d6271f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000284d6235670_0 .net/2u *"_ivl_34", 4 0, L_00000284d6271f20;  1 drivers
v00000284d6236110_0 .net *"_ivl_37", 4 0, L_00000284d62badb0;  1 drivers
v00000284d6236cf0_0 .net *"_ivl_40", 0 0, L_00000284d623a1c0;  1 drivers
L_00000284d6271f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6236ed0_0 .net/2u *"_ivl_42", 15 0, L_00000284d6271f68;  1 drivers
v00000284d6236d90_0 .net *"_ivl_45", 15 0, L_00000284d62bbad0;  1 drivers
v00000284d62366b0_0 .net *"_ivl_48", 0 0, L_00000284d623a690;  1 drivers
v00000284d6236c50_0 .net *"_ivl_5", 5 0, L_00000284d6238c60;  1 drivers
L_00000284d6271fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6236e30_0 .net/2u *"_ivl_50", 36 0, L_00000284d6271fb0;  1 drivers
L_00000284d6271ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6236a70_0 .net/2u *"_ivl_52", 31 0, L_00000284d6271ff8;  1 drivers
v00000284d62362f0_0 .net *"_ivl_55", 4 0, L_00000284d62b9eb0;  1 drivers
v00000284d6235710_0 .net *"_ivl_56", 36 0, L_00000284d62bb530;  1 drivers
v00000284d62370b0_0 .net *"_ivl_58", 36 0, L_00000284d62baef0;  1 drivers
v00000284d6237150_0 .net *"_ivl_62", 0 0, L_00000284d623a7e0;  1 drivers
L_00000284d6272040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000284d6236750_0 .net/2u *"_ivl_64", 5 0, L_00000284d6272040;  1 drivers
v00000284d62357b0_0 .net *"_ivl_67", 5 0, L_00000284d62b9e10;  1 drivers
v00000284d6235850_0 .net *"_ivl_70", 0 0, L_00000284d623a460;  1 drivers
L_00000284d6272088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6235a30_0 .net/2u *"_ivl_72", 57 0, L_00000284d6272088;  1 drivers
L_00000284d62720d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d62392a0_0 .net/2u *"_ivl_74", 31 0, L_00000284d62720d0;  1 drivers
v00000284d6238440_0 .net *"_ivl_77", 25 0, L_00000284d62ba9f0;  1 drivers
v00000284d62377c0_0 .net *"_ivl_78", 57 0, L_00000284d62bb8f0;  1 drivers
v00000284d6238e40_0 .net *"_ivl_8", 0 0, L_00000284d623a150;  1 drivers
v00000284d62381c0_0 .net *"_ivl_80", 57 0, L_00000284d62baf90;  1 drivers
L_00000284d6272118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000284d6238f80_0 .net/2u *"_ivl_84", 31 0, L_00000284d6272118;  1 drivers
L_00000284d6272160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000284d6237860_0 .net/2u *"_ivl_88", 5 0, L_00000284d6272160;  1 drivers
v00000284d6238b20_0 .net *"_ivl_90", 0 0, L_00000284d62bb5d0;  1 drivers
L_00000284d62721a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000284d6238080_0 .net/2u *"_ivl_92", 5 0, L_00000284d62721a8;  1 drivers
v00000284d6237e00_0 .net *"_ivl_94", 0 0, L_00000284d62bbb70;  1 drivers
v00000284d6238620_0 .net *"_ivl_97", 0 0, L_00000284d623a4d0;  1 drivers
v00000284d6237ae0_0 .net *"_ivl_98", 47 0, L_00000284d62b9f50;  1 drivers
v00000284d6237b80_0 .net "adderResult", 31 0, L_00000284d62bb850;  1 drivers
v00000284d6239160_0 .net "address", 31 0, L_00000284d62bac70;  1 drivers
v00000284d6238a80_0 .net "clk", 0 0, L_00000284d623abd0;  alias, 1 drivers
v00000284d6237cc0_0 .var "cycles_consumed", 31 0;
v00000284d62393e0_0 .net "extImm", 31 0, L_00000284d62ba950;  1 drivers
v00000284d6237900_0 .net "funct", 5 0, L_00000284d62ba270;  1 drivers
v00000284d6238d00_0 .net "hlt", 0 0, v00000284d62064d0_0;  1 drivers
v00000284d6239020_0 .net "imm", 15 0, L_00000284d62b9ff0;  1 drivers
v00000284d6239200_0 .net "immediate", 31 0, L_00000284d62cc790;  1 drivers
v00000284d6237680_0 .net "input_clk", 0 0, v00000284d62388a0_0;  1 drivers
v00000284d6237fe0_0 .net "instruction", 31 0, L_00000284d62bae50;  1 drivers
v00000284d6238760_0 .net "memoryReadData", 31 0, v00000284d6231790_0;  1 drivers
v00000284d6239340_0 .net "nextPC", 31 0, L_00000284d62ba310;  1 drivers
v00000284d6238260_0 .net "opcode", 5 0, L_00000284d6237ea0;  1 drivers
v00000284d6237c20_0 .net "rd", 4 0, L_00000284d6238bc0;  1 drivers
v00000284d62384e0_0 .net "readData1", 31 0, L_00000284d623a070;  1 drivers
v00000284d62390c0_0 .net "readData1_w", 31 0, L_00000284d62cd050;  1 drivers
v00000284d6237d60_0 .net "readData2", 31 0, L_00000284d6239f90;  1 drivers
v00000284d6237540_0 .net "rs", 4 0, L_00000284d6238ee0;  1 drivers
v00000284d62389e0_0 .net "rst", 0 0, v00000284d6237a40_0;  1 drivers
v00000284d62375e0_0 .net "rt", 4 0, L_00000284d62bb350;  1 drivers
v00000284d62386c0_0 .net "shamt", 31 0, L_00000284d62bbcb0;  1 drivers
v00000284d6238300_0 .net "wire_instruction", 31 0, L_00000284d623a8c0;  1 drivers
v00000284d62383a0_0 .net "writeData", 31 0, L_00000284d62cd870;  1 drivers
v00000284d6237720_0 .net "zero", 0 0, L_00000284d62cc8d0;  1 drivers
L_00000284d6238c60 .part L_00000284d62bae50, 26, 6;
L_00000284d6237ea0 .functor MUXZ 6, L_00000284d6238c60, L_00000284d6271db8, L_00000284d6239f20, C4<>;
L_00000284d6238120 .cmp/eq 6, L_00000284d6237ea0, L_00000284d6271e48;
L_00000284d6238800 .part L_00000284d62bae50, 11, 5;
L_00000284d6237f40 .functor MUXZ 5, L_00000284d6238800, L_00000284d6271e90, L_00000284d6238120, C4<>;
L_00000284d6238bc0 .functor MUXZ 5, L_00000284d6237f40, L_00000284d6271e00, L_00000284d623a150, C4<>;
L_00000284d6238da0 .part L_00000284d62bae50, 21, 5;
L_00000284d6238ee0 .functor MUXZ 5, L_00000284d6238da0, L_00000284d6271ed8, L_00000284d623a5b0, C4<>;
L_00000284d62badb0 .part L_00000284d62bae50, 16, 5;
L_00000284d62bb350 .functor MUXZ 5, L_00000284d62badb0, L_00000284d6271f20, L_00000284d623a3f0, C4<>;
L_00000284d62bbad0 .part L_00000284d62bae50, 0, 16;
L_00000284d62b9ff0 .functor MUXZ 16, L_00000284d62bbad0, L_00000284d6271f68, L_00000284d623a1c0, C4<>;
L_00000284d62b9eb0 .part L_00000284d62bae50, 6, 5;
L_00000284d62bb530 .concat [ 5 32 0 0], L_00000284d62b9eb0, L_00000284d6271ff8;
L_00000284d62baef0 .functor MUXZ 37, L_00000284d62bb530, L_00000284d6271fb0, L_00000284d623a690, C4<>;
L_00000284d62bbcb0 .part L_00000284d62baef0, 0, 32;
L_00000284d62b9e10 .part L_00000284d62bae50, 0, 6;
L_00000284d62ba270 .functor MUXZ 6, L_00000284d62b9e10, L_00000284d6272040, L_00000284d623a7e0, C4<>;
L_00000284d62ba9f0 .part L_00000284d62bae50, 0, 26;
L_00000284d62bb8f0 .concat [ 26 32 0 0], L_00000284d62ba9f0, L_00000284d62720d0;
L_00000284d62baf90 .functor MUXZ 58, L_00000284d62bb8f0, L_00000284d6272088, L_00000284d623a460, C4<>;
L_00000284d62bac70 .part L_00000284d62baf90, 0, 32;
L_00000284d62bb170 .arith/sum 32, v00000284d6231fb0_0, L_00000284d6272118;
L_00000284d62bb5d0 .cmp/eq 6, L_00000284d6237ea0, L_00000284d6272160;
L_00000284d62bbb70 .cmp/eq 6, L_00000284d6237ea0, L_00000284d62721a8;
L_00000284d62b9f50 .concat [ 32 16 0 0], L_00000284d62bac70, L_00000284d62721f0;
L_00000284d62bb210 .concat [ 6 26 0 0], L_00000284d6237ea0, L_00000284d6272238;
L_00000284d62ba090 .cmp/eq 32, L_00000284d62bb210, L_00000284d6272280;
L_00000284d62bb2b0 .cmp/eq 6, L_00000284d62ba270, L_00000284d62722c8;
L_00000284d62bbc10 .concat [ 32 16 0 0], L_00000284d623a070, L_00000284d6272310;
L_00000284d62ba130 .concat [ 32 16 0 0], v00000284d6231fb0_0, L_00000284d6272358;
L_00000284d62ba1d0 .part L_00000284d62b9ff0, 15, 1;
LS_00000284d62bb3f0_0_0 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_0_4 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_0_8 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_0_12 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_0_16 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_0_20 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_0_24 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_0_28 .concat [ 1 1 1 1], L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0, L_00000284d62ba1d0;
LS_00000284d62bb3f0_1_0 .concat [ 4 4 4 4], LS_00000284d62bb3f0_0_0, LS_00000284d62bb3f0_0_4, LS_00000284d62bb3f0_0_8, LS_00000284d62bb3f0_0_12;
LS_00000284d62bb3f0_1_4 .concat [ 4 4 4 4], LS_00000284d62bb3f0_0_16, LS_00000284d62bb3f0_0_20, LS_00000284d62bb3f0_0_24, LS_00000284d62bb3f0_0_28;
L_00000284d62bb3f0 .concat [ 16 16 0 0], LS_00000284d62bb3f0_1_0, LS_00000284d62bb3f0_1_4;
L_00000284d62bb030 .concat [ 16 32 0 0], L_00000284d62b9ff0, L_00000284d62bb3f0;
L_00000284d62bb490 .arith/sum 48, L_00000284d62ba130, L_00000284d62bb030;
L_00000284d62ba8b0 .functor MUXZ 48, L_00000284d62bb490, L_00000284d62bbc10, L_00000284d623a000, C4<>;
L_00000284d62bb7b0 .functor MUXZ 48, L_00000284d62ba8b0, L_00000284d62b9f50, L_00000284d623a4d0, C4<>;
L_00000284d62bb850 .part L_00000284d62bb7b0, 0, 32;
L_00000284d62ba310 .functor MUXZ 32, L_00000284d62bb170, L_00000284d62bb850, v00000284d6232d70_0, C4<>;
L_00000284d62bae50 .functor MUXZ 32, L_00000284d623a8c0, L_00000284d62723e8, L_00000284d6239e40, C4<>;
L_00000284d62ba590 .cmp/eq 6, L_00000284d6237ea0, L_00000284d62724c0;
L_00000284d62ba630 .cmp/eq 6, L_00000284d6237ea0, L_00000284d6272508;
L_00000284d62ba6d0 .cmp/eq 6, L_00000284d6237ea0, L_00000284d6272550;
L_00000284d62ba770 .concat [ 16 16 0 0], L_00000284d62b9ff0, L_00000284d6272598;
L_00000284d62bad10 .part L_00000284d62b9ff0, 15, 1;
LS_00000284d62bab30_0_0 .concat [ 1 1 1 1], L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10;
LS_00000284d62bab30_0_4 .concat [ 1 1 1 1], L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10;
LS_00000284d62bab30_0_8 .concat [ 1 1 1 1], L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10;
LS_00000284d62bab30_0_12 .concat [ 1 1 1 1], L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10, L_00000284d62bad10;
L_00000284d62bab30 .concat [ 4 4 4 4], LS_00000284d62bab30_0_0, LS_00000284d62bab30_0_4, LS_00000284d62bab30_0_8, LS_00000284d62bab30_0_12;
L_00000284d62ba810 .concat [ 16 16 0 0], L_00000284d62b9ff0, L_00000284d62bab30;
L_00000284d62ba950 .functor MUXZ 32, L_00000284d62ba810, L_00000284d62ba770, L_00000284d623a0e0, C4<>;
L_00000284d62baa90 .concat [ 6 26 0 0], L_00000284d6237ea0, L_00000284d62725e0;
L_00000284d62babd0 .cmp/eq 32, L_00000284d62baa90, L_00000284d6272628;
L_00000284d62cd2d0 .cmp/eq 6, L_00000284d62ba270, L_00000284d6272670;
L_00000284d62cd5f0 .cmp/eq 6, L_00000284d62ba270, L_00000284d62726b8;
L_00000284d62cda50 .cmp/eq 6, L_00000284d6237ea0, L_00000284d6272700;
L_00000284d62ccdd0 .functor MUXZ 32, L_00000284d62ba950, L_00000284d6272748, L_00000284d62cda50, C4<>;
L_00000284d62cc790 .functor MUXZ 32, L_00000284d62ccdd0, L_00000284d62bbcb0, L_00000284d623a230, C4<>;
L_00000284d62ccc90 .concat [ 6 26 0 0], L_00000284d6237ea0, L_00000284d6272790;
L_00000284d62cdaf0 .cmp/eq 32, L_00000284d62ccc90, L_00000284d62727d8;
L_00000284d62cd730 .cmp/eq 6, L_00000284d62ba270, L_00000284d6272820;
L_00000284d62cbe30 .cmp/eq 6, L_00000284d62ba270, L_00000284d6272868;
L_00000284d62cc6f0 .cmp/eq 6, L_00000284d6237ea0, L_00000284d62728b0;
L_00000284d62cd690 .functor MUXZ 32, L_00000284d623a070, v00000284d6231fb0_0, L_00000284d62cc6f0, C4<>;
L_00000284d62cd050 .functor MUXZ 32, L_00000284d62cd690, L_00000284d6239f90, L_00000284d623a380, C4<>;
S_00000284d61f9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000284d61f7a40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000284d623aa10 .functor NOT 1, v00000284d6206c50_0, C4<0>, C4<0>, C4<0>;
v00000284d62066b0_0 .net *"_ivl_0", 0 0, L_00000284d623aa10;  1 drivers
v00000284d6206390_0 .net "in1", 31 0, L_00000284d6239f90;  alias, 1 drivers
v00000284d6206a70_0 .net "in2", 31 0, L_00000284d62cc790;  alias, 1 drivers
v00000284d6205210_0 .net "out", 31 0, L_00000284d62cd7d0;  alias, 1 drivers
v00000284d62061b0_0 .net "s", 0 0, v00000284d6206c50_0;  alias, 1 drivers
L_00000284d62cd7d0 .functor MUXZ 32, L_00000284d62cc790, L_00000284d6239f90, L_00000284d623aa10, C4<>;
S_00000284d61a34a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000284d6270090 .param/l "RType" 0 4 2, C4<000000>;
P_00000284d62700c8 .param/l "add" 0 4 5, C4<100000>;
P_00000284d6270100 .param/l "addi" 0 4 8, C4<001000>;
P_00000284d6270138 .param/l "addu" 0 4 5, C4<100001>;
P_00000284d6270170 .param/l "and_" 0 4 5, C4<100100>;
P_00000284d62701a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000284d62701e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000284d6270218 .param/l "bne" 0 4 10, C4<000101>;
P_00000284d6270250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000284d6270288 .param/l "j" 0 4 12, C4<000010>;
P_00000284d62702c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000284d62702f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000284d6270330 .param/l "lw" 0 4 8, C4<100011>;
P_00000284d6270368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000284d62703a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000284d62703d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000284d6270410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000284d6270448 .param/l "sll" 0 4 6, C4<000000>;
P_00000284d6270480 .param/l "slt" 0 4 5, C4<101010>;
P_00000284d62704b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000284d62704f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000284d6270528 .param/l "sub" 0 4 5, C4<100010>;
P_00000284d6270560 .param/l "subu" 0 4 5, C4<100011>;
P_00000284d6270598 .param/l "sw" 0 4 8, C4<101011>;
P_00000284d62705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000284d6270608 .param/l "xori" 0 4 8, C4<001110>;
v00000284d6205530_0 .var "ALUOp", 3 0;
v00000284d6206c50_0 .var "ALUSrc", 0 0;
v00000284d6206cf0_0 .var "MemReadEn", 0 0;
v00000284d6204e50_0 .var "MemWriteEn", 0 0;
v00000284d6206250_0 .var "MemtoReg", 0 0;
v00000284d62050d0_0 .var "RegDst", 0 0;
v00000284d62052b0_0 .var "RegWriteEn", 0 0;
v00000284d62062f0_0 .net "funct", 5 0, L_00000284d62ba270;  alias, 1 drivers
v00000284d62064d0_0 .var "hlt", 0 0;
v00000284d6205350_0 .net "opcode", 5 0, L_00000284d6237ea0;  alias, 1 drivers
v00000284d6206750_0 .net "rst", 0 0, v00000284d6237a40_0;  alias, 1 drivers
E_00000284d61f7bc0 .event anyedge, v00000284d6206750_0, v00000284d6205350_0, v00000284d62062f0_0;
S_00000284d61a3630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000284d61f7c80 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000284d623a8c0 .functor BUFZ 32, L_00000284d62bb670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284d62053f0_0 .net "Data_Out", 31 0, L_00000284d623a8c0;  alias, 1 drivers
v00000284d6205670 .array "InstMem", 0 1023, 31 0;
v00000284d6205710_0 .net *"_ivl_0", 31 0, L_00000284d62bb670;  1 drivers
v00000284d6205ad0_0 .net *"_ivl_3", 9 0, L_00000284d62bb0d0;  1 drivers
v00000284d62057b0_0 .net *"_ivl_4", 11 0, L_00000284d62ba3b0;  1 drivers
L_00000284d62723a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000284d6205990_0 .net *"_ivl_7", 1 0, L_00000284d62723a0;  1 drivers
v00000284d6205a30_0 .net "addr", 31 0, v00000284d6231fb0_0;  alias, 1 drivers
v00000284d6205b70_0 .var/i "i", 31 0;
L_00000284d62bb670 .array/port v00000284d6205670, L_00000284d62ba3b0;
L_00000284d62bb0d0 .part v00000284d6231fb0_0, 0, 10;
L_00000284d62ba3b0 .concat [ 10 2 0 0], L_00000284d62bb0d0, L_00000284d62723a0;
S_00000284d61369c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000284d623a070 .functor BUFZ 32, L_00000284d62ba450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284d6239f90 .functor BUFZ 32, L_00000284d62bba30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284d6205c10_0 .net *"_ivl_0", 31 0, L_00000284d62ba450;  1 drivers
v00000284d61e3f90_0 .net *"_ivl_10", 6 0, L_00000284d62ba4f0;  1 drivers
L_00000284d6272478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000284d61e4030_0 .net *"_ivl_13", 1 0, L_00000284d6272478;  1 drivers
v00000284d6232f50_0 .net *"_ivl_2", 6 0, L_00000284d62bb990;  1 drivers
L_00000284d6272430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000284d6231830_0 .net *"_ivl_5", 1 0, L_00000284d6272430;  1 drivers
v00000284d6232c30_0 .net *"_ivl_8", 31 0, L_00000284d62bba30;  1 drivers
v00000284d6231650_0 .net "clk", 0 0, L_00000284d623abd0;  alias, 1 drivers
v00000284d6232050_0 .var/i "i", 31 0;
v00000284d6231ab0_0 .net "readData1", 31 0, L_00000284d623a070;  alias, 1 drivers
v00000284d6231b50_0 .net "readData2", 31 0, L_00000284d6239f90;  alias, 1 drivers
v00000284d6231c90_0 .net "readRegister1", 4 0, L_00000284d6238ee0;  alias, 1 drivers
v00000284d6232ff0_0 .net "readRegister2", 4 0, L_00000284d62bb350;  alias, 1 drivers
v00000284d6232af0 .array "registers", 31 0, 31 0;
v00000284d62324b0_0 .net "rst", 0 0, v00000284d6237a40_0;  alias, 1 drivers
v00000284d62318d0_0 .net "we", 0 0, v00000284d62052b0_0;  alias, 1 drivers
v00000284d6232910_0 .net "writeData", 31 0, L_00000284d62cd870;  alias, 1 drivers
v00000284d6233090_0 .net "writeRegister", 4 0, L_00000284d62bb710;  alias, 1 drivers
E_00000284d61f7d40/0 .event negedge, v00000284d6206750_0;
E_00000284d61f7d40/1 .event posedge, v00000284d6231650_0;
E_00000284d61f7d40 .event/or E_00000284d61f7d40/0, E_00000284d61f7d40/1;
L_00000284d62ba450 .array/port v00000284d6232af0, L_00000284d62bb990;
L_00000284d62bb990 .concat [ 5 2 0 0], L_00000284d6238ee0, L_00000284d6272430;
L_00000284d62bba30 .array/port v00000284d6232af0, L_00000284d62ba4f0;
L_00000284d62ba4f0 .concat [ 5 2 0 0], L_00000284d62bb350, L_00000284d6272478;
S_00000284d6136b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000284d61369c0;
 .timescale 0 0;
v00000284d6205d50_0 .var/i "i", 31 0;
S_00000284d61a1b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000284d61f7e00 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000284d6239d60 .functor NOT 1, v00000284d62050d0_0, C4<0>, C4<0>, C4<0>;
v00000284d6231bf0_0 .net *"_ivl_0", 0 0, L_00000284d6239d60;  1 drivers
v00000284d6231d30_0 .net "in1", 4 0, L_00000284d62bb350;  alias, 1 drivers
v00000284d6232e10_0 .net "in2", 4 0, L_00000284d6238bc0;  alias, 1 drivers
v00000284d6232eb0_0 .net "out", 4 0, L_00000284d62bb710;  alias, 1 drivers
v00000284d62327d0_0 .net "s", 0 0, v00000284d62050d0_0;  alias, 1 drivers
L_00000284d62bb710 .functor MUXZ 5, L_00000284d6238bc0, L_00000284d62bb350, L_00000284d6239d60, C4<>;
S_00000284d61a1ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000284d61f8dc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000284d623a770 .functor NOT 1, v00000284d6206250_0, C4<0>, C4<0>, C4<0>;
v00000284d6233270_0 .net *"_ivl_0", 0 0, L_00000284d623a770;  1 drivers
v00000284d6232190_0 .net "in1", 31 0, v00000284d6232870_0;  alias, 1 drivers
v00000284d62325f0_0 .net "in2", 31 0, v00000284d6231790_0;  alias, 1 drivers
v00000284d6232b90_0 .net "out", 31 0, L_00000284d62cd870;  alias, 1 drivers
v00000284d62316f0_0 .net "s", 0 0, v00000284d6206250_0;  alias, 1 drivers
L_00000284d62cd870 .functor MUXZ 32, v00000284d6231790_0, v00000284d6232870_0, L_00000284d623a770, C4<>;
S_00000284d618a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000284d618aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000284d618aa98 .param/l "AND" 0 9 12, C4<0010>;
P_00000284d618aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000284d618ab08 .param/l "OR" 0 9 12, C4<0011>;
P_00000284d618ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_00000284d618ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_00000284d618abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000284d618abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000284d618ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_00000284d618ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_00000284d618ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000284d618acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000284d62728f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284d6231dd0_0 .net/2u *"_ivl_0", 31 0, L_00000284d62728f8;  1 drivers
v00000284d6233130_0 .net "opSel", 3 0, v00000284d6205530_0;  alias, 1 drivers
v00000284d6232690_0 .net "operand1", 31 0, L_00000284d62cd050;  alias, 1 drivers
v00000284d6231510_0 .net "operand2", 31 0, L_00000284d62cd7d0;  alias, 1 drivers
v00000284d6232870_0 .var "result", 31 0;
v00000284d6232cd0_0 .net "zero", 0 0, L_00000284d62cc8d0;  alias, 1 drivers
E_00000284d61f9180 .event anyedge, v00000284d6205530_0, v00000284d6232690_0, v00000284d6205210_0;
L_00000284d62cc8d0 .cmp/eq 32, v00000284d6232870_0, L_00000284d62728f8;
S_00000284d61cf1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000284d6271660 .param/l "RType" 0 4 2, C4<000000>;
P_00000284d6271698 .param/l "add" 0 4 5, C4<100000>;
P_00000284d62716d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000284d6271708 .param/l "addu" 0 4 5, C4<100001>;
P_00000284d6271740 .param/l "and_" 0 4 5, C4<100100>;
P_00000284d6271778 .param/l "andi" 0 4 8, C4<001100>;
P_00000284d62717b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000284d62717e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000284d6271820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000284d6271858 .param/l "j" 0 4 12, C4<000010>;
P_00000284d6271890 .param/l "jal" 0 4 12, C4<000011>;
P_00000284d62718c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000284d6271900 .param/l "lw" 0 4 8, C4<100011>;
P_00000284d6271938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000284d6271970 .param/l "or_" 0 4 5, C4<100101>;
P_00000284d62719a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000284d62719e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000284d6271a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000284d6271a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000284d6271a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000284d6271ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000284d6271af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000284d6271b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000284d6271b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000284d6271ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000284d6271bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000284d6232d70_0 .var "PCsrc", 0 0;
v00000284d62331d0_0 .net "funct", 5 0, L_00000284d62ba270;  alias, 1 drivers
v00000284d6232730_0 .net "opcode", 5 0, L_00000284d6237ea0;  alias, 1 drivers
v00000284d6232550_0 .net "operand1", 31 0, L_00000284d623a070;  alias, 1 drivers
v00000284d62315b0_0 .net "operand2", 31 0, L_00000284d62cd7d0;  alias, 1 drivers
v00000284d6233310_0 .net "rst", 0 0, v00000284d6237a40_0;  alias, 1 drivers
E_00000284d61f84c0/0 .event anyedge, v00000284d6206750_0, v00000284d6205350_0, v00000284d6231ab0_0, v00000284d6205210_0;
E_00000284d61f84c0/1 .event anyedge, v00000284d62062f0_0;
E_00000284d61f84c0 .event/or E_00000284d61f84c0/0, E_00000284d61f84c0/1;
S_00000284d61cf330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000284d62333b0 .array "DataMem", 0 1023, 31 0;
v00000284d6231970_0 .net "address", 31 0, v00000284d6232870_0;  alias, 1 drivers
v00000284d62329b0_0 .net "clock", 0 0, L_00000284d623ab60;  1 drivers
v00000284d6231a10_0 .net "data", 31 0, L_00000284d6239f90;  alias, 1 drivers
v00000284d6232a50_0 .var/i "i", 31 0;
v00000284d6231790_0 .var "q", 31 0;
v00000284d62320f0_0 .net "rden", 0 0, v00000284d6206cf0_0;  alias, 1 drivers
v00000284d6231e70_0 .net "wren", 0 0, v00000284d6204e50_0;  alias, 1 drivers
E_00000284d61f90c0 .event posedge, v00000284d62329b0_0;
S_00000284d6271c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000284d61f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000284d61f8c40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000284d6231f10_0 .net "PCin", 31 0, L_00000284d62ba310;  alias, 1 drivers
v00000284d6231fb0_0 .var "PCout", 31 0;
v00000284d6232230_0 .net "clk", 0 0, L_00000284d623abd0;  alias, 1 drivers
v00000284d62322d0_0 .net "rst", 0 0, v00000284d6237a40_0;  alias, 1 drivers
    .scope S_00000284d61cf1a0;
T_0 ;
    %wait E_00000284d61f84c0;
    %load/vec4 v00000284d6233310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284d6232d70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000284d6232730_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000284d6232550_0;
    %load/vec4 v00000284d62315b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000284d6232730_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000284d6232550_0;
    %load/vec4 v00000284d62315b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000284d6232730_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000284d6232730_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000284d6232730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000284d62331d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000284d6232d70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000284d6271c20;
T_1 ;
    %wait E_00000284d61f7d40;
    %load/vec4 v00000284d62322d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000284d6231fb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000284d6231f10_0;
    %assign/vec4 v00000284d6231fb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000284d61a3630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284d6205b70_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000284d6205b70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000284d6205b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %load/vec4 v00000284d6205b70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284d6205b70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6205670, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000284d61a34a0;
T_3 ;
    %wait E_00000284d61f7bc0;
    %load/vec4 v00000284d6206750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000284d62064d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284d6204e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284d6206250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284d6206cf0_0, 0;
    %assign/vec4 v00000284d62050d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000284d62064d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000284d6205530_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000284d6206c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000284d62052b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000284d6204e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000284d6206250_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000284d6206cf0_0, 0, 1;
    %store/vec4 v00000284d62050d0_0, 0, 1;
    %load/vec4 v00000284d6205350_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62064d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62050d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %load/vec4 v00000284d62062f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62050d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284d62050d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d62052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206250_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6204e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284d6206c50_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000284d6205530_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000284d61369c0;
T_4 ;
    %wait E_00000284d61f7d40;
    %fork t_1, S_00000284d6136b50;
    %jmp t_0;
    .scope S_00000284d6136b50;
t_1 ;
    %load/vec4 v00000284d62324b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284d6205d50_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000284d6205d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000284d6205d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6232af0, 0, 4;
    %load/vec4 v00000284d6205d50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284d6205d50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000284d62318d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000284d6232910_0;
    %load/vec4 v00000284d6233090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6232af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d6232af0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000284d61369c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000284d61369c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284d6232050_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000284d6232050_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000284d6232050_0;
    %ix/getv/s 4, v00000284d6232050_0;
    %load/vec4a v00000284d6232af0, 4;
    %ix/getv/s 4, v00000284d6232050_0;
    %load/vec4a v00000284d6232af0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000284d6232050_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284d6232050_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000284d618a8d0;
T_6 ;
    %wait E_00000284d61f9180;
    %load/vec4 v00000284d6233130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000284d6232690_0;
    %load/vec4 v00000284d6231510_0;
    %add;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000284d6232690_0;
    %load/vec4 v00000284d6231510_0;
    %sub;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000284d6232690_0;
    %load/vec4 v00000284d6231510_0;
    %and;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000284d6232690_0;
    %load/vec4 v00000284d6231510_0;
    %or;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000284d6232690_0;
    %load/vec4 v00000284d6231510_0;
    %xor;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000284d6232690_0;
    %load/vec4 v00000284d6231510_0;
    %or;
    %inv;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000284d6232690_0;
    %load/vec4 v00000284d6231510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000284d6231510_0;
    %load/vec4 v00000284d6232690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000284d6232690_0;
    %ix/getv 4, v00000284d6231510_0;
    %shiftl 4;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000284d6232690_0;
    %ix/getv 4, v00000284d6231510_0;
    %shiftr 4;
    %assign/vec4 v00000284d6232870_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000284d61cf330;
T_7 ;
    %wait E_00000284d61f90c0;
    %load/vec4 v00000284d62320f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000284d6231970_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000284d62333b0, 4;
    %assign/vec4 v00000284d6231790_0, 0;
T_7.0 ;
    %load/vec4 v00000284d6231e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000284d6231a10_0;
    %ix/getv 3, v00000284d6231970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d62333b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000284d61cf330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284d6232a50_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000284d6232a50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000284d6232a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284d62333b0, 0, 4;
    %load/vec4 v00000284d6232a50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284d6232a50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000284d61cf330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284d6232a50_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000284d6232a50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000284d6232a50_0;
    %load/vec4a v00000284d62333b0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000284d6232a50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000284d6232a50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284d6232a50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000284d61f9c20;
T_10 ;
    %wait E_00000284d61f7d40;
    %load/vec4 v00000284d62389e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000284d6237cc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000284d6237cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000284d6237cc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000284d61f9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000284d62388a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000284d6237a40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000284d61f9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000284d62388a0_0;
    %inv;
    %assign/vec4 v00000284d62388a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000284d61f9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000284d6237a40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000284d6237a40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000284d62379a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
