Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips_tb_isim_beh.exe -prj D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/control.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/stall.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/M_DM.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/MW_PASS.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/F_IFU.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/FD_PASS.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/E_ALU.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/EM_PASS.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/D_NPC.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/D_GRF.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/D_EXP.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/D_CMP.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/DE_PASS.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips.v" into library work
Analyzing Verilog file "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips.v" Line 59: Port b_jump is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips.v" Line 144: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips.v" Line 214: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips.v" Line 269: Port rt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/stall.v" Line 13: Port b_jump is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/stall.v" Line 39: Port b_jump is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/stall.v" Line 54: Port b_jump is not connected to this instance
Completed static elaboration
Compiling module control
Compiling module stall
Compiling module F_IFU
Compiling module FD_PASS
Compiling module D_GRF
Compiling module D_CMP
Compiling module D_NPC
Compiling module D_EXT
Compiling module DE_PASS
Compiling module E_ALU
Compiling module EM_PASS
Compiling module M_DM
Compiling module MW_PASS
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable D:/BUAA_Undergraduate/23-24autumn/CO_hw/P5/Pipeline/Pipeline/mips_tb_isim_beh.exe
Fuse Memory Usage: 32192 KB
Fuse CPU Usage: 15 ms
