"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[9446],{3251:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>r,contentTitle:()=>c,default:()=>p,frontMatter:()=>s,metadata:()=>o,toc:()=>l});const o=JSON.parse('{"id":"layout/component-placement","title":"Component placement","description":"","source":"@site/docs/04_layout/04_component-placement.md","sourceDirName":"04_layout","slug":"/layout/component-placement","permalink":"/PCB-Design-with-KiCad/docs/layout/component-placement","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/04_layout/04_component-placement.md","tags":[],"version":"current","sidebarPosition":4,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Outline and constraints","permalink":"/PCB-Design-with-KiCad/docs/layout/outline-constraints"},"next":{"title":"Route (add tracks)","permalink":"/PCB-Design-with-KiCad/docs/layout/route"}}');var a=n(4848),i=n(8453);const s={},c="Component placement",r={},l=[];function u(e){const t={h1:"h1",header:"header",...(0,i.R)(),...e.components};return(0,a.jsx)(t.header,{children:(0,a.jsx)(t.h1,{id:"component-placement",children:"Component placement"})})}function p(e={}){const{wrapper:t}={...(0,i.R)(),...e.components};return t?(0,a.jsx)(t,{...e,children:(0,a.jsx)(u,{...e})}):u(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>s,x:()=>c});var o=n(6540);const a={},i=o.createContext(a);function s(e){const t=o.useContext(i);return o.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function c(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(a):e.components||a:s(e.components),o.createElement(i.Provider,{value:t},e.children)}}}]);