# UART_design_verification

Project Description:
  Two modules: Transmitting and Receiving module
  Input port: clk, rst, rx, din, new_data
  Output port: tx, donetx, dout, donerx
