Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Apr 22 15:59:45 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file mtf7_core_top_timing_summary_routed.rpt -pb mtf7_core_top_timing_summary_routed.pb -rpx mtf7_core_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mtf7_core_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.113       -0.205                      3               150861        0.042        0.000                      0               150861        0.192        0.000                       0                 44315  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk40_in_p               {0.000 12.000}       24.000          41.667          
  CLK_OUT4_usrclk_mmcm   {0.000 2.400}        4.800           208.333         
  clkfbout_usrclk_mmcm   {0.000 12.000}       24.000          41.667          
ext_clk_in               {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm_in  {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm_in  {0.000 4.000}        8.000           125.000         
pcie_clk                 {0.000 4.000}        8.000           125.000         
  clk_125M_ctoc_mmcm     {0.000 4.000}        8.000           125.000         
  clk_625M_ctoc_mmcm     {0.000 0.800}        1.600           625.000         
  clkfbout_ctoc_mmcm     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk40_in_p                                                                                                                                                                 7.000        0.000                       0                     4  
  CLK_OUT4_usrclk_mmcm        -0.113       -0.205                      3               148444        0.042        0.000                      0               148444        1.758        0.000                       0                 43498  
  clkfbout_usrclk_mmcm                                                                                                                                                    22.592        0.000                       0                     3  
ext_clk_in                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_125M_ctoc_mmcm_in        1.342        0.000                      0                  228        0.131        0.000                      0                  228        3.000        0.000                       0                   111  
  clk_625M_ctoc_mmcm_in                                                                                                                                                    0.192        0.000                       0                    30  
  clkfbout_ctoc_mmcm_in                                                                                                                                                    6.591        0.000                       0                     3  
pcie_clk                       1.068        0.000                      0                 2104        0.062        0.000                      0                 2104        2.000        0.000                       0                   628  
  clk_125M_ctoc_mmcm           3.802        0.000                      0                   15        0.234        0.000                      0                   15        3.650        0.000                       0                    18  
  clk_625M_ctoc_mmcm                                                                                                                                                       0.192        0.000                       0                    16  
  clkfbout_ctoc_mmcm                                                                                                                                                       6.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_clk            clk_125M_ctoc_mmcm        5.180        0.000                      0                   69        0.221        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_125M_ctoc_mmcm_in  clk_125M_ctoc_mmcm_in        7.007        0.000                      0                    1        0.366        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk40_in_p
  To Clock:  clk40_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_in_p
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { clk40_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         24.000      22.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I             n/a            1.409         24.000      22.592     BUFGCTRL_X0Y3     clk40_bufg/I
Min Period        n/a     IBUFDS_GTE2/I      n/a            1.408         24.000      22.592     IBUFDS_GTE2_X1Y3  clk40_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.000      7.000      MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.000     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK   n/a            1.000         12.000      11.001     MMCME2_ADV_X1Y0   usrclk_mmcm_/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_usrclk_mmcm
  To Clock:  CLK_OUT4_usrclk_mmcm

Setup :            3  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -0.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 1.048ns (25.002%)  route 3.144ns (74.998%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 10.039 - 4.800 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.572     6.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X38Y150        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.223     6.945 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/Q
                         net (fo=2, routed)           0.751     7.696    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931[2]
    SLICE_X38Y166        LUT3 (Prop_lut3_I2_O)        0.052     7.748 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2/O
                         net (fo=2, routed)           0.367     8.115    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2_n_0
    SLICE_X38Y166        LUT4 (Prop_lut4_I3_O)        0.132     8.247 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.247    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.440 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.440    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.493 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.493    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.546 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.599 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.765 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.743     9.508    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_28_V_fu_2243325_p2[17]
    SLICE_X38Y190        LUT3 (Prop_lut3_I0_O)        0.123     9.631 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/buff1_reg_i_7__53/O
                         net (fo=1, routed)           1.283    10.914    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_return_28[17]
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.189    10.039    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_clk
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/CLK
                         clock pessimism              1.113    11.152    
                         clock uncertainty           -0.090    11.062    
    DSP48_X4Y81          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.261    10.801    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.995ns (24.112%)  route 3.132ns (75.888%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 10.039 - 4.800 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.572     6.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X38Y150        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.223     6.945 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/Q
                         net (fo=2, routed)           0.751     7.696    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931[2]
    SLICE_X38Y166        LUT3 (Prop_lut3_I2_O)        0.052     7.748 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2/O
                         net (fo=2, routed)           0.367     8.115    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2_n_0
    SLICE_X38Y166        LUT4 (Prop_lut4_I3_O)        0.132     8.247 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.247    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.440 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.440    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.493 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.493    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.546 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.712 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.745     9.457    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_28_V_fu_2243325_p2[13]
    SLICE_X38Y189        LUT3 (Prop_lut3_I0_O)        0.123     9.580 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/buff1_reg_i_11__53/O
                         net (fo=1, routed)           1.269    10.849    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_return_28[13]
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.189    10.039    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_clk
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/CLK
                         clock pessimism              1.113    11.152    
                         clock uncertainty           -0.090    11.062    
    DSP48_X4Y81          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.261    10.801    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp90_reg_2245566_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24slbW_U83/myproject_mul_24slbW_MulnS_9_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.206ns (28.834%)  route 2.977ns (71.166%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 10.005 - 4.800 ) 
    Source Clock Delay      (SCD):    6.628ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.478     6.628    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X154Y158       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp90_reg_2245566_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y158       FDRE (Prop_fdre_C_Q)         0.259     6.887 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp90_reg_2245566_reg[0]/Q
                         net (fo=2, routed)           0.686     7.573    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp90_reg_2245566[0]
    SLICE_X142Y159       LUT3 (Prop_lut3_I1_O)        0.051     7.624 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg[3]_i_4__0/O
                         net (fo=2, routed)           0.470     8.094    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg[3]_i_4__0_n_0
    SLICE_X142Y159       LUT4 (Prop_lut4_I3_O)        0.134     8.228 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg[3]_i_7__0/O
                         net (fo=1, routed)           0.000     8.228    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg[3]_i_7__0_n_0
    SLICE_X142Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.484 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[3]_i_1__0_n_0
    SLICE_X142Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.538 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.538    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[7]_i_1__0_n_0
    SLICE_X142Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.592 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.592    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[11]_i_1__0_n_0
    SLICE_X142Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.646 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.646    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[15]_i_1__0_n_0
    SLICE_X142Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.700 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.700    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[19]_i_1__0_n_0
    SLICE_X142Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.865 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_4_int_reg_reg[23]_i_1__0/O[1]
                         net (fo=2, routed)           0.767     9.632    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_4_V_fu_2243109_p2[21]
    SLICE_X142Y185       LUT3 (Prop_lut3_I0_O)        0.125     9.757 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/buff1_reg_i_3__27/O
                         net (fo=1, routed)           1.054    10.811    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24slbW_U83/myproject_mul_24slbW_MulnS_9_U/ap_return_4[21]
    DSP48_X8Y83          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24slbW_U83/myproject_mul_24slbW_MulnS_9_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.155    10.005    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24slbW_U83/myproject_mul_24slbW_MulnS_9_U/ap_clk
    DSP48_X8Y83          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24slbW_U83/myproject_mul_24slbW_MulnS_9_U/buff1_reg/CLK
                         clock pessimism              1.113    11.118    
                         clock uncertainty           -0.090    11.028    
    DSP48_X8Y83          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.261    10.767    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24slbW_U83/myproject_mul_24slbW_MulnS_9_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.942ns (23.111%)  route 3.134ns (76.889%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 10.039 - 4.800 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.572     6.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X38Y150        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.223     6.945 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/Q
                         net (fo=2, routed)           0.751     7.696    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931[2]
    SLICE_X38Y166        LUT3 (Prop_lut3_I2_O)        0.052     7.748 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2/O
                         net (fo=2, routed)           0.367     8.115    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2_n_0
    SLICE_X38Y166        LUT4 (Prop_lut4_I3_O)        0.132     8.247 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.247    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.440 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.440    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.493 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.493    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.659 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1/O[1]
                         net (fo=2, routed)           1.574    10.233    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_28_V_fu_2243325_p2[9]
    SLICE_X64Y207        LUT3 (Prop_lut3_I0_O)        0.123    10.356 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/buff1_reg_i_15__53/O
                         net (fo=1, routed)           0.442    10.798    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_return_28[9]
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.189    10.039    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_clk
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/CLK
                         clock pessimism              1.113    11.152    
                         clock uncertainty           -0.090    11.062    
    DSP48_X4Y81          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.261    10.801    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.045ns (25.672%)  route 3.026ns (74.328%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 10.039 - 4.800 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.572     6.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X38Y150        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.223     6.945 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/Q
                         net (fo=2, routed)           0.751     7.696    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931[2]
    SLICE_X38Y166        LUT3 (Prop_lut3_I2_O)        0.052     7.748 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2/O
                         net (fo=2, routed)           0.367     8.115    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2_n_0
    SLICE_X38Y166        LUT4 (Prop_lut4_I3_O)        0.132     8.247 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.247    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.440 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.440    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.493 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.493    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.546 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.599 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.652 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.652    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[19]_i_1_n_0
    SLICE_X38Y171        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.763 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[23]_i_1/O[2]
                         net (fo=2, routed)           1.447    10.210    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_28_V_fu_2243325_p2[22]
    SLICE_X65Y205        LUT3 (Prop_lut3_I0_O)        0.122    10.332 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/buff1_reg_i_2__53/O
                         net (fo=1, routed)           0.461    10.793    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_return_28[22]
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.189    10.039    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_clk
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/CLK
                         clock pessimism              1.113    11.152    
                         clock uncertainty           -0.090    11.062    
    DSP48_X4Y81          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.261    10.801    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.994ns (24.453%)  route 3.071ns (75.547%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 10.039 - 4.800 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.572     6.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X38Y150        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.223     6.945 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/Q
                         net (fo=2, routed)           0.751     7.696    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931[2]
    SLICE_X38Y166        LUT3 (Prop_lut3_I2_O)        0.052     7.748 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2/O
                         net (fo=2, routed)           0.367     8.115    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2_n_0
    SLICE_X38Y166        LUT4 (Prop_lut4_I3_O)        0.132     8.247 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.247    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.440 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.440    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.493 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.493    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.546 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.599 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.599    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1_n_0
    SLICE_X38Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.710 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[19]_i_1/O[0]
                         net (fo=2, routed)           0.675     9.385    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_28_V_fu_2243325_p2[16]
    SLICE_X38Y190        LUT3 (Prop_lut3_I0_O)        0.124     9.509 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/buff1_reg_i_8__53/O
                         net (fo=1, routed)           1.278    10.787    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_return_28[16]
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.189    10.039    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_clk
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/CLK
                         clock pessimism              1.113    11.152    
                         clock uncertainty           -0.090    11.062    
    DSP48_X4Y81          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.261    10.801    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp375_reg_1154392_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24smb6_U314/myproject_mul_24smb6_MulnS_10_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.206ns (29.385%)  route 2.898ns (70.615%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 9.987 - 4.800 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.450     6.600    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X142Y340       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp375_reg_1154392_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y340       FDRE (Prop_fdre_C_Q)         0.259     6.859 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp375_reg_1154392_reg[0]/Q
                         net (fo=2, routed)           0.716     7.575    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp375_reg_1154392[0]
    SLICE_X142Y328       LUT3 (Prop_lut3_I1_O)        0.051     7.626 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg[3]_i_4__1/O
                         net (fo=2, routed)           0.279     7.906    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg[3]_i_4__1_n_0
    SLICE_X142Y328       LUT4 (Prop_lut4_I3_O)        0.134     8.040 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg[3]_i_7__1/O
                         net (fo=1, routed)           0.000     8.040    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg[3]_i_7__1_n_0
    SLICE_X142Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.296 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.296    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[3]_i_1__1_n_0
    SLICE_X142Y329       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.350 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.350    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[7]_i_1__1_n_0
    SLICE_X142Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.404 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.404    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[11]_i_1__1_n_0
    SLICE_X142Y331       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.458 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.458    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[15]_i_1__1_n_0
    SLICE_X142Y332       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.512 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.512    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[19]_i_1__1_n_0
    SLICE_X142Y333       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.677 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_16_int_reg_reg[23]_i_1__1/O[1]
                         net (fo=2, routed)           1.017     9.694    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/acc_16_V_fu_1152396_p2[21]
    SLICE_X119Y309       LUT3 (Prop_lut3_I0_O)        0.125     9.819 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/buff1_reg_i_3__61/O
                         net (fo=1, routed)           0.886    10.704    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24smb6_U314/myproject_mul_24smb6_MulnS_10_U/ap_return_16[21]
    DSP48_X8Y114         DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24smb6_U314/myproject_mul_24smb6_MulnS_10_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.137     9.987    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24smb6_U314/myproject_mul_24smb6_MulnS_10_U/ap_clk
    DSP48_X8Y114         DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24smb6_U314/myproject_mul_24smb6_MulnS_10_U/buff1_reg/CLK
                         clock pessimism              1.113    11.100    
                         clock uncertainty           -0.090    11.010    
    DSP48_X8Y114         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.261    10.749    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24smb6_U314/myproject_mul_24smb6_MulnS_10_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp352_reg_1154377_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U316/myproject_mul_24slbW_MulnS_9_U/buff1_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.104ns (26.878%)  route 3.004ns (73.122%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 9.994 - 4.800 ) 
    Source Clock Delay      (SCD):    6.601ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.451     6.601    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X144Y309       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp352_reg_1154377_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y309       FDRE (Prop_fdre_C_Q)         0.259     6.860 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp352_reg_1154377_reg[2]/Q
                         net (fo=2, routed)           0.587     7.447    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp352_reg_1154377[2]
    SLICE_X144Y303       LUT3 (Prop_lut3_I1_O)        0.046     7.493 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg[3]_i_2__1/O
                         net (fo=2, routed)           0.378     7.871    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg[3]_i_2__1_n_0
    SLICE_X144Y303       LUT4 (Prop_lut4_I3_O)        0.132     8.003 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg[3]_i_5__1/O
                         net (fo=1, routed)           0.000     8.003    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg[3]_i_5__1_n_0
    SLICE_X144Y303       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.183 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.183    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[3]_i_1__1_n_0
    SLICE_X144Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.237 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.237    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[7]_i_1__1_n_0
    SLICE_X144Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.291 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.291    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[11]_i_1__1_n_0
    SLICE_X144Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.345 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.345    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[15]_i_1__1_n_0
    SLICE_X144Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.399 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.399    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[19]_i_1__1_n_0
    SLICE_X144Y308       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.550 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_15_int_reg_reg[23]_i_1__1/O[3]
                         net (fo=2, routed)           1.669    10.219    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/acc_15_V_fu_1152387_p2[23]
    SLICE_X103Y250       LUT3 (Prop_lut3_I0_O)        0.120    10.339 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/buff1_reg_i_1__64/O
                         net (fo=7, routed)           0.369    10.709    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U316/myproject_mul_24slbW_MulnS_9_U/ap_return_15[23]
    DSP48_X6Y100         DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U316/myproject_mul_24slbW_MulnS_9_U/buff1_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.144     9.994    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U316/myproject_mul_24slbW_MulnS_9_U/ap_clk
    DSP48_X6Y100         DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U316/myproject_mul_24slbW_MulnS_9_U/buff1_reg/CLK
                         clock pessimism              1.113    11.107    
                         clock uncertainty           -0.090    11.017    
    DSP48_X6Y100         DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.261    10.756    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U316/myproject_mul_24slbW_MulnS_9_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp421_reg_1154422_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U322/myproject_mul_24slbW_MulnS_9_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.151ns (28.093%)  route 2.946ns (71.907%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 10.036 - 4.800 ) 
    Source Clock Delay      (SCD):    6.647ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.497     6.647    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X162Y325       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp421_reg_1154422_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y325       FDRE (Prop_fdre_C_Q)         0.259     6.906 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp421_reg_1154422_reg[3]/Q
                         net (fo=2, routed)           0.724     7.630    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp421_reg_1154422[3]
    SLICE_X157Y312       LUT3 (Prop_lut3_I1_O)        0.050     7.680 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg[7]_i_5__1/O
                         net (fo=2, routed)           0.438     8.118    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg[7]_i_5__1_n_0
    SLICE_X157Y313       LUT4 (Prop_lut4_I3_O)        0.135     8.253 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg[7]_i_9__1/O
                         net (fo=1, routed)           0.000     8.253    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg[7]_i_9__1_n_0
    SLICE_X157Y313       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.512 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.512    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[7]_i_1__1_n_0
    SLICE_X157Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.565 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.565    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[11]_i_1__1_n_0
    SLICE_X157Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.618 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.618    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[15]_i_1__1_n_0
    SLICE_X157Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.671 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.671    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[19]_i_1__1_n_0
    SLICE_X157Y317       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.837 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_return_18_int_reg_reg[23]_i_1__1/O[1]
                         net (fo=2, routed)           0.830     9.666    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/acc_18_V_fu_1152414_p2[21]
    SLICE_X147Y295       LUT3 (Prop_lut3_I0_O)        0.123     9.789 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/buff1_reg_i_3__58/O
                         net (fo=1, routed)           0.955    10.744    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U322/myproject_mul_24slbW_MulnS_9_U/ap_return_18[21]
    DSP48_X10Y109        DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U322/myproject_mul_24slbW_MulnS_9_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.186    10.036    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U322/myproject_mul_24slbW_MulnS_9_U/ap_clk
    DSP48_X10Y109        DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U322/myproject_mul_24slbW_MulnS_9_U/buff1_reg/CLK
                         clock pessimism              1.113    11.149    
                         clock uncertainty           -0.090    11.059    
    DSP48_X10Y109        DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.261    10.798    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_2_fu_524/myproject_mul_24slbW_U322/myproject_mul_24slbW_MulnS_9_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (CLK_OUT4_usrclk_mmcm rise@4.800ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.941ns (23.405%)  route 3.079ns (76.595%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 10.039 - 4.800 ) 
    Source Clock Delay      (SCD):    6.722ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  clk40_buf/O
                         net (fo=1, routed)           2.702     5.057    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.150 r  clk40_bufg/O
                         net (fo=2, routed)           2.123     7.273    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -5.035     2.238 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.819     5.057    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.150 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.572     6.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X38Y150        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_fdre_C_Q)         0.223     6.945 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931_reg[2]/Q
                         net (fo=2, routed)           0.751     7.696    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/tmp599_reg_2245931[2]
    SLICE_X38Y166        LUT3 (Prop_lut3_I2_O)        0.052     7.748 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2/O
                         net (fo=2, routed)           0.367     8.115    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_2_n_0
    SLICE_X38Y166        LUT4 (Prop_lut4_I3_O)        0.132     8.247 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.247    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg[3]_i_5_n_0
    SLICE_X38Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     8.440 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.440    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[3]_i_1_n_0
    SLICE_X38Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.493 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.493    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[7]_i_1_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.546 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[11]_i_1_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.657 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_return_28_int_reg_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.689     9.347    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/acc_28_V_fu_2243325_p2[12]
    SLICE_X38Y189        LUT3 (Prop_lut3_I0_O)        0.124     9.471 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/buff1_reg_i_12__53/O
                         net (fo=1, routed)           1.272    10.743    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_return_28[12]
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      4.800     4.800 r  
    AT8                                               0.000     4.800 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     4.800    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     4.800 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.800    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.218 r  clk40_buf/O
                         net (fo=1, routed)           2.549     8.767    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.850 r  clk40_bufg/O
                         net (fo=2, routed)           1.959    10.809    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.716     6.093 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.674     8.767    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.850 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.189    10.039    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/ap_clk
    DSP48_X4Y81          DSP48E1                                      r  my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg/CLK
                         clock pessimism              1.113    11.152    
                         clock uncertainty           -0.090    11.062    
    DSP48_X4Y81          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.261    10.801    my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_1_fu_370/myproject_mul_24skbM_U108/myproject_mul_24skbM_MulnS_8_U/buff1_reg
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  0.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp158_reg_1153307_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.297ns (71.874%)  route 0.116ns (28.126%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.718     2.460    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X44Y348        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp158_reg_1153307_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y348        FDRE (Prop_fdre_C_Q)         0.118     2.578 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp158_reg_1153307_reg[14]/Q
                         net (fo=2, routed)           0.116     2.694    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/Q[14]
    SLICE_X45Y348        LUT4 (Prop_lut4_I1_O)        0.028     2.722 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687[15]_i_7/O
                         net (fo=1, routed)           0.000     2.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687[15]_i_7_n_0
    SLICE_X45Y348        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.807 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.807    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[15]_i_1_n_0
    SLICE_X45Y349        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.832 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.832    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[19]_i_1_n_0
    SLICE_X45Y350        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.873 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.873    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_fu_1150753_p2[20]
    SLICE_X45Y350        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.046     3.174    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X45Y350        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[20]/C
                         clock pessimism             -0.414     2.760    
    SLICE_X45Y350        FDRE (Hold_fdre_C_D)         0.071     2.831    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__224/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2277/p_Val2_s_reg_59_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.155%)  route 0.113ns (48.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.592     2.334    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_clk
    SLICE_X108Y193       FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__224/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y193       FDRE (Prop_fdre_C_Q)         0.118     2.452 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__224/Q
                         net (fo=10, routed)          0.113     2.565    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2277/p_Val2_s_reg_59_reg_0
    DSP48_X7Y77          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2277/p_Val2_s_reg_59_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.873     3.001    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2277/ap_clk
    DSP48_X7Y77          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2277/p_Val2_s_reg_59_reg/CLK
                         clock pessimism             -0.574     2.427    
    DSP48_X7Y77          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.085     2.512    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2277/p_Val2_s_reg_59_reg
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp158_reg_1153307_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.308ns (72.603%)  route 0.116ns (27.397%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.718     2.460    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X44Y348        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp158_reg_1153307_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y348        FDRE (Prop_fdre_C_Q)         0.118     2.578 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp158_reg_1153307_reg[14]/Q
                         net (fo=2, routed)           0.116     2.694    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/Q[14]
    SLICE_X45Y348        LUT4 (Prop_lut4_I1_O)        0.028     2.722 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687[15]_i_7/O
                         net (fo=1, routed)           0.000     2.722    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687[15]_i_7_n_0
    SLICE_X45Y348        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.807 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.807    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[15]_i_1_n_0
    SLICE_X45Y349        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.832 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.832    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[19]_i_1_n_0
    SLICE_X45Y350        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.884 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/grp_product_fu_1406/tmp156_reg_1153687_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.884    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_fu_1150753_p2[22]
    SLICE_X45Y350        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       1.046     3.174    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/ap_clk
    SLICE_X45Y350        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[22]/C
                         clock pessimism             -0.414     2.760    
    SLICE_X45Y350        FDRE (Hold_fdre_C_D)         0.071     2.831    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/tmp156_reg_1153687_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__91/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1694/p_Val2_s_reg_59_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.456%)  route 0.111ns (52.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.623     2.365    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_clk
    SLICE_X65Y158        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__91/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y158        FDRE (Prop_fdre_C_Q)         0.100     2.465 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/ap_ce_reg_reg_rep__91/Q
                         net (fo=10, routed)          0.111     2.576    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1694/p_Val2_s_reg_59_reg_0
    DSP48_X4Y63          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1694/p_Val2_s_reg_59_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.901     3.029    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1694/ap_clk
    DSP48_X4Y63          DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1694/p_Val2_s_reg_59_reg/CLK
                         clock pessimism             -0.593     2.436    
    DSP48_X4Y63          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.085     2.521    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_1_fu_314/grp_product_fu_1694/p_Val2_s_reg_59_reg
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_1_fu_548/index_1_2_reg_3515_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.235%)  route 0.184ns (64.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.592     2.334    my_test_algo/my_hls_label/grp_tanh_1_fu_548/ap_clk
    SLICE_X59Y226        FDRE                                         r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/index_1_2_reg_3515_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y226        FDRE (Prop_fdre_C_Q)         0.100     2.434 r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/index_1_2_reg_3515_reg[8]/Q
                         net (fo=1, routed)           0.184     2.618    my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/addr2[8]
    RAMB18_X4Y91         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.824     2.952    my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/ap_clk
    RAMB18_X4Y91         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg/CLKARDCLK
                         clock pessimism             -0.574     2.378    
    RAMB18_X4Y91         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.561    my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__58/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2253/p_Val2_s_reg_59_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.478%)  route 0.116ns (49.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.554     2.296    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_clk
    SLICE_X72Y258        FDRE                                         r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__58/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y258        FDRE (Prop_fdre_C_Q)         0.118     2.414 r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/ap_ce_reg_reg_rep__58/Q
                         net (fo=10, routed)          0.116     2.530    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2253/p_Val2_s_reg_59_reg_0
    DSP48_X5Y103         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2253/p_Val2_s_reg_59_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.818     2.946    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2253/ap_clk
    DSP48_X5Y103         DSP48E1                                      r  my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2253/p_Val2_s_reg_59_reg/CLK
                         clock pessimism             -0.559     2.387    
    DSP48_X5Y103         DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.085     2.472    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_s_fu_280/grp_product_fu_2253/p_Val2_s_reg_59_reg
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_428/index_1_27_reg_5365_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.465%)  route 0.199ns (66.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.601     2.343    my_test_algo/my_hls_label/grp_tanh_fu_428/ap_clk
    SLICE_X57Y216        FDRE                                         r  my_test_algo/my_hls_label/grp_tanh_fu_428/index_1_27_reg_5365_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y216        FDRE (Prop_fdre_C_Q)         0.100     2.443 r  my_test_algo/my_hls_label/grp_tanh_fu_428/index_1_27_reg_5365_reg[9]/Q
                         net (fo=1, routed)           0.199     2.642    my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/addr28[9]
    RAMB18_X4Y87         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.827     2.955    my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X4Y87         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg/CLKARDCLK
                         clock pessimism             -0.554     2.401    
    RAMB18_X4Y87         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.584    my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_fu_428/index_1_28_reg_5370_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.065%)  route 0.185ns (64.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.598     2.340    my_test_algo/my_hls_label/grp_tanh_fu_428/ap_clk
    SLICE_X59Y217        FDRE                                         r  my_test_algo/my_hls_label/grp_tanh_fu_428/index_1_28_reg_5370_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y217        FDRE (Prop_fdre_C_Q)         0.100     2.440 r  my_test_algo/my_hls_label/grp_tanh_fu_428/index_1_28_reg_5370_reg[5]/Q
                         net (fo=1, routed)           0.185     2.625    my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg_0[5]
    RAMB18_X4Y87         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.829     2.957    my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/ap_clk
    RAMB18_X4Y87         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg/CLKBWRCLK
                         clock pessimism             -0.574     2.383    
    RAMB18_X4Y87         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.566    my_test_algo/my_hls_label/grp_tanh_fu_428/tanh_table1_U/tanh_tanh_table1_rom_U/q28_reg
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_1_fu_548/index_1_3_reg_3520_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.272%)  route 0.184ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.592     2.334    my_test_algo/my_hls_label/grp_tanh_1_fu_548/ap_clk
    SLICE_X59Y226        FDRE                                         r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/index_1_3_reg_3520_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y226        FDRE (Prop_fdre_C_Q)         0.100     2.434 r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/index_1_3_reg_3520_reg[8]/Q
                         net (fo=1, routed)           0.184     2.618    my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg_1[8]
    RAMB18_X4Y91         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.821     2.949    my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/ap_clk
    RAMB18_X4Y91         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg/CLKBWRCLK
                         clock pessimism             -0.574     2.375    
    RAMB18_X4Y91         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.558    my_test_algo/my_hls_label/grp_tanh_1_fu_548/tanh_table7_U/tanh_1_tanh_table7_rom_U/q2_reg
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_test_algo/my_hls_label/grp_tanh_2_fu_493/index_1_21_reg_4475_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            my_test_algo/my_hls_label/grp_tanh_2_fu_493/tanh_table4_U/tanh_2_tanh_table4_rom_U/q22_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT4_usrclk_mmcm  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             CLK_OUT4_usrclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_usrclk_mmcm rise@0.000ns - CLK_OUT4_usrclk_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.065%)  route 0.185ns (64.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  clk40_buf/O
                         net (fo=1, routed)           1.275     1.716    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.742 r  clk40_bufg/O
                         net (fo=2, routed)           0.817     2.559    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.161     0.398 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.318     1.716    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.742 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.594     2.336    my_test_algo/my_hls_label/grp_tanh_2_fu_493/ap_clk
    SLICE_X59Y228        FDRE                                         r  my_test_algo/my_hls_label/grp_tanh_2_fu_493/index_1_21_reg_4475_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y228        FDRE (Prop_fdre_C_Q)         0.100     2.436 r  my_test_algo/my_hls_label/grp_tanh_2_fu_493/index_1_21_reg_4475_reg[9]/Q
                         net (fo=1, routed)           0.185     2.621    my_test_algo/my_hls_label/grp_tanh_2_fu_493/tanh_table4_U/tanh_2_tanh_table4_rom_U/addr22[9]
    RAMB18_X4Y90         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_493/tanh_table4_U/tanh_2_tanh_table4_rom_U/q22_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_usrclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AT8                                               0.000     0.000 r  clk40_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk40_in_p
    AT8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk40_in_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk40_in_p_IBUF
    IBUFDS_GTE2_X1Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  clk40_buf/O
                         net (fo=1, routed)           1.366     2.098    clk40_in_w
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.128 r  clk40_bufg/O
                         net (fo=2, routed)           1.109     3.237    usrclk_mmcm_/inst/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.530     0.707 r  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.391     2.098    usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.128 r  usrclk_mmcm_/inst/clkout4_buf/O
                         net (fo=43496, routed)       0.824     2.952    my_test_algo/my_hls_label/grp_tanh_2_fu_493/tanh_table4_U/tanh_2_tanh_table4_rom_U/ap_clk
    RAMB18_X4Y90         RAMB18E1                                     r  my_test_algo/my_hls_label/grp_tanh_2_fu_493/tanh_table4_U/tanh_2_tanh_table4_rom_U/q22_reg/CLKARDCLK
                         clock pessimism             -0.574     2.378    
    RAMB18_X4Y90         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.561    my_test_algo/my_hls_label/grp_tanh_2_fu_493/tanh_table4_U/tanh_2_tanh_table4_rom_U/q22_reg
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_usrclk_mmcm
Waveform(ns):       { 0.000 2.400 }
Period(ns):         4.800
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y94      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_0_V_write_assig_fu_2418_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X3Y85      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_10_V_write_assi_fu_2599_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y82      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_11_V_write_assi_fu_2608_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y91      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_12_V_write_assi_fu_2617_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y85      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_13_V_write_assi_fu_2626_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y86      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_14_V_write_assi_fu_2635_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y80      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_15_V_write_assi_fu_2644_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y77      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_16_V_write_assi_fu_2653_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y90      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_17_V_write_assi_fu_2662_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.800       2.028      DSP48_X2Y92      my_test_algo/my_hls_label/grp_normalize_0_0_0_0_0_3_fu_574/res_18_V_write_assi_fu_2671_p2/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.800       208.560    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X96Y284    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_6_V_read_8_reg_1152979_pp0_iter1_reg_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X62Y241    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X62Y241    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_0_V_read_8_reg_1153123_pp0_iter1_reg_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X64Y248    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_6_V_read_8_reg_1152979_pp0_iter1_reg_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X64Y248    my_test_algo/my_hls_label/grp_dense_latency_0_0_0_2_fu_341/data_6_V_read_8_reg_1152979_pp0_iter1_reg_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X62Y225    my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X62Y225    my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X24Y242    my_test_algo/doutDbg3_reg[32]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X24Y242    my_test_algo/doutDbg3_reg[33]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X24Y242    my_test_algo/doutDbg3_reg[34]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X62Y225    my_test_algo/data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X62Y225    my_test_algo/data_source_gen[0].read_enable_shr_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X32Y251    my_test_algo/doutDbg3_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X32Y251    my_test_algo/doutDbg3_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X32Y251    my_test_algo/doutDbg3_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X32Y251    my_test_algo/doutDbg3_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X32Y251    my_test_algo/doutDbg3_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X32Y251    my_test_algo/doutDbg3_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X18Y246    my_test_algo/doutDbg3_reg[24]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.400       1.758      SLICE_X18Y246    my_test_algo/doutDbg3_reg[25]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_usrclk_mmcm
  To Clock:  clkfbout_usrclk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_usrclk_mmcm
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         24.000      22.592     BUFGCTRL_X0Y5    usrclk_mmcm_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         24.000      22.929     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       24.000      76.000     MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       24.000      189.360    MMCME2_ADV_X1Y0  usrclk_mmcm_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk_in
  To Clock:  ext_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ext_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        1.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.302ns (4.917%)  route 5.840ns (95.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.359     3.803    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y295        FDRE                                         r  ctoc/bitslip_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X51Y295        FDRE                                         r  ctoc/bitslip_reg[13]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X51Y295        FDRE (Setup_fdre_C_R)       -0.304     5.145    ctoc/bitslip_reg[13]
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 0.302ns (4.917%)  route 5.840ns (95.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.359     3.803    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y295        FDRE                                         r  ctoc/bitslip_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X51Y295        FDRE                                         r  ctoc/bitslip_reg[6]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X51Y295        FDRE (Setup_fdre_C_R)       -0.304     5.145    ctoc/bitslip_reg[6]
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.302ns (5.039%)  route 5.692ns (94.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 6.210 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.211     3.654    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y267        FDRE                                         r  ctoc/bitslip_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.186     6.210    ctoc/clk_125M_in
    SLICE_X51Y267        FDRE                                         r  ctoc/bitslip_reg[11]/C
                         clock pessimism             -0.706     5.504    
                         clock uncertainty           -0.063     5.441    
    SLICE_X51Y267        FDRE (Setup_fdre_C_R)       -0.304     5.137    ctoc/bitslip_reg[11]
  -------------------------------------------------------------------
                         required time                          5.137    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 0.302ns (5.057%)  route 5.670ns (94.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 6.217 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.188     3.632    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y293        FDRE                                         r  ctoc/bitslip_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.193     6.217    ctoc/clk_125M_in
    SLICE_X51Y293        FDRE                                         r  ctoc/bitslip_reg[7]/C
                         clock pessimism             -0.706     5.511    
                         clock uncertainty           -0.063     5.448    
    SLICE_X51Y293        FDRE (Setup_fdre_C_R)       -0.304     5.144    ctoc/bitslip_reg[7]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 0.302ns (5.110%)  route 5.608ns (94.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 6.214 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.127     3.571    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y287        FDRE                                         r  ctoc/bitslip_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.190     6.214    ctoc/clk_125M_in
    SLICE_X51Y287        FDRE                                         r  ctoc/bitslip_reg[0]/C
                         clock pessimism             -0.706     5.508    
                         clock uncertainty           -0.063     5.445    
    SLICE_X51Y287        FDRE (Setup_fdre_C_R)       -0.304     5.141    ctoc/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.302ns (5.140%)  route 5.574ns (94.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 6.208 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.093     3.537    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y270        FDRE                                         r  ctoc/bitslip_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.184     6.208    ctoc/clk_125M_in
    SLICE_X51Y270        FDRE                                         r  ctoc/bitslip_reg[12]/C
                         clock pessimism             -0.706     5.502    
                         clock uncertainty           -0.063     5.439    
    SLICE_X51Y270        FDRE (Setup_fdre_C_R)       -0.304     5.135    ctoc/bitslip_reg[12]
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.310ns (5.097%)  route 5.772ns (94.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y258       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y258       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.285    -1.795    ctoc/phase_done
    SLICE_X168Y258       LUT1 (Prop_lut1_I0_O)        0.051    -1.744 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          5.487     3.742    ctoc/phase_done_n
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[13]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X50Y295        FDRE (Setup_fdre_C_D)       -0.093     5.356    ctoc/phase_done_r_reg[13]
  -------------------------------------------------------------------
                         required time                          5.356    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.302ns (5.168%)  route 5.542ns (94.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 6.208 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.060     3.504    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y279        FDRE                                         r  ctoc/bitslip_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.184     6.208    ctoc/clk_125M_in
    SLICE_X51Y279        FDRE                                         r  ctoc/bitslip_reg[1]/C
                         clock pessimism             -0.706     5.502    
                         clock uncertainty           -0.063     5.439    
    SLICE_X51Y279        FDRE (Setup_fdre_C_R)       -0.304     5.135    ctoc/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                          5.135    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 ctoc/FSM_onehot_bs_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/bitslip_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 0.302ns (5.185%)  route 5.523ns (94.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 6.214 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y259       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/FSM_onehot_bs_st_reg[2]/Q
                         net (fo=10, routed)          0.481    -1.599    ctoc/bs_bits
    SLICE_X168Y262       LUT1 (Prop_lut1_I0_O)        0.043    -1.556 r  ctoc/bitslip[13]_i_1/O
                         net (fo=14, routed)          5.042     3.486    ctoc/bitslip[13]_i_1_n_0
    SLICE_X51Y286        FDRE                                         r  ctoc/bitslip_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.190     6.214    ctoc/clk_125M_in
    SLICE_X51Y286        FDRE                                         r  ctoc/bitslip_reg[5]/C
                         clock pessimism             -0.706     5.508    
                         clock uncertainty           -0.063     5.445    
    SLICE_X51Y286        FDRE (Setup_fdre_C_R)       -0.304     5.141    ctoc/bitslip_reg[5]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 ctoc/phase_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phase_done_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 0.310ns (5.191%)  route 5.662ns (94.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 6.218 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.356    -2.339    ctoc/clk_125M_in
    SLICE_X168Y258       FDRE                                         r  ctoc/phase_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y258       FDRE (Prop_fdre_C_Q)         0.259    -2.080 f  ctoc/phase_done_reg/Q
                         net (fo=6, routed)           0.285    -1.795    ctoc/phase_done
    SLICE_X168Y258       LUT1 (Prop_lut1_I0_O)        0.051    -1.744 r  ctoc/ctoc_ififo__i_1/O
                         net (fo=16, routed)          5.376     3.632    ctoc/phase_done_n
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.194     6.218    ctoc/clk_125M_in
    SLICE_X50Y295        FDRE                                         r  ctoc/phase_done_r_reg[6]/C
                         clock pessimism             -0.706     5.512    
                         clock uncertainty           -0.063     5.449    
    SLICE_X50Y295        FDRE (Setup_fdre_C_D)       -0.101     5.348    ctoc/phase_done_r_reg[6]
  -------------------------------------------------------------------
                         required time                          5.348    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.591    -0.736    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X54Y258        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y258        FDPE (Prop_fdpe_C_Q)         0.118    -0.618 r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.563    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X54Y258        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.799    -0.599    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X54Y258        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.137    -0.736    
    SLICE_X54Y258        FDPE (Hold_fdpe_C_D)         0.042    -0.694    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/FSM_onehot_bs_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.169%)  route 0.108ns (45.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.611    -0.716    ctoc/clk_125M_in
    SLICE_X167Y259       FDRE                                         r  ctoc/phdone_to_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y259       FDRE (Prop_fdre_C_Q)         0.100    -0.616 f  ctoc/phdone_to_reg[8]/Q
                         net (fo=4, routed)           0.108    -0.508    ctoc/phdone_to_reg[8]
    SLICE_X168Y259       LUT6 (Prop_lut6_I2_O)        0.028    -0.480 r  ctoc/FSM_onehot_bs_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.480    ctoc/FSM_onehot_bs_st[1]_i_1_n_0
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.818    -0.580    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[1]/C
                         clock pessimism             -0.122    -0.702    
    SLICE_X168Y259       FDRE (Hold_fdre_C_D)         0.087    -0.615    ctoc/FSM_onehot_bs_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/FSM_onehot_bs_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.941%)  route 0.109ns (46.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.611    -0.716    ctoc/clk_125M_in
    SLICE_X167Y259       FDRE                                         r  ctoc/phdone_to_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y259       FDRE (Prop_fdre_C_Q)         0.100    -0.616 r  ctoc/phdone_to_reg[8]/Q
                         net (fo=4, routed)           0.109    -0.507    ctoc/phdone_to_reg[8]
    SLICE_X168Y259       LUT6 (Prop_lut6_I1_O)        0.028    -0.479 r  ctoc/FSM_onehot_bs_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    ctoc/FSM_onehot_bs_st[2]_i_1_n_0
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.818    -0.580    ctoc/clk_125M_in
    SLICE_X168Y259       FDRE                                         r  ctoc/FSM_onehot_bs_st_reg[2]/C
                         clock pessimism             -0.122    -0.702    
    SLICE_X168Y259       FDRE (Hold_fdre_C_D)         0.087    -0.615    ctoc/FSM_onehot_bs_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ctoc/core_phase_inc_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/psen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.612    -0.715    ctoc/clk_125M_in
    SLICE_X168Y255       FDRE                                         r  ctoc/core_phase_inc_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y255       FDRE (Prop_fdre_C_Q)         0.107    -0.608 f  ctoc/core_phase_inc_rr_reg/Q
                         net (fo=1, routed)           0.054    -0.555    ctoc/core_phase_inc_rr
    SLICE_X168Y255       LUT5 (Prop_lut5_I3_O)        0.064    -0.491 r  ctoc/psen_i_1/O
                         net (fo=1, routed)           0.000    -0.491    ctoc/psen_i_1_n_0
    SLICE_X168Y255       FDRE                                         r  ctoc/psen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.819    -0.579    ctoc/clk_125M_in
    SLICE_X168Y255       FDRE                                         r  ctoc/psen_reg/C
                         clock pessimism             -0.136    -0.715    
    SLICE_X168Y255       FDRE (Hold_fdre_C_D)         0.087    -0.628    ctoc/psen_reg
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ctoc/locked_in_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rst_isd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.573    -0.754    ctoc/clk_125M_in
    SLICE_X146Y261       FDRE                                         r  ctoc/locked_in_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y261       FDRE (Prop_fdre_C_Q)         0.107    -0.647 f  ctoc/locked_in_rr_reg/Q
                         net (fo=1, routed)           0.054    -0.594    ctoc/locked_in_rr
    SLICE_X146Y261       LUT2 (Prop_lut2_I0_O)        0.064    -0.530 r  ctoc/rst_isd_i_1/O
                         net (fo=1, routed)           0.000    -0.530    ctoc/rst_isd_i_1_n_0
    SLICE_X146Y261       FDRE                                         r  ctoc/rst_isd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.781    -0.617    ctoc/clk_125M_in
    SLICE_X146Y261       FDRE                                         r  ctoc/rst_isd_reg/C
                         clock pessimism             -0.137    -0.754    
    SLICE_X146Y261       FDRE (Hold_fdre_C_D)         0.087    -0.667    ctoc/rst_isd_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ctoc/rx_ph_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rx_ph_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.130ns (52.282%)  route 0.119ns (47.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.612    -0.715    ctoc/clk_125M_in
    SLICE_X169Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y256       FDRE (Prop_fdre_C_Q)         0.100    -0.615 r  ctoc/rx_ph_cnt_reg[0]/Q
                         net (fo=8, routed)           0.119    -0.497    ctoc/rx_ph_cnt_reg[0]
    SLICE_X168Y256       LUT3 (Prop_lut3_I0_O)        0.030    -0.467 r  ctoc/rx_ph_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.467    ctoc/p_0_in[2]
    SLICE_X168Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.819    -0.579    ctoc/clk_125M_in
    SLICE_X168Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[2]/C
                         clock pessimism             -0.125    -0.704    
    SLICE_X168Y256       FDRE (Hold_fdre_C_D)         0.093    -0.611    ctoc/rx_ph_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ctoc/rx_ph_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rx_ph_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.132ns (52.246%)  route 0.121ns (47.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.612    -0.715    ctoc/clk_125M_in
    SLICE_X169Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y256       FDRE (Prop_fdre_C_Q)         0.100    -0.615 r  ctoc/rx_ph_cnt_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.495    ctoc/rx_ph_cnt_reg[0]
    SLICE_X168Y256       LUT5 (Prop_lut5_I1_O)        0.032    -0.463 r  ctoc/rx_ph_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.463    ctoc/p_0_in[4]
    SLICE_X168Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.819    -0.579    ctoc/clk_125M_in
    SLICE_X168Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[4]/C
                         clock pessimism             -0.125    -0.704    
    SLICE_X168Y256       FDRE (Hold_fdre_C_D)         0.096    -0.608    ctoc/rx_ph_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ctoc/rx_ph_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rx_ph_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.478%)  route 0.121ns (48.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.612    -0.715    ctoc/clk_125M_in
    SLICE_X169Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y256       FDRE (Prop_fdre_C_Q)         0.100    -0.615 r  ctoc/rx_ph_cnt_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.495    ctoc/rx_ph_cnt_reg[0]
    SLICE_X168Y256       LUT4 (Prop_lut4_I1_O)        0.028    -0.467 r  ctoc/rx_ph_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.467    ctoc/p_0_in[3]
    SLICE_X168Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.819    -0.579    ctoc/clk_125M_in
    SLICE_X168Y256       FDRE                                         r  ctoc/rx_ph_cnt_reg[3]/C
                         clock pessimism             -0.125    -0.704    
    SLICE_X168Y256       FDRE (Hold_fdre_C_D)         0.087    -0.617    ctoc/rx_ph_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ctoc/phdone_to_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/phdone_to_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (73.163%)  route 0.058ns (26.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.610    -0.717    ctoc/clk_125M_in
    SLICE_X167Y261       FDRE                                         r  ctoc/phdone_to_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y261       FDRE (Prop_fdre_C_Q)         0.091    -0.626 r  ctoc/phdone_to_reg[4]/Q
                         net (fo=5, routed)           0.058    -0.569    ctoc/phdone_to_reg[4]
    SLICE_X167Y261       LUT6 (Prop_lut6_I0_O)        0.066    -0.503 r  ctoc/phdone_to[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    ctoc/p_0_in__0[6]
    SLICE_X167Y261       FDRE                                         r  ctoc/phdone_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.817    -0.581    ctoc/clk_125M_in
    SLICE_X167Y261       FDRE                                         r  ctoc/phdone_to_reg[6]/C
                         clock pessimism             -0.136    -0.717    
    SLICE_X167Y261       FDRE (Hold_fdre_C_D)         0.060    -0.657    ctoc/phdone_to_reg[6]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ctoc/locked_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/locked_in_rr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.573    -0.754    ctoc/clk_125M_in
    SLICE_X146Y260       FDRE                                         r  ctoc/locked_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y260       FDRE (Prop_fdre_C_Q)         0.118    -0.636 r  ctoc/locked_in_r_reg/Q
                         net (fo=1, routed)           0.096    -0.540    ctoc/locked_in_r
    SLICE_X146Y261       FDRE                                         r  ctoc/locked_in_rr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.781    -0.617    ctoc/clk_125M_in
    SLICE_X146Y261       FDRE                                         r  ctoc/locked_in_rr_reg/C
                         clock pessimism             -0.123    -0.740    
    SLICE_X146Y261       FDRE (Hold_fdre_C_D)         0.042    -0.698    ctoc/locked_in_rr_reg
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.999         8.000       6.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.839         8.000       6.161      RAMB36_X3Y53     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   ctoc/ctoc_mmcm_in_/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y295    ctoc/serdes_loop[13].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y279    ctoc/serdes_loop[1].isd/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         8.000       6.751      ILOGIC_X0Y273    ctoc/serdes_loop[2].isd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.001      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y256    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y256    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X168Y255   ctoc/core_phase_inc_rr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X52Y257    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X52Y257    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X52Y257    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X54Y256    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X54Y258    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            1.000         4.000       3.000      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y256    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X54Y256    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y255   ctoc/core_phase_inc_rr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y261   ctoc/locked_in_rr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X145Y260   ctoc/locked_out_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y261   ctoc/locked_out_rr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y278   ctoc/phase_done_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X168Y286   ctoc/phase_done_r_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm_in
  To Clock:  clk_625M_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm_in
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y17   ctoc/ctoc_mmcm_in_/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y287    ctoc/serdes_loop[0].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y275    ctoc/serdes_loop[10].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y267    ctoc/serdes_loop[11].isd/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.600       0.530      ILOGIC_X0Y270    ctoc/serdes_loop[12].isd/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm_in
  To Clock:  clkfbout_ctoc_mmcm_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19   ctoc/ctoc_mmcm_in_/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  pcie_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 0.266ns (4.092%)  route 6.235ns (95.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 11.699 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X43Y243        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.265     4.420    imem/ba_we_reg_0
    SLICE_X42Y243        LUT3 (Prop_lut3_I1_O)        0.043     4.463 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.969    10.432    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y39         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.396    11.699    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y39         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.940    
                         clock uncertainty           -0.035    11.905    
    RAMB36_X4Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.501    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.501    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.266ns (4.214%)  route 6.046ns (95.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 11.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X43Y243        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.265     4.420    imem/ba_we_reg_0
    SLICE_X42Y243        LUT3 (Prop_lut3_I1_O)        0.043     4.463 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.781    10.244    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.395    11.698    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.939    
                         clock uncertainty           -0.035    11.904    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.500    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.266ns (4.270%)  route 5.964ns (95.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns = ( 11.632 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X43Y243        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.265     4.420    imem/ba_we_reg_0
    SLICE_X42Y243        LUT3 (Prop_lut3_I1_O)        0.043     4.463 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.698    10.161    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X5Y39         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.329    11.632    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y39         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.873    
                         clock uncertainty           -0.035    11.838    
    RAMB36_X5Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.434    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 0.266ns (4.237%)  route 6.012ns (95.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 11.695 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X43Y243        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.265     4.420    imem/ba_we_reg_0
    SLICE_X42Y243        LUT3 (Prop_lut3_I1_O)        0.043     4.463 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.747    10.210    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.392    11.695    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y37         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.936    
                         clock uncertainty           -0.035    11.901    
    RAMB36_X4Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.497    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 0.266ns (4.423%)  route 5.749ns (95.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 11.462 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X43Y243        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.265     4.420    imem/ba_we_reg_0
    SLICE_X42Y243        LUT3 (Prop_lut3_I1_O)        0.043     4.463 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.483     9.946    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X5Y40         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.159    11.462    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y40         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.314    11.776    
                         clock uncertainty           -0.035    11.741    
    RAMB36_X5Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.337    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.259ns (4.221%)  route 5.877ns (95.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 11.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.396     3.927    imem/CLK
    SLICE_X44Y239        FDRE                                         r  imem/addr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y239        FDRE (Prop_fdre_C_Q)         0.259     4.186 r  imem/addr_cnt_reg[12]/Q
                         net (fo=65, routed)          5.877    10.064    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.527    11.830    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.071    
                         clock uncertainty           -0.035    12.036    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416    11.620    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.259ns (4.235%)  route 5.857ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns = ( 11.824 - 8.000 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.396     3.927    imem/CLK
    SLICE_X44Y239        FDRE                                         r  imem/addr_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y239        FDRE (Prop_fdre_C_Q)         0.259     4.186 r  imem/addr_cnt_reg[10]/Q
                         net (fo=65, routed)          5.857    10.043    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y36         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.521    11.824    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.065    
                         clock uncertainty           -0.035    12.030    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    11.614    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 imem/addr_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.259ns (4.253%)  route 5.831ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.396     3.927    imem/CLK
    SLICE_X44Y239        FDRE                                         r  imem/addr_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y239        FDRE (Prop_fdre_C_Q)         0.259     4.186 r  imem/addr_cnt_reg[10]/Q
                         net (fo=65, routed)          5.831    10.017    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y33         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.510    11.813    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y33         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    12.054    
                         clock uncertainty           -0.035    12.019    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    11.603    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.266ns (4.475%)  route 5.679ns (95.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 11.692 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X43Y243        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.265     4.420    imem/ba_we_reg_0
    SLICE_X42Y243        LUT3 (Prop_lut3_I1_O)        0.043     4.463 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.413     9.876    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y36         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.389    11.692    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y36         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.933    
                         clock uncertainty           -0.035    11.898    
    RAMB36_X4Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.494    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 imem/ba_we_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pcie_clk rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.266ns (4.500%)  route 5.645ns (95.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 11.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.400     3.931    imem/CLK
    SLICE_X43Y243        FDRE                                         r  imem/ba_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y243        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  imem/ba_we_reg/Q
                         net (fo=2, routed)           0.265     4.420    imem/ba_we_reg_0
    SLICE_X42Y243        LUT3 (Prop_lut3_I1_O)        0.043     4.463 r  imem/im64_0_i_1/O
                         net (fo=64, routed)          5.379     9.842    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y35         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.384    11.687    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y35         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.241    11.928    
                         clock uncertainty           -0.035    11.893    
    RAMB36_X4Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    11.489    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  1.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ctoc/empty_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.178ns (41.166%)  route 0.254ns (58.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     0.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483     2.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.235     3.539    ctoc/CLK
    SLICE_X45Y266        FDRE                                         r  ctoc/empty_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y266        FDRE (Prop_fdre_C_Q)         0.178     3.717 f  ctoc/empty_rr_reg/Q
                         net (fo=1, routed)           0.254     3.971    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB36_X3Y53         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.403     3.934    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X3Y53         FIFO36E1                                     r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.321     3.613    
    RAMB36_X3Y53         FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.296     3.909    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -3.909    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.118ns (17.379%)  route 0.561ns (82.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.649     1.558    ctoc/CLK
    SLICE_X44Y237        FDRE                                         r  ctoc/m_axi\\.wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y237        FDRE (Prop_fdre_C_Q)         0.118     1.676 r  ctoc/m_axi\\.wdata_reg[20]/Q
                         net (fo=2, routed)           0.561     2.236    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.957     2.181    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y38         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.857    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.153    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 imem/addr_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.118ns (24.166%)  route 0.370ns (75.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.650     1.559    imem/CLK
    SLICE_X44Y239        FDRE                                         r  imem/addr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y239        FDRE (Prop_fdre_C_Q)         0.118     1.677 r  imem/addr_cnt_reg[12]/Q
                         net (fo=65, routed)          0.370     2.047    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.872     2.096    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y50         RAMB36E1                                     r  imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.316     1.780    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.963    imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.awaddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/addr_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.678%)  route 0.061ns (32.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.650     1.559    ctoc/CLK
    SLICE_X45Y239        FDRE                                         r  ctoc/m_axi\\.awaddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDRE (Prop_fdre_C_Q)         0.100     1.659 r  ctoc/m_axi\\.awaddr_reg[9]/Q
                         net (fo=2, routed)           0.061     1.720    ctoc/m_axi\\.awaddr_reg[14]_0[9]
    SLICE_X44Y239        LUT6 (Prop_lut6_I2_O)        0.028     1.748 r  ctoc/addr_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    imem/D[9]
    SLICE_X44Y239        FDRE                                         r  imem/addr_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.854     2.078    imem/CLK
    SLICE_X44Y239        FDRE                                         r  imem/addr_cnt_reg[9]/C
                         clock pessimism             -0.509     1.570    
    SLICE_X44Y239        FDRE (Hold_fdre_C_D)         0.087     1.657    imem/addr_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ctoc/m_axi\\.araddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cp/addr_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (65.124%)  route 0.069ns (34.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.653     1.562    ctoc/CLK
    SLICE_X41Y240        FDRE                                         r  ctoc/m_axi\\.araddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y240        FDRE (Prop_fdre_C_Q)         0.100     1.662 r  ctoc/m_axi\\.araddr_reg[9]/Q
                         net (fo=3, routed)           0.069     1.730    cp/addr_cnt_reg[14]_0[9]
    SLICE_X40Y240        LUT6 (Prop_lut6_I3_O)        0.028     1.758 r  cp/addr_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.758    cp/addr_cnt[9]_i_1_n_0
    SLICE_X40Y240        FDRE                                         r  cp/addr_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.855     2.079    cp/CLK
    SLICE_X40Y240        FDRE                                         r  cp/addr_cnt_reg[9]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X40Y240        FDRE (Hold_fdre_C_D)         0.087     1.660    cp/addr_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ctoc/trn_pat_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/trn_pat_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.266ns (69.422%)  route 0.117ns (30.578%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.552     1.461    ctoc/CLK
    SLICE_X122Y249       FDRE                                         r  ctoc/trn_pat_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y249       FDRE (Prop_fdre_C_Q)         0.118     1.579 r  ctoc/trn_pat_cnt_reg[6]/Q
                         net (fo=2, routed)           0.116     1.695    ctoc/trn_pat_cnt_reg[6]
    SLICE_X122Y249       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.802 r  ctoc/trn_pat_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.803    ctoc/trn_pat_cnt_reg[4]_i_1_n_0
    SLICE_X122Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.844 r  ctoc/trn_pat_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    ctoc/trn_pat_cnt_reg[8]_i_1_n_7
    SLICE_X122Y250       FDRE                                         r  ctoc/trn_pat_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.740     1.964    ctoc/CLK
    SLICE_X122Y250       FDRE                                         r  ctoc/trn_pat_cnt_reg[8]/C
                         clock pessimism             -0.316     1.649    
    SLICE_X122Y250       FDRE (Hold_fdre_C_D)         0.092     1.741    ctoc/trn_pat_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cp/s_axo\\.rlast_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/data_out_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.087%)  route 0.104ns (44.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.652     1.561    cp/CLK
    SLICE_X45Y244        FDRE                                         r  cp/s_axo\\.rlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y244        FDRE (Prop_fdre_C_Q)         0.100     1.661 r  cp/s_axo\\.rlast_reg/Q
                         net (fo=1, routed)           0.104     1.765    ctoc/data_out_reg[67]_0
    SLICE_X46Y244        LUT6 (Prop_lut6_I0_O)        0.028     1.793 r  ctoc/data_out[67]_i_1/O
                         net (fo=1, routed)           0.000     1.793    ctoc/data_out[67]_i_1_n_0
    SLICE_X46Y244        FDRE                                         r  ctoc/data_out_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.855     2.079    ctoc/CLK
    SLICE_X46Y244        FDRE                                         r  ctoc/data_out_reg[67]/C
                         clock pessimism             -0.484     1.596    
    SLICE_X46Y244        FDRE (Hold_fdre_C_D)         0.087     1.683    ctoc/data_out_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.325%)  route 0.103ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.650     1.559    crb/CLK
    SLICE_X35Y235        FDRE                                         r  crb/control_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y235        FDRE (Prop_fdre_C_Q)         0.100     1.659 r  crb/control_reg_reg[16]/Q
                         net (fo=1, routed)           0.103     1.762    crb/control_reg_reg_n_0_[16]
    SLICE_X36Y235        LUT4 (Prop_lut4_I2_O)        0.028     1.790 r  crb/r_out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.790    crb/p_1_in[16]
    SLICE_X36Y235        FDRE                                         r  crb/r_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.852     2.076    crb/CLK
    SLICE_X36Y235        FDRE                                         r  crb/r_out_reg[16]/C
                         clock pessimism             -0.484     1.593    
    SLICE_X36Y235        FDRE (Hold_fdre_C_D)         0.087     1.680    crb/r_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.646     1.555    crb/CLK
    SLICE_X33Y219        FDRE                                         r  crb/control_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y219        FDRE (Prop_fdre_C_Q)         0.100     1.655 r  crb/control_reg_reg[47]/Q
                         net (fo=1, routed)           0.081     1.735    cp/r_out_reg[63][15]
    SLICE_X32Y219        LUT2 (Prop_lut2_I1_O)        0.028     1.763 r  cp/r_out[47]_i_1/O
                         net (fo=1, routed)           0.000     1.763    crb/D[15]
    SLICE_X32Y219        FDRE                                         r  crb/r_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.848     2.072    crb/CLK
    SLICE_X32Y219        FDRE                                         r  crb/r_out_reg[47]/C
                         clock pessimism             -0.507     1.566    
    SLICE_X32Y219        FDRE (Hold_fdre_C_D)         0.087     1.653    crb/r_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 crb/control_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            crb/r_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pcie_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_clk rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.648     1.557    crb/CLK
    SLICE_X41Y232        FDRE                                         r  crb/control_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y232        FDRE (Prop_fdre_C_Q)         0.100     1.657 r  crb/control_reg_reg[26]/Q
                         net (fo=1, routed)           0.081     1.737    crb/control_reg_reg_n_0_[26]
    SLICE_X40Y232        LUT4 (Prop_lut4_I2_O)        0.028     1.765 r  crb/r_out[26]_i_1/O
                         net (fo=1, routed)           0.000     1.765    crb/p_1_in[26]
    SLICE_X40Y232        FDRE                                         r  crb/r_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.848     2.072    crb/CLK
    SLICE_X40Y232        FDRE                                         r  crb/r_out_reg[26]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X40Y232        FDRE (Hold_fdre_C_D)         0.087     1.655    crb/r_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pcie_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.839         8.000       6.161      RAMB36_X3Y53     ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y39     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y50     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y49     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y53     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y47     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y50     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y46     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y46     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y40     imem/im64_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X44Y244    cp/rvalid_e_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X31Y222    cp/s_axo\\.rdata_reg[61]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X31Y222    cp/s_axo\\.rdata_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X31Y222    cp/s_axo\\.rdata_reg[63]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X40Y244    cp/s_axo\\.rdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X46Y247    cp/s_axo\\.rdata_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X46Y247    cp/s_axo\\.rdata_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X33Y217    crb/control_reg_reg[48]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X38Y244    cp/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X38Y244    cp/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X44Y245    cp/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X38Y237    cp/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X40Y240    cp/addr_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X40Y239    cp/addr_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X40Y239    cp/addr_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X40Y240    cp/addr_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_ctoc_mmcm
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.259ns (7.100%)  route 3.389ns (92.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.389     7.474    ctoc/rst_osd
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.241    11.792    
                         clock uncertainty           -0.063    11.729    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.276    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.259ns (7.655%)  route 3.124ns (92.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.547 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.124     7.210    ctoc/rst_osd
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.241    11.547    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism              0.241    11.787    
                         clock uncertainty           -0.063    11.724    
    OLOGIC_X0Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.271    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.259ns (7.469%)  route 3.209ns (92.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.209     7.294    ctoc/rst_osd
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.321    11.911    
                         clock uncertainty           -0.063    11.848    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.395    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.259ns (7.888%)  route 3.024ns (92.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns = ( 11.546 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          3.024     7.110    ctoc/rst_osd
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.240    11.546    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism              0.241    11.786    
                         clock uncertainty           -0.063    11.723    
    OLOGIC_X0Y278        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.270    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[7].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.259ns (8.006%)  route 2.976ns (91.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.976     7.061    ctoc/rst_osd
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y290        OSERDESE2                                    r  ctoc/serdes_loop[7].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y290        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[7].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.259ns (8.462%)  route 2.802ns (91.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 11.589 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.802     6.887    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.283    11.589    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism              0.321    11.909    
                         clock uncertainty           -0.063    11.846    
    OLOGIC_X1Y288        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.393    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.259ns (8.855%)  route 2.666ns (91.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 11.603 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.666     6.751    ctoc/rst_osd
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.297    11.603    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism              0.228    11.830    
                         clock uncertainty           -0.063    11.767    
    OLOGIC_X1Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.314    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.259ns (9.305%)  route 2.524ns (90.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.524     6.610    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.321    11.907    
                         clock uncertainty           -0.063    11.844    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.391    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.259ns (9.927%)  route 2.350ns (90.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.350     6.435    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism              0.321    11.904    
                         clock uncertainty           -0.063    11.841    
    OLOGIC_X1Y281        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.388    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.259ns (10.280%)  route 2.261ns (89.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 11.582 - 8.000 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.402     3.933    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.918     1.015 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     2.440    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.533 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.293     3.826    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.259     4.085 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          2.261     6.346    ctoc/rst_osd
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.276    11.582    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism              0.321    11.902    
                         clock uncertainty           -0.063    11.839    
    OLOGIC_X1Y280        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    11.386    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  5.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ctoc/rst_isd_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/rst_osd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_isd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_isd_r_reg/Q
                         net (fo=1, routed)           0.148     1.751    ctoc/rst_isd_r
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.781     2.007    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
                         clock pessimism             -0.523     1.485    
    SLICE_X146Y262       FDRE (Hold_fdre_C_D)         0.032     1.517    ctoc/rst_osd_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.118ns (10.680%)  route 0.987ns (89.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          0.987     2.589    ctoc/rst_osd
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y268        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.118ns (9.625%)  route 1.108ns (90.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.108     2.710    ctoc/rst_osd
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.489     1.580    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.187    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.118ns (9.150%)  route 1.172ns (90.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.172     2.774    ctoc/rst_osd
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.843     2.069    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism             -0.489     1.581    
    OLOGIC_X1Y277        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.188    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.118ns (8.550%)  route 1.262ns (91.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.262     2.865    ctoc/rst_osd
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y279        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[6].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.118ns (8.266%)  route 1.310ns (91.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.310     2.912    ctoc/rst_osd
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.844     2.070    ctoc/clk_125M
    OLOGIC_X1Y280        OSERDESE2                                    r  ctoc/serdes_loop[6].osd/CLKDIV
                         clock pessimism             -0.489     1.582    
    OLOGIC_X1Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.189    ctoc/serdes_loop[6].osd
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.118ns (7.230%)  route 1.514ns (92.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.514     3.117    ctoc/rst_osd
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.857     2.083    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism             -0.316     1.768    
    OLOGIC_X1Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.375    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[11].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.118ns (8.000%)  route 1.357ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.357     2.960    ctoc/rst_osd
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.846     2.072    ctoc/clk_125M
    OLOGIC_X1Y281        OSERDESE2                                    r  ctoc/serdes_loop[11].osd/CLKDIV
                         clock pessimism             -0.489     1.584    
    OLOGIC_X1Y281        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.191    ctoc/serdes_loop[11].osd
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.118ns (7.538%)  route 1.447ns (92.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.447     3.050    ctoc/rst_osd
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.848     2.074    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism             -0.489     1.586    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.193    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 ctoc/rst_osd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[3].osd/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - clk_125M_ctoc_mmcm rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.118ns (6.906%)  route 1.591ns (93.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.593     1.502    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.167     0.335 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.885    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.574     1.485    ctoc/clk_125M
    SLICE_X146Y262       FDRE                                         r  ctoc/rst_osd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y262       FDRE (Prop_fdre_C_Q)         0.118     1.603 r  ctoc/rst_osd_reg/Q
                         net (fo=14, routed)          1.591     3.193    ctoc/rst_osd
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.851     2.077    ctoc/clk_125M
    OLOGIC_X1Y288        OSERDESE2                                    r  ctoc/serdes_loop[3].osd/CLKDIV
                         clock pessimism             -0.489     1.589    
    OLOGIC_X1Y288        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     2.196    ctoc/serdes_loop[3].osd
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.998    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    ctoc/ctoc_mmcm_out/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         8.000       6.751      OLOGIC_X1Y298    ctoc/serdes_loop[4].osd/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_isd_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_osd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_isd_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_osd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_isd_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_osd_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_isd_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X146Y262   ctoc/rst_osd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_625M_ctoc_mmcm
  To Clock:  clk_625M_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_625M_ctoc_mmcm
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.600       0.192      BUFGCTRL_X0Y1    ctoc/ctoc_mmcm_out/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.600       0.529      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y280    ctoc/serdes_loop[0].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y279    ctoc/serdes_loop[10].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y281    ctoc/serdes_loop[11].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y283    ctoc/serdes_loop[12].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y273    ctoc/serdes_loop[13].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y268    ctoc/serdes_loop[1].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X0Y278    ctoc/serdes_loop[2].osd/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.600       0.530      OLOGIC_X1Y288    ctoc/serdes_loop[3].osd/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.600       211.760    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ctoc_mmcm
  To Clock:  clkfbout_ctoc_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ctoc_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y4    ctoc/ctoc_mmcm_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pcie_clk
  To Clock:  clk_125M_ctoc_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.259ns (11.009%)  route 2.094ns (88.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.214     3.745    ctoc/CLK
    SLICE_X128Y268       FDRE                                         r  ctoc/data_out_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y268       FDRE (Prop_fdre_C_Q)         0.259     4.004 r  ctoc/data_out_r_reg[23]/Q
                         net (fo=1, routed)           2.094     6.098    ctoc/data_out_r[23]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.228    11.818    
                         clock uncertainty           -0.147    11.672    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.278    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.236ns (11.496%)  route 1.817ns (88.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.272     3.803    ctoc/CLK
    SLICE_X132Y269       FDRE                                         r  ctoc/data_out_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y269       FDRE (Prop_fdre_C_Q)         0.236     4.039 r  ctoc/data_out_r_reg[24]/Q
                         net (fo=1, routed)           1.817     5.856    ctoc/data_out_r[24]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.228    11.818    
                         clock uncertainty           -0.147    11.672    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.474    11.198    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[4].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.259ns (11.992%)  route 1.901ns (88.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 11.591 - 8.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.216     3.747    ctoc/CLK
    SLICE_X128Y266       FDRE                                         r  ctoc/data_out_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y266       FDRE (Prop_fdre_C_Q)         0.259     4.006 r  ctoc/data_out_r_reg[22]/Q
                         net (fo=1, routed)           1.901     5.907    ctoc/data_out_r[22]
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.285    11.591    ctoc/clk_125M
    OLOGIC_X1Y298        OSERDESE2                                    r  ctoc/serdes_loop[4].osd/CLKDIV
                         clock pessimism              0.228    11.818    
                         clock uncertainty           -0.147    11.672    
    OLOGIC_X1Y298        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.278    ctoc/serdes_loop[4].osd
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.259ns (12.511%)  route 1.811ns (87.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 11.581 - 8.000 ) 
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.219     3.750    ctoc/CLK
    SLICE_X118Y262       FDRE                                         r  ctoc/data_out_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y262       FDRE (Prop_fdre_C_Q)         0.259     4.009 r  ctoc/data_out_r_reg[48]/Q
                         net (fo=1, routed)           1.811     5.821    ctoc/data_out_r[48]
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.275    11.581    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism              0.228    11.808    
                         clock uncertainty           -0.147    11.662    
    OLOGIC_X1Y277        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    11.268    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[10].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.259ns (12.607%)  route 1.795ns (87.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns = ( 11.582 - 8.000 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.221     3.752    ctoc/CLK
    SLICE_X126Y262       FDRE                                         r  ctoc/data_out_r_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y262       FDRE (Prop_fdre_C_Q)         0.259     4.011 r  ctoc/data_out_r_reg[50]/Q
                         net (fo=1, routed)           1.795     5.807    ctoc/data_out_r[50]
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.276    11.582    ctoc/clk_125M
    OLOGIC_X1Y279        OSERDESE2                                    r  ctoc/serdes_loop[10].osd/CLKDIV
                         clock pessimism              0.228    11.809    
                         clock uncertainty           -0.147    11.663    
    OLOGIC_X1Y279        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.269    ctoc/serdes_loop[10].osd
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[9].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.223ns (10.826%)  route 1.837ns (89.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 11.581 - 8.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.213     3.744    ctoc/CLK
    SLICE_X121Y268       FDRE                                         r  ctoc/data_out_r_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y268       FDRE (Prop_fdre_C_Q)         0.223     3.967 r  ctoc/data_out_r_reg[49]/Q
                         net (fo=1, routed)           1.837     5.804    ctoc/data_out_r[49]
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.275    11.581    ctoc/clk_125M
    OLOGIC_X1Y277        OSERDESE2                                    r  ctoc/serdes_loop[9].osd/CLKDIV
                         clock pessimism              0.228    11.808    
                         clock uncertainty           -0.147    11.662    
    OLOGIC_X1Y277        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    11.268    ctoc/serdes_loop[9].osd
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.259ns (13.635%)  route 1.641ns (86.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.552ns = ( 11.552 - 8.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.336     3.867    ctoc/CLK
    SLICE_X50Y256        FDRE                                         r  ctoc/data_out_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y256        FDRE (Prop_fdre_C_Q)         0.259     4.126 r  ctoc/data_out_r_reg[41]/Q
                         net (fo=1, routed)           1.641     5.767    ctoc/data_out_r[41]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.246    11.552    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism              0.228    11.779    
                         clock uncertainty           -0.147    11.633    
    OLOGIC_X0Y284        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    11.239    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[1].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.223ns (10.974%)  route 1.809ns (89.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 11.584 - 8.000 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.215     3.746    ctoc/CLK
    SLICE_X113Y260       FDRE                                         r  ctoc/data_out_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y260       FDRE (Prop_fdre_C_Q)         0.223     3.969 r  ctoc/data_out_r_reg[5]/Q
                         net (fo=1, routed)           1.809     5.778    ctoc/data_out_r[5]
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.278    11.584    ctoc/clk_125M
    OLOGIC_X1Y268        OSERDESE2                                    r  ctoc/serdes_loop[1].osd/CLKDIV
                         clock pessimism              0.228    11.811    
                         clock uncertainty           -0.147    11.665    
    OLOGIC_X1Y268        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    11.271    ctoc/serdes_loop[1].osd
  -------------------------------------------------------------------
                         required time                         11.271    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[12].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.259ns (12.876%)  route 1.753ns (87.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 11.587 - 8.000 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.221     3.752    ctoc/CLK
    SLICE_X126Y262       FDRE                                         r  ctoc/data_out_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y262       FDRE (Prop_fdre_C_Q)         0.259     4.011 r  ctoc/data_out_r_reg[62]/Q
                         net (fo=1, routed)           1.753     5.764    ctoc/data_out_r[62]
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.281    11.587    ctoc/clk_125M
    OLOGIC_X1Y283        OSERDESE2                                    r  ctoc/serdes_loop[12].osd/CLKDIV
                         clock pessimism              0.228    11.814    
                         clock uncertainty           -0.147    11.668    
    OLOGIC_X1Y283        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.274    ctoc/serdes_loop[12].osd
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 ctoc/data_out_r_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm rise@8.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.223ns (11.204%)  route 1.767ns (88.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 11.579 - 8.000 ) 
    Source Clock Delay      (SCD):    3.752ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.594     2.438    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.531 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.221     3.752    ctoc/CLK
    SLICE_X121Y260       FDRE                                         r  ctoc/data_out_r_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y260       FDRE (Prop_fdre_C_Q)         0.223     3.975 r  ctoc/data_out_r_reg[67]/Q
                         net (fo=1, routed)           1.767     5.743    ctoc/data_out_r[67]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      8.000     8.000 r  
    AU25                                              0.000     8.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     8.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.738     8.738 r  pcie_clk_buff/O
                         net (fo=1, routed)           1.483    10.221    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.304 r  pcie_clk_bufg/O
                         net (fo=627, routed)         1.246    11.550    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.642     8.908 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    10.223    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.306 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          1.273    11.579    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism              0.228    11.806    
                         clock uncertainty           -0.147    11.660    
    OLOGIC_X1Y273        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    11.266    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  5.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.100ns (16.280%)  route 0.514ns (83.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.600     1.509    ctoc/CLK
    SLICE_X49Y266        FDRE                                         r  ctoc/data_out_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y266        FDRE (Prop_fdre_C_Q)         0.100     1.609 r  ctoc/data_out_r_reg[3]/Q
                         net (fo=1, routed)           0.514     2.123    ctoc/data_out_r[3]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.316     1.735    
                         clock uncertainty            0.147     1.881    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.902    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.100ns (16.147%)  route 0.519ns (83.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.600     1.509    ctoc/CLK
    SLICE_X49Y266        FDRE                                         r  ctoc/data_out_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y266        FDRE (Prop_fdre_C_Q)         0.100     1.609 r  ctoc/data_out_r_reg[10]/Q
                         net (fo=1, routed)           0.519     2.128    ctoc/data_out_r[10]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.823     2.049    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism             -0.316     1.734    
                         clock uncertainty            0.147     1.880    
    OLOGIC_X0Y278        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     1.901    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.118ns (18.118%)  route 0.533ns (81.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.602     1.511    ctoc/CLK
    SLICE_X50Y262        FDRE                                         r  ctoc/data_out_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y262        FDRE (Prop_fdre_C_Q)         0.118     1.629 r  ctoc/data_out_r_reg[4]/Q
                         net (fo=1, routed)           0.533     2.162    ctoc/data_out_r[4]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.316     1.735    
                         clock uncertainty            0.147     1.881    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.902    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.118ns (16.571%)  route 0.594ns (83.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.575     1.484    ctoc/CLK
    SLICE_X150Y259       FDRE                                         r  ctoc/data_out_r_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y259       FDRE (Prop_fdre_C_Q)         0.118     1.602 r  ctoc/data_out_r_reg[69]/Q
                         net (fo=1, routed)           0.594     2.196    ctoc/data_out_r[69]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.316     1.753    
                         clock uncertainty            0.147     1.899    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     1.920    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[8].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.118ns (17.504%)  route 0.556ns (82.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.605     1.514    ctoc/CLK
    SLICE_X50Y254        FDRE                                         r  ctoc/data_out_r_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y254        FDRE (Prop_fdre_C_Q)         0.118     1.632 r  ctoc/data_out_r_reg[42]/Q
                         net (fo=1, routed)           0.556     2.188    ctoc/data_out_r[42]
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.828     2.054    ctoc/clk_125M
    OLOGIC_X0Y284        OSERDESE2                                    r  ctoc/serdes_loop[8].osd/CLKDIV
                         clock pessimism             -0.316     1.739    
                         clock uncertainty            0.147     1.885    
    OLOGIC_X0Y284        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.906    ctoc/serdes_loop[8].osd
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[13].osd/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.118ns (16.175%)  route 0.612ns (83.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.571     1.480    ctoc/CLK
    SLICE_X146Y263       FDRE                                         r  ctoc/data_out_r_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y263       FDRE (Prop_fdre_C_Q)         0.118     1.598 r  ctoc/data_out_r_reg[65]/Q
                         net (fo=1, routed)           0.612     2.209    ctoc/data_out_r[65]
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.842     2.068    ctoc/clk_125M
    OLOGIC_X1Y273        OSERDESE2                                    r  ctoc/serdes_loop[13].osd/CLKDIV
                         clock pessimism             -0.316     1.753    
                         clock uncertainty            0.147     1.899    
    OLOGIC_X1Y273        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     1.920    ctoc/serdes_loop[13].osd
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[2].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.706%)  route 0.580ns (85.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.604     1.513    ctoc/CLK
    SLICE_X49Y259        FDRE                                         r  ctoc/data_out_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y259        FDRE (Prop_fdre_C_Q)         0.100     1.613 r  ctoc/data_out_r_reg[13]/Q
                         net (fo=1, routed)           0.580     2.192    ctoc/data_out_r[13]
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.823     2.049    ctoc/clk_125M
    OLOGIC_X0Y278        OSERDESE2                                    r  ctoc/serdes_loop[2].osd/CLKDIV
                         clock pessimism             -0.316     1.734    
                         clock uncertainty            0.147     1.880    
    OLOGIC_X0Y278        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.901    ctoc/serdes_loop[2].osd
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[5].osd/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.100ns (13.079%)  route 0.665ns (86.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.577     1.486    ctoc/CLK
    SLICE_X131Y235       FDRE                                         r  ctoc/data_out_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y235       FDRE (Prop_fdre_C_Q)         0.100     1.586 r  ctoc/data_out_r_reg[28]/Q
                         net (fo=1, routed)           0.665     2.250    ctoc/data_out_r[28]
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.857     2.083    ctoc/clk_125M
    OLOGIC_X1Y234        OSERDESE2                                    r  ctoc/serdes_loop[5].osd/CLKDIV
                         clock pessimism             -0.316     1.768    
                         clock uncertainty            0.147     1.914    
    OLOGIC_X1Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     1.935    ctoc/serdes_loop[5].osd
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.118ns (16.565%)  route 0.594ns (83.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.602     1.511    ctoc/CLK
    SLICE_X50Y262        FDRE                                         r  ctoc/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y262        FDRE (Prop_fdre_C_Q)         0.118     1.629 r  ctoc/data_out_r_reg[1]/Q
                         net (fo=1, routed)           0.594     2.223    ctoc/data_out_r[1]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.316     1.735    
                         clock uncertainty            0.147     1.881    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     1.902    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ctoc/data_out_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pcie_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/serdes_loop[0].osd/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125M_ctoc_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_ctoc_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm rise@0.000ns - pcie_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.118ns (16.548%)  route 0.595ns (83.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_clk rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.693     0.883    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.909 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.602     1.511    ctoc/CLK
    SLICE_X50Y262        FDRE                                         r  ctoc/data_out_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y262        FDRE (Prop_fdre_C_Q)         0.118     1.629 r  ctoc/data_out_r_reg[2]/Q
                         net (fo=1, routed)           0.595     2.224    ctoc/data_out_r[2]
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU25                                              0.000     0.000 r  pcie_clk (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk
    AU25                 IBUF (Prop_ibuf_I_O)         0.433     0.433 r  pcie_clk_buff/O
                         net (fo=1, routed)           0.761     1.194    pcie_clk_ibuf
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.224 r  pcie_clk_bufg/O
                         net (fo=627, routed)         0.805     2.029    ctoc/ctoc_mmcm_out/inst/clk_125M_in
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.447     0.582 r  ctoc/ctoc_mmcm_out/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.614     1.196    ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.226 r  ctoc/ctoc_mmcm_out/inst/clkout2_buf/O
                         net (fo=17, routed)          0.824     2.050    ctoc/clk_125M
    OLOGIC_X0Y280        OSERDESE2                                    r  ctoc/serdes_loop[0].osd/CLKDIV
                         clock pessimism             -0.316     1.735    
                         clock uncertainty            0.147     1.881    
    OLOGIC_X0Y280        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     1.902    ctoc/serdes_loop[0].osd
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125M_ctoc_mmcm_in
  To Clock:  clk_125M_ctoc_mmcm_in

Setup :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_ctoc_mmcm_in rise@8.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.236ns (36.960%)  route 0.403ns (63.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 6.204 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.858     0.858 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           1.081     1.939    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.190    -5.251 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -3.788    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.695 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.321    -2.374    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X54Y258        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y258        FDPE (Prop_fdpe_C_Q)         0.236    -2.138 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.403    -1.736    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X54Y257        FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      8.000     8.000 r  
    AT21                                              0.000     8.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     8.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.751     8.751 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.986     9.737    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146     3.591 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350     4.941    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.024 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         1.180     6.204    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X54Y257        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.602     5.602    
                         clock uncertainty           -0.063     5.539    
    SLICE_X54Y257        FDPE (Recov_fdpe_C_PRE)     -0.267     5.272    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  7.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_125M_ctoc_mmcm_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_ctoc_mmcm_in rise@0.000ns - clk_125M_ctoc_mmcm_in rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.107ns (36.704%)  route 0.185ns (63.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.203     0.203 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.503     0.706    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.629    -1.923 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570    -1.353    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.327 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.591    -0.736    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X54Y258        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y258        FDPE (Prop_fdpe_C_Q)         0.107    -0.629 f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.185    -0.445    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X54Y257        FDPE                                         f  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_ctoc_mmcm_in rise edge)
                                                      0.000     0.000 r  
    AT21                                              0.000     0.000 r  ext_clk_in (IN)
                         net (fo=0)                   0.000     0.000    ctoc/ext_clk_in
    AT21                 IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ctoc/ext_clk_buf/O
                         net (fo=1, routed)           0.553     1.000    ctoc/ctoc_mmcm_in_/inst/clk_125M_in
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.063    -2.063 r  ctoc/ctoc_mmcm_in_/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635    -1.428    ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.398 r  ctoc/ctoc_mmcm_in_/inst/clkout2_buf/O
                         net (fo=109, routed)         0.799    -0.599    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X54Y257        FDPE                                         r  ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.123    -0.722    
    SLICE_X54Y257        FDPE (Remov_fdpe_C_PRE)     -0.088    -0.810    ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.366    





