

================================================================
== Vitis HLS Report for 'delete_patch_patches_parameters'
================================================================
* Date:           Mon Aug  5 17:49:19 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.012 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                               Loop Name                                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_490_1                                                                                     |        ?|        ?|        28|          -|          -|     ?|        no|
        | + delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0  |       25|       25|         3|          1|          1|    24|       yes|
        |- delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1   |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      359|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      232|    -|
|Register             |        -|     -|       97|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       97|      591|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln493_1_fu_296_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln493_fu_308_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln499_1_fu_402_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln499_fu_368_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln505_fu_396_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln510_1_fu_345_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln510_2_fu_424_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln510_3_fu_446_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln510_4_fu_463_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln510_5_fu_474_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln510_fu_340_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln517_1_fu_484_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln517_fu_496_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln523_1_fu_576_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln523_fu_542_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln529_fu_570_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln534_1_fu_610_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln534_2_fu_627_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln534_fu_601_p2       |         +|   0|  0|  13|           6|           5|
    |i_11_fu_238_p2            |         +|   0|  0|   9|           2|           1|
    |sub_ln510_1_fu_286_p2     |         -|   0|  0|  12|           5|           5|
    |sub_ln510_fu_260_p2       |         -|   0|  0|  12|           5|           5|
    |and_ln493_fu_362_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln517_fu_536_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln493_fu_302_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln499_fu_314_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln505_fu_356_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln517_fu_490_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln523_fu_502_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln529_fu_530_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln499_fu_374_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln523_fu_548_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln493_1_fu_328_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln493_fu_320_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln499_1_fu_388_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln499_2_fu_408_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln499_fu_380_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln517_1_fu_516_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln517_fu_508_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln523_1_fu_562_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln523_2_fu_582_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln523_fu_554_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln493_fu_350_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln517_fu_524_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 359|         149|         131|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_2_reg_186                   |   9|          2|    2|          4|
    |a_reg_131                     |   9|          2|    2|          4|
    |ap_NS_fsm                     |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_phi_mux_a_2_phi_fu_190_p4  |   9|          2|    2|          4|
    |ap_phi_mux_a_phi_fu_135_p4    |   9|          2|    2|          4|
    |ap_phi_mux_b_4_phi_fu_212_p4  |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_157_p4    |   9|          2|    3|          6|
    |b_4_reg_208                   |   9|          2|    3|          6|
    |b_reg_153                     |   9|          2|    3|          6|
    |c_4_reg_219                   |   9|          2|    2|          4|
    |c_reg_164                     |   9|          2|    2|          4|
    |i_reg_111                     |   9|          2|    2|          4|
    |indvar_flatten13_reg_120      |   9|          2|    5|         10|
    |indvar_flatten21_reg_197      |   9|          2|    5|         10|
    |indvar_flatten35_reg_175      |   9|          2|    5|         10|
    |indvar_flatten_reg_142        |   9|          2|    5|         10|
    |patches_parameters_address0   |  14|          3|    7|         21|
    |patches_parameters_d0         |  14|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 232|         50|   89|        223|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |a_2_reg_186                       |  2|   0|    2|          0|
    |a_reg_131                         |  2|   0|    2|          0|
    |add_ln510_1_reg_681               |  6|   0|    6|          0|
    |add_ln510_5_reg_713               |  7|   0|    7|          0|
    |add_ln510_reg_676                 |  6|   0|    6|          0|
    |ap_CS_fsm                         |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |  1|   0|    1|          0|
    |b_4_reg_208                       |  3|   0|    3|          0|
    |b_reg_153                         |  3|   0|    3|          0|
    |c_4_reg_219                       |  2|   0|    2|          0|
    |c_reg_164                         |  2|   0|    2|          0|
    |i_11_reg_647                      |  2|   0|    2|          0|
    |i_reg_111                         |  2|   0|    2|          0|
    |icmp_ln493_reg_667                |  1|   0|    1|          0|
    |icmp_ln493_reg_667_pp0_iter1_reg  |  1|   0|    1|          0|
    |icmp_ln517_reg_723                |  1|   0|    1|          0|
    |indvar_flatten13_reg_120          |  5|   0|    5|          0|
    |indvar_flatten21_reg_197          |  5|   0|    5|          0|
    |indvar_flatten35_reg_175          |  5|   0|    5|          0|
    |indvar_flatten_reg_142            |  5|   0|    5|          0|
    |select_ln493_1_reg_671            |  2|   0|    2|          0|
    |select_ln499_1_reg_691            |  3|   0|    3|          0|
    |select_ln499_reg_686              |  2|   0|    2|          0|
    |select_ln517_1_reg_727            |  2|   0|    2|          0|
    |select_ln523_1_reg_738            |  3|   0|    3|          0|
    |select_ln523_reg_733              |  2|   0|    2|          0|
    |sext_ln493_reg_657                |  6|   0|    6|          0|
    |sub_ln510_cast_reg_652            |  6|   0|    6|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 97|   0|   97|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|index                        |   in|    2|     ap_none|                            index|        scalar|
|patches_parameters_address0  |  out|    7|   ap_memory|               patches_parameters|         array|
|patches_parameters_ce0       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_we0       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_d0        |  out|   32|   ap_memory|               patches_parameters|         array|
|patches_parameters_address1  |  out|    7|   ap_memory|               patches_parameters|         array|
|patches_parameters_ce1       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_q1        |   in|   32|   ap_memory|               patches_parameters|         array|
+-----------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 
7 --> 9 8 
8 --> 7 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%index_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %index"   --->   Operation 10 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln490 = br void" [patchMaker.cpp:490]   --->   Operation 11 'br' 'br_ln490' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i2 %index_read, void %.lr.ph, i2 %i_11, void"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %i, i32 1" [patchMaker.cpp:490]   --->   Operation 13 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %tmp_22, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:490]   --->   Operation 14 'br' 'br_ln490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [patchMaker.cpp:490]   --->   Operation 15 'specloopname' 'specloopname_ln490' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.43ns)   --->   "%i_11 = add i2 %i, i2 1"   --->   Operation 16 'add' 'i_11' <Predicate = (!tmp_22)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i2 %i_11" [patchMaker.cpp:510]   --->   Operation 17 'zext' 'zext_ln510' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_11, i2 0" [patchMaker.cpp:510]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i4 %tmp" [patchMaker.cpp:510]   --->   Operation 19 'zext' 'zext_ln510_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%sub_ln510 = sub i5 %zext_ln510_1, i5 %zext_ln510" [patchMaker.cpp:510]   --->   Operation 20 'sub' 'sub_ln510' <Predicate = (!tmp_22)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sub_ln510_cast = sext i5 %sub_ln510" [patchMaker.cpp:510]   --->   Operation 21 'sext' 'sub_ln510_cast' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i2 %i" [patchMaker.cpp:510]   --->   Operation 22 'zext' 'zext_ln510_2' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [patchMaker.cpp:510]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln510_3 = zext i4 %tmp_s" [patchMaker.cpp:510]   --->   Operation 24 'zext' 'zext_ln510_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%sub_ln510_1 = sub i5 %zext_ln510_3, i5 %zext_ln510_2" [patchMaker.cpp:510]   --->   Operation 25 'sub' 'sub_ln510_1' <Predicate = (!tmp_22)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln493 = sext i5 %sub_ln510_1" [patchMaker.cpp:493]   --->   Operation 26 'sext' 'sext_ln493' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln493 = br void" [patchMaker.cpp:493]   --->   Operation 27 'br' 'br_ln493' <Predicate = (!tmp_22)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln517 = br void %._crit_edge.loopexit.preheader" [patchMaker.cpp:517]   --->   Operation 28 'br' 'br_ln517' <Predicate = (tmp_22)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i5 0, void %.split12, i5 %add_ln493_1, void %.split10" [patchMaker.cpp:493]   --->   Operation 29 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%a = phi i2 0, void %.split12, i2 %select_ln493_1, void %.split10" [patchMaker.cpp:493]   --->   Operation 30 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 0, void %.split12, i5 %select_ln499_2, void %.split10" [patchMaker.cpp:499]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%b = phi i3 0, void %.split12, i3 %select_ln499_1, void %.split10" [patchMaker.cpp:499]   --->   Operation 32 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c = phi i2 0, void %.split12, i2 %add_ln505, void %.split10" [patchMaker.cpp:505]   --->   Operation 33 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln493_1 = add i5 %indvar_flatten13, i5 1" [patchMaker.cpp:493]   --->   Operation 34 'add' 'add_ln493_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln493 = icmp_eq  i5 %indvar_flatten13, i5 24" [patchMaker.cpp:493]   --->   Operation 36 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %.split10, void" [patchMaker.cpp:493]   --->   Operation 37 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.43ns)   --->   "%add_ln493 = add i2 %a, i2 1" [patchMaker.cpp:493]   --->   Operation 38 'add' 'add_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.63ns)   --->   "%icmp_ln499 = icmp_eq  i5 %indvar_flatten, i5 8" [patchMaker.cpp:499]   --->   Operation 39 'icmp' 'icmp_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln493 = select i1 %icmp_ln499, i3 0, i3 %b" [patchMaker.cpp:493]   --->   Operation 40 'select' 'select_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln493_1 = select i1 %icmp_ln499, i2 %add_ln493, i2 %a" [patchMaker.cpp:493]   --->   Operation 41 'select' 'select_ln493_1' <Predicate = (!icmp_ln493)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln510_4 = zext i2 %select_ln493_1" [patchMaker.cpp:510]   --->   Operation 42 'zext' 'zext_ln510_4' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln510 = add i6 %sub_ln510_cast, i6 %zext_ln510_4" [patchMaker.cpp:510]   --->   Operation 43 'add' 'add_ln510' <Predicate = (!icmp_ln493)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln510_1 = add i6 %sext_ln493, i6 %zext_ln510_4" [patchMaker.cpp:510]   --->   Operation 44 'add' 'add_ln510_1' <Predicate = (!icmp_ln493)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln493)   --->   "%xor_ln493 = xor i1 %icmp_ln499, i1 1" [patchMaker.cpp:493]   --->   Operation 45 'xor' 'xor_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.34ns)   --->   "%icmp_ln505 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:505]   --->   Operation 46 'icmp' 'icmp_ln505' <Predicate = (!icmp_ln493)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln493 = and i1 %icmp_ln505, i1 %xor_ln493" [patchMaker.cpp:493]   --->   Operation 47 'and' 'and_ln493' <Predicate = (!icmp_ln493)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.57ns)   --->   "%add_ln499 = add i3 %select_ln493, i3 1" [patchMaker.cpp:499]   --->   Operation 48 'add' 'add_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln499)   --->   "%or_ln499 = or i1 %and_ln493, i1 %icmp_ln499" [patchMaker.cpp:499]   --->   Operation 49 'or' 'or_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln499 = select i1 %or_ln499, i2 0, i2 %c" [patchMaker.cpp:499]   --->   Operation 50 'select' 'select_ln499' <Predicate = (!icmp_ln493)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.27ns)   --->   "%select_ln499_1 = select i1 %and_ln493, i3 %add_ln499, i3 %select_ln493" [patchMaker.cpp:499]   --->   Operation 51 'select' 'select_ln499_1' <Predicate = (!icmp_ln493)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.43ns)   --->   "%add_ln505 = add i2 %select_ln499, i2 1" [patchMaker.cpp:505]   --->   Operation 52 'add' 'add_ln505' <Predicate = (!icmp_ln493)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln499_1 = add i5 %indvar_flatten, i5 1" [patchMaker.cpp:499]   --->   Operation 53 'add' 'add_ln499_1' <Predicate = (!icmp_ln493)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.27ns)   --->   "%select_ln499_2 = select i1 %icmp_ln499, i5 1, i5 %add_ln499_1" [patchMaker.cpp:499]   --->   Operation 54 'select' 'select_ln499_2' <Predicate = (!icmp_ln493)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln510_2)   --->   "%shl_ln510 = shl i6 %add_ln510, i6 2" [patchMaker.cpp:510]   --->   Operation 55 'shl' 'shl_ln510' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln510_2)   --->   "%zext_ln510_5 = zext i3 %select_ln499_1" [patchMaker.cpp:510]   --->   Operation 56 'zext' 'zext_ln510_5' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln510_2 = add i6 %shl_ln510, i6 %zext_ln510_5" [patchMaker.cpp:510]   --->   Operation 57 'add' 'add_ln510_2' <Predicate = (!icmp_ln493)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_42_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln510_2, i1 0" [patchMaker.cpp:510]   --->   Operation 58 'bitconcatenate' 'tmp_42_cast' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln510_3)   --->   "%shl_ln510_1 = shl i6 %add_ln510_1, i6 2" [patchMaker.cpp:510]   --->   Operation 59 'shl' 'shl_ln510_1' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln510_3)   --->   "%zext_ln510_6 = zext i3 %select_ln499_1" [patchMaker.cpp:510]   --->   Operation 60 'zext' 'zext_ln510_6' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln510_3 = add i6 %shl_ln510_1, i6 %zext_ln510_6" [patchMaker.cpp:510]   --->   Operation 61 'add' 'add_ln510_3' <Predicate = (!icmp_ln493)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_44_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln510_3, i1 0" [patchMaker.cpp:510]   --->   Operation 62 'bitconcatenate' 'tmp_44_cast' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln510_7 = zext i2 %select_ln499" [patchMaker.cpp:510]   --->   Operation 63 'zext' 'zext_ln510_7' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln510_4 = add i7 %tmp_42_cast, i7 %zext_ln510_7" [patchMaker.cpp:510]   --->   Operation 64 'add' 'add_ln510_4' <Predicate = (!icmp_ln493)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln510_8 = zext i7 %add_ln510_4" [patchMaker.cpp:510]   --->   Operation 65 'zext' 'zext_ln510_8' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln510_8" [patchMaker.cpp:510]   --->   Operation 66 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln510_5 = add i7 %tmp_44_cast, i7 %zext_ln510_7" [patchMaker.cpp:510]   --->   Operation 67 'add' 'add_ln510_5' <Predicate = (!icmp_ln493)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [2/2] (0.60ns)   --->   "%patches_parameters_load = load i7 %patches_parameters_addr" [patchMaker.cpp:510]   --->   Operation 68 'load' 'patches_parameters_load' <Predicate = (!icmp_ln493)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln510_9 = zext i7 %add_ln510_5" [patchMaker.cpp:510]   --->   Operation 74 'zext' 'zext_ln510_9' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%patches_parameters_addr_16 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln510_9" [patchMaker.cpp:510]   --->   Operation 75 'getelementptr' 'patches_parameters_addr_16' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln505 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [patchMaker.cpp:505]   --->   Operation 76 'specloopname' 'specloopname_ln505' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (0.60ns)   --->   "%patches_parameters_load = load i7 %patches_parameters_addr" [patchMaker.cpp:510]   --->   Operation 77 'load' 'patches_parameters_load' <Predicate = (!icmp_ln493)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 78 [1/1] (0.60ns)   --->   "%store_ln510 = store i32 %patches_parameters_load, i7 %patches_parameters_addr_16" [patchMaker.cpp:510]   --->   Operation 78 'store' 'store_ln510' <Predicate = (!icmp_ln493)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln493)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.76>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i5 %add_ln517_1, void %._crit_edge.loopexit, i5 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:517]   --->   Operation 81 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%a_2 = phi i2 %select_ln517_1, void %._crit_edge.loopexit, i2 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:517]   --->   Operation 82 'phi' 'a_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i5 %select_ln523_2, void %._crit_edge.loopexit, i5 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:523]   --->   Operation 83 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln523_1, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:523]   --->   Operation 84 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%c_4 = phi i2 %add_ln529, void %._crit_edge.loopexit, i2 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:529]   --->   Operation 85 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln517_1 = add i5 %indvar_flatten35, i5 1" [patchMaker.cpp:517]   --->   Operation 86 'add' 'add_ln517_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln517 = icmp_eq  i5 %indvar_flatten35, i5 24" [patchMaker.cpp:517]   --->   Operation 88 'icmp' 'icmp_ln517' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln517 = br i1 %icmp_ln517, void %._crit_edge.loopexit, void" [patchMaker.cpp:517]   --->   Operation 89 'br' 'br_ln517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.43ns)   --->   "%add_ln517 = add i2 %a_2, i2 1" [patchMaker.cpp:517]   --->   Operation 90 'add' 'add_ln517' <Predicate = (!icmp_ln517)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.63ns)   --->   "%icmp_ln523 = icmp_eq  i5 %indvar_flatten21, i5 8" [patchMaker.cpp:523]   --->   Operation 91 'icmp' 'icmp_ln523' <Predicate = (!icmp_ln517)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln517 = select i1 %icmp_ln523, i3 0, i3 %b_4" [patchMaker.cpp:517]   --->   Operation 92 'select' 'select_ln517' <Predicate = (!icmp_ln517)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln517_1 = select i1 %icmp_ln523, i2 %add_ln517, i2 %a_2" [patchMaker.cpp:517]   --->   Operation 93 'select' 'select_ln517_1' <Predicate = (!icmp_ln517)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln517)   --->   "%xor_ln517 = xor i1 %icmp_ln523, i1 1" [patchMaker.cpp:517]   --->   Operation 94 'xor' 'xor_ln517' <Predicate = (!icmp_ln517)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.34ns)   --->   "%icmp_ln529 = icmp_eq  i2 %c_4, i2 2" [patchMaker.cpp:529]   --->   Operation 95 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln517)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln517 = and i1 %icmp_ln529, i1 %xor_ln517" [patchMaker.cpp:517]   --->   Operation 96 'and' 'and_ln517' <Predicate = (!icmp_ln517)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.57ns)   --->   "%add_ln523 = add i3 %select_ln517, i3 1" [patchMaker.cpp:523]   --->   Operation 97 'add' 'add_ln523' <Predicate = (!icmp_ln517)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln523)   --->   "%or_ln523 = or i1 %and_ln517, i1 %icmp_ln523" [patchMaker.cpp:523]   --->   Operation 98 'or' 'or_ln523' <Predicate = (!icmp_ln517)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln523 = select i1 %or_ln523, i2 0, i2 %c_4" [patchMaker.cpp:523]   --->   Operation 99 'select' 'select_ln523' <Predicate = (!icmp_ln517)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.27ns)   --->   "%select_ln523_1 = select i1 %and_ln517, i3 %add_ln523, i3 %select_ln517" [patchMaker.cpp:523]   --->   Operation 100 'select' 'select_ln523_1' <Predicate = (!icmp_ln517)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.43ns)   --->   "%add_ln529 = add i2 %select_ln523, i2 1" [patchMaker.cpp:529]   --->   Operation 101 'add' 'add_ln529' <Predicate = (!icmp_ln517)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.70ns)   --->   "%add_ln523_1 = add i5 %indvar_flatten21, i5 1" [patchMaker.cpp:523]   --->   Operation 102 'add' 'add_ln523_1' <Predicate = (!icmp_ln517)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.27ns)   --->   "%select_ln523_2 = select i1 %icmp_ln523, i5 1, i5 %add_ln523_1" [patchMaker.cpp:523]   --->   Operation 103 'select' 'select_ln523_2' <Predicate = (!icmp_ln517)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 3> <Delay = 1.91>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 105 'speclooptripcount' 'empty_97' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln517_1, i2 0" [patchMaker.cpp:534]   --->   Operation 106 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i4 %tmp_4" [patchMaker.cpp:534]   --->   Operation 107 'zext' 'zext_ln534' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln534 = add i6 %zext_ln534, i6 24" [patchMaker.cpp:534]   --->   Operation 108 'add' 'add_ln534' <Predicate = (!icmp_ln517)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i3 %select_ln523_1" [patchMaker.cpp:534]   --->   Operation 111 'zext' 'zext_ln534_1' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln534_1 = add i6 %add_ln534, i6 %zext_ln534_1" [patchMaker.cpp:534]   --->   Operation 112 'add' 'add_ln534_1' <Predicate = (!icmp_ln517)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_47_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln534_1, i1 0" [patchMaker.cpp:534]   --->   Operation 113 'bitconcatenate' 'tmp_47_cast' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i2 %select_ln523" [patchMaker.cpp:534]   --->   Operation 115 'zext' 'zext_ln534_2' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln534_2 = add i7 %tmp_47_cast, i7 %zext_ln534_2" [patchMaker.cpp:534]   --->   Operation 116 'add' 'add_ln534_2' <Predicate = (!icmp_ln517)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i7 %add_ln534_2" [patchMaker.cpp:534]   --->   Operation 117 'zext' 'zext_ln534_3' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%patches_parameters_addr_17 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534_3" [patchMaker.cpp:534]   --->   Operation 118 'getelementptr' 'patches_parameters_addr_17' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln529 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [patchMaker.cpp:529]   --->   Operation 119 'specloopname' 'specloopname_ln529' <Predicate = (!icmp_ln517)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.60ns)   --->   "%store_ln534 = store i32 0, i7 %patches_parameters_addr_17" [patchMaker.cpp:534]   --->   Operation 120 'store' 'store_ln534' <Predicate = (!icmp_ln517)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln517)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln538 = ret" [patchMaker.cpp:538]   --->   Operation 122 'ret' 'ret_ln538' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index_read                 (read             ) [ 0111111000]
br_ln490                   (br               ) [ 0111111000]
i                          (phi              ) [ 0010000000]
tmp_22                     (bitselect        ) [ 0011111110]
br_ln490                   (br               ) [ 0000000000]
specloopname_ln490         (specloopname     ) [ 0000000000]
i_11                       (add              ) [ 0111111000]
zext_ln510                 (zext             ) [ 0000000000]
tmp                        (bitconcatenate   ) [ 0000000000]
zext_ln510_1               (zext             ) [ 0000000000]
sub_ln510                  (sub              ) [ 0000000000]
sub_ln510_cast             (sext             ) [ 0001110000]
zext_ln510_2               (zext             ) [ 0000000000]
tmp_s                      (bitconcatenate   ) [ 0000000000]
zext_ln510_3               (zext             ) [ 0000000000]
sub_ln510_1                (sub              ) [ 0000000000]
sext_ln493                 (sext             ) [ 0001110000]
br_ln493                   (br               ) [ 0011111000]
br_ln517                   (br               ) [ 0011111110]
indvar_flatten13           (phi              ) [ 0001000000]
a                          (phi              ) [ 0001000000]
indvar_flatten             (phi              ) [ 0001000000]
b                          (phi              ) [ 0001000000]
c                          (phi              ) [ 0001000000]
add_ln493_1                (add              ) [ 0011111000]
specpipeline_ln0           (specpipeline     ) [ 0000000000]
icmp_ln493                 (icmp             ) [ 0011111000]
br_ln493                   (br               ) [ 0000000000]
add_ln493                  (add              ) [ 0000000000]
icmp_ln499                 (icmp             ) [ 0000000000]
select_ln493               (select           ) [ 0000000000]
select_ln493_1             (select           ) [ 0011111000]
zext_ln510_4               (zext             ) [ 0000000000]
add_ln510                  (add              ) [ 0001100000]
add_ln510_1                (add              ) [ 0001100000]
xor_ln493                  (xor              ) [ 0000000000]
icmp_ln505                 (icmp             ) [ 0000000000]
and_ln493                  (and              ) [ 0000000000]
add_ln499                  (add              ) [ 0000000000]
or_ln499                   (or               ) [ 0000000000]
select_ln499               (select           ) [ 0001100000]
select_ln499_1             (select           ) [ 0011111000]
add_ln505                  (add              ) [ 0011111000]
add_ln499_1                (add              ) [ 0000000000]
select_ln499_2             (select           ) [ 0011111000]
shl_ln510                  (shl              ) [ 0000000000]
zext_ln510_5               (zext             ) [ 0000000000]
add_ln510_2                (add              ) [ 0000000000]
tmp_42_cast                (bitconcatenate   ) [ 0000000000]
shl_ln510_1                (shl              ) [ 0000000000]
zext_ln510_6               (zext             ) [ 0000000000]
add_ln510_3                (add              ) [ 0000000000]
tmp_44_cast                (bitconcatenate   ) [ 0000000000]
zext_ln510_7               (zext             ) [ 0000000000]
add_ln510_4                (add              ) [ 0000000000]
zext_ln510_8               (zext             ) [ 0000000000]
patches_parameters_addr    (getelementptr    ) [ 0001010000]
add_ln510_5                (add              ) [ 0001010000]
specloopname_ln0           (specloopname     ) [ 0000000000]
empty                      (speclooptripcount) [ 0000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000]
specloopname_ln0           (specloopname     ) [ 0000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000]
zext_ln510_9               (zext             ) [ 0000000000]
patches_parameters_addr_16 (getelementptr    ) [ 0000000000]
specloopname_ln505         (specloopname     ) [ 0000000000]
patches_parameters_load    (load             ) [ 0000000000]
store_ln510                (store            ) [ 0000000000]
br_ln0                     (br               ) [ 0011111000]
br_ln0                     (br               ) [ 0111111000]
indvar_flatten35           (phi              ) [ 0000000100]
a_2                        (phi              ) [ 0000000100]
indvar_flatten21           (phi              ) [ 0000000100]
b_4                        (phi              ) [ 0000000100]
c_4                        (phi              ) [ 0000000100]
add_ln517_1                (add              ) [ 0010000110]
specpipeline_ln0           (specpipeline     ) [ 0000000000]
icmp_ln517                 (icmp             ) [ 0000000110]
br_ln517                   (br               ) [ 0000000000]
add_ln517                  (add              ) [ 0000000000]
icmp_ln523                 (icmp             ) [ 0000000000]
select_ln517               (select           ) [ 0000000000]
select_ln517_1             (select           ) [ 0010000110]
xor_ln517                  (xor              ) [ 0000000000]
icmp_ln529                 (icmp             ) [ 0000000000]
and_ln517                  (and              ) [ 0000000000]
add_ln523                  (add              ) [ 0000000000]
or_ln523                   (or               ) [ 0000000000]
select_ln523               (select           ) [ 0000000110]
select_ln523_1             (select           ) [ 0010000110]
add_ln529                  (add              ) [ 0010000110]
add_ln523_1                (add              ) [ 0000000000]
select_ln523_2             (select           ) [ 0010000110]
specloopname_ln0           (specloopname     ) [ 0000000000]
empty_97                   (speclooptripcount) [ 0000000000]
tmp_4                      (bitconcatenate   ) [ 0000000000]
zext_ln534                 (zext             ) [ 0000000000]
add_ln534                  (add              ) [ 0000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000]
specloopname_ln0           (specloopname     ) [ 0000000000]
zext_ln534_1               (zext             ) [ 0000000000]
add_ln534_1                (add              ) [ 0000000000]
tmp_47_cast                (bitconcatenate   ) [ 0000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000]
zext_ln534_2               (zext             ) [ 0000000000]
add_ln534_2                (add              ) [ 0000000000]
zext_ln534_3               (zext             ) [ 0000000000]
patches_parameters_addr_17 (getelementptr    ) [ 0000000000]
specloopname_ln529         (specloopname     ) [ 0000000000]
store_ln534                (store            ) [ 0000000000]
br_ln0                     (br               ) [ 0010000110]
ret_ln538                  (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patches_parameters">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="index_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="2" slack="0"/>
<pin id="73" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="patches_parameters_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_parameters_load/4 store_ln510/5 store_ln534/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="patches_parameters_addr_16_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_16/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="patches_parameters_addr_17_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_17/8 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="113" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten13_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten13_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="a_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="1"/>
<pin id="133" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="a_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="2" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="b_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="b_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="c_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="1"/>
<pin id="166" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="c_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvar_flatten35_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten35_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="a_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="a_2_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_2/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvar_flatten21_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar_flatten21_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="b_4_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="1"/>
<pin id="210" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_4 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="b_4_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_4/7 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c_4_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_4 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="c_4_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_4/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_22_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_11_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln510_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln510_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sub_ln510_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln510/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sub_ln510_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln510_cast/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln510_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln510_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_3/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln510_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln510_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln493_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln493/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln493_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln493_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln493/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln493_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln493/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln499_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln499/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln493_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln493/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln493_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="0" index="2" bw="2" slack="0"/>
<pin id="332" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln493_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln510_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_4/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln510_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln510_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="1"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln493_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln505_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln505/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln493_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln493/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln499_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln499/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln499_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln499/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln499_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="0" index="2" bw="2" slack="0"/>
<pin id="384" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln499/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln499_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln499_1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln505_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln505/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln499_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln499_1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln499_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln499_2/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shl_ln510_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="1"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln510/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln510_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="1"/>
<pin id="423" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_5/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln510_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="3" slack="0"/>
<pin id="427" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_2/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_42_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42_cast/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln510_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="0" index="1" bw="3" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln510_1/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln510_6_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_6/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln510_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_3/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_44_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44_cast/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln510_7_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="1"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_7/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln510_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_4/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln510_8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_8/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln510_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_5/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln510_9_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_9/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln517_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln517_1/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln517_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln517/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln517_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln517/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln523_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln523/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln517_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln517/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln517_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="2" slack="0"/>
<pin id="520" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln517_1/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln517_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln517/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln529_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln517_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln517/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln523_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln523/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln523_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln523/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln523_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="0" index="2" bw="2" slack="0"/>
<pin id="558" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln523/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln523_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="3" slack="0"/>
<pin id="565" dir="0" index="2" bw="3" slack="0"/>
<pin id="566" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln523_1/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln529_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln523_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln523_1/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln523_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="5" slack="0"/>
<pin id="585" dir="0" index="2" bw="5" slack="0"/>
<pin id="586" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln523_2/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="1"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln534_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln534_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="0" index="1" bw="6" slack="0"/>
<pin id="604" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln534/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln534_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="1"/>
<pin id="609" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_1/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln534_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="0" index="1" bw="3" slack="0"/>
<pin id="613" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln534_1/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_47_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47_cast/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln534_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="1"/>
<pin id="626" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_2/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln534_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="2" slack="0"/>
<pin id="630" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln534_2/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln534_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="7" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_3/8 "/>
</bind>
</comp>

<comp id="638" class="1005" name="index_read_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="1"/>
<pin id="640" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="index_read "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_22_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="647" class="1005" name="i_11_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="652" class="1005" name="sub_ln510_cast_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="1"/>
<pin id="654" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln510_cast "/>
</bind>
</comp>

<comp id="657" class="1005" name="sext_ln493_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="1"/>
<pin id="659" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln493 "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln493_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln493_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln493_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln493 "/>
</bind>
</comp>

<comp id="671" class="1005" name="select_ln493_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln493_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln510_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="1"/>
<pin id="678" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln510 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln510_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="1"/>
<pin id="683" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln510_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="select_ln499_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="1"/>
<pin id="688" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln499 "/>
</bind>
</comp>

<comp id="691" class="1005" name="select_ln499_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln499_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln505_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln505 "/>
</bind>
</comp>

<comp id="703" class="1005" name="select_ln499_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln499_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="patches_parameters_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="1"/>
<pin id="710" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln510_5_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="1"/>
<pin id="715" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln510_5 "/>
</bind>
</comp>

<comp id="718" class="1005" name="add_ln517_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln517_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_ln517_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln517 "/>
</bind>
</comp>

<comp id="727" class="1005" name="select_ln517_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="0"/>
<pin id="729" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln517_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="select_ln523_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="1"/>
<pin id="735" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln523 "/>
</bind>
</comp>

<comp id="738" class="1005" name="select_ln523_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="0"/>
<pin id="740" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln523_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="add_ln529_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="0"/>
<pin id="746" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln529 "/>
</bind>
</comp>

<comp id="749" class="1005" name="select_ln523_2_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln523_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="83" pin="7"/><net_sink comp="83" pin=1"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="114" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="114" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="244" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="114" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="114" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="270" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="124" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="124" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="135" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="146" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="157" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="314" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="308" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="135" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="314" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="168" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="350" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="320" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="362" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="314" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="18" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="168" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="362" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="368" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="320" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="380" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="146" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="314" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="467"><net_src comp="430" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="478"><net_src comp="452" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="460" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="488"><net_src comp="179" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="179" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="34" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="190" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="14" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="201" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="22" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="212" pin="4"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="502" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="496" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="190" pin="4"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="502" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="223" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="40" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="524" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="508" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="42" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="536" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="502" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="18" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="223" pin="4"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="536" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="542" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="508" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="554" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="14" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="201" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="24" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="502" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="24" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="576" pin="2"/><net_sink comp="582" pin=2"/></net>

<net id="595"><net_src comp="16" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="18" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="600"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="614"><net_src comp="601" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="46" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="48" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="631"><net_src comp="616" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="641"><net_src comp="70" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="646"><net_src comp="230" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="238" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="655"><net_src comp="266" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="660"><net_src comp="292" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="665"><net_src comp="296" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="670"><net_src comp="302" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="328" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="679"><net_src comp="340" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="684"><net_src comp="345" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="689"><net_src comp="380" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="694"><net_src comp="388" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="701"><net_src comp="396" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="706"><net_src comp="408" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="711"><net_src comp="76" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="716"><net_src comp="474" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="721"><net_src comp="484" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="726"><net_src comp="490" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="516" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="736"><net_src comp="554" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="741"><net_src comp="562" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="747"><net_src comp="570" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="752"><net_src comp="582" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_parameters | {5 8 }
 - Input state : 
	Port: delete_patch_patches_parameters : index | {1 }
	Port: delete_patch_patches_parameters : patches_parameters | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_22 : 1
		br_ln490 : 2
		i_11 : 1
		zext_ln510 : 2
		tmp : 2
		zext_ln510_1 : 3
		sub_ln510 : 4
		sub_ln510_cast : 5
		zext_ln510_2 : 1
		tmp_s : 1
		zext_ln510_3 : 2
		sub_ln510_1 : 3
		sext_ln493 : 4
	State 3
		add_ln493_1 : 1
		icmp_ln493 : 1
		br_ln493 : 2
		add_ln493 : 1
		icmp_ln499 : 1
		select_ln493 : 2
		select_ln493_1 : 2
		zext_ln510_4 : 3
		add_ln510 : 4
		add_ln510_1 : 4
		xor_ln493 : 2
		icmp_ln505 : 1
		and_ln493 : 2
		add_ln499 : 3
		or_ln499 : 2
		select_ln499 : 2
		select_ln499_1 : 2
		add_ln505 : 3
		add_ln499_1 : 1
		select_ln499_2 : 2
	State 4
		add_ln510_2 : 1
		tmp_42_cast : 2
		add_ln510_3 : 1
		tmp_44_cast : 2
		add_ln510_4 : 3
		zext_ln510_8 : 4
		patches_parameters_addr : 5
		add_ln510_5 : 3
		patches_parameters_load : 6
	State 5
		patches_parameters_addr_16 : 1
		store_ln510 : 2
	State 6
	State 7
		add_ln517_1 : 1
		icmp_ln517 : 1
		br_ln517 : 2
		add_ln517 : 1
		icmp_ln523 : 1
		select_ln517 : 2
		select_ln517_1 : 2
		xor_ln517 : 2
		icmp_ln529 : 1
		and_ln517 : 2
		add_ln523 : 3
		or_ln523 : 2
		select_ln523 : 2
		select_ln523_1 : 2
		add_ln529 : 3
		add_ln523_1 : 1
		select_ln523_2 : 2
	State 8
		zext_ln534 : 1
		add_ln534 : 2
		add_ln534_1 : 3
		tmp_47_cast : 4
		add_ln534_2 : 5
		zext_ln534_3 : 6
		patches_parameters_addr_17 : 7
		store_ln534 : 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      i_11_fu_238      |    0    |    9    |
|          |   add_ln493_1_fu_296  |    0    |    12   |
|          |    add_ln493_fu_308   |    0    |    9    |
|          |    add_ln510_fu_340   |    0    |    12   |
|          |   add_ln510_1_fu_345  |    0    |    12   |
|          |    add_ln499_fu_368   |    0    |    10   |
|          |    add_ln505_fu_396   |    0    |    9    |
|          |   add_ln499_1_fu_402  |    0    |    12   |
|          |   add_ln510_2_fu_424  |    0    |    13   |
|    add   |   add_ln510_3_fu_446  |    0    |    13   |
|          |   add_ln510_4_fu_463  |    0    |    14   |
|          |   add_ln510_5_fu_474  |    0    |    14   |
|          |   add_ln517_1_fu_484  |    0    |    12   |
|          |    add_ln517_fu_496   |    0    |    9    |
|          |    add_ln523_fu_542   |    0    |    10   |
|          |    add_ln529_fu_570   |    0    |    9    |
|          |   add_ln523_1_fu_576  |    0    |    12   |
|          |    add_ln534_fu_601   |    0    |    13   |
|          |   add_ln534_1_fu_610  |    0    |    13   |
|          |   add_ln534_2_fu_627  |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln493_fu_302   |    0    |    9    |
|          |   icmp_ln499_fu_314   |    0    |    9    |
|   icmp   |   icmp_ln505_fu_356   |    0    |    8    |
|          |   icmp_ln517_fu_490   |    0    |    9    |
|          |   icmp_ln523_fu_502   |    0    |    9    |
|          |   icmp_ln529_fu_530   |    0    |    8    |
|----------|-----------------------|---------|---------|
|          |  select_ln493_fu_320  |    0    |    3    |
|          | select_ln493_1_fu_328 |    0    |    2    |
|          |  select_ln499_fu_380  |    0    |    2    |
|          | select_ln499_1_fu_388 |    0    |    3    |
|  select  | select_ln499_2_fu_408 |    0    |    5    |
|          |  select_ln517_fu_508  |    0    |    3    |
|          | select_ln517_1_fu_516 |    0    |    2    |
|          |  select_ln523_fu_554  |    0    |    2    |
|          | select_ln523_1_fu_562 |    0    |    3    |
|          | select_ln523_2_fu_582 |    0    |    5    |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln510_fu_260   |    0    |    12   |
|          |   sub_ln510_1_fu_286  |    0    |    12   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln493_fu_350   |    0    |    2    |
|          |    xor_ln517_fu_524   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln493_fu_362   |    0    |    2    |
|          |    and_ln517_fu_536   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln499_fu_374    |    0    |    2    |
|          |    or_ln523_fu_548    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | index_read_read_fu_70 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|     tmp_22_fu_230     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln510_fu_244   |    0    |    0    |
|          |  zext_ln510_1_fu_256  |    0    |    0    |
|          |  zext_ln510_2_fu_270  |    0    |    0    |
|          |  zext_ln510_3_fu_282  |    0    |    0    |
|          |  zext_ln510_4_fu_336  |    0    |    0    |
|          |  zext_ln510_5_fu_421  |    0    |    0    |
|   zext   |  zext_ln510_6_fu_443  |    0    |    0    |
|          |  zext_ln510_7_fu_460  |    0    |    0    |
|          |  zext_ln510_8_fu_469  |    0    |    0    |
|          |  zext_ln510_9_fu_480  |    0    |    0    |
|          |   zext_ln534_fu_597   |    0    |    0    |
|          |  zext_ln534_1_fu_607  |    0    |    0    |
|          |  zext_ln534_2_fu_624  |    0    |    0    |
|          |  zext_ln534_3_fu_633  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_248      |    0    |    0    |
|          |      tmp_s_fu_274     |    0    |    0    |
|bitconcatenate|   tmp_42_cast_fu_430  |    0    |    0    |
|          |   tmp_44_cast_fu_452  |    0    |    0    |
|          |      tmp_4_fu_590     |    0    |    0    |
|          |   tmp_47_cast_fu_616  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   | sub_ln510_cast_fu_266 |    0    |    0    |
|          |   sext_ln493_fu_292   |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln510_fu_416   |    0    |    0    |
|          |   shl_ln510_1_fu_438  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   349   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          a_2_reg_186          |    2   |
|           a_reg_131           |    2   |
|      add_ln493_1_reg_662      |    5   |
|       add_ln505_reg_698       |    2   |
|      add_ln510_1_reg_681      |    6   |
|      add_ln510_5_reg_713      |    7   |
|       add_ln510_reg_676       |    6   |
|      add_ln517_1_reg_718      |    5   |
|       add_ln529_reg_744       |    2   |
|          b_4_reg_208          |    3   |
|           b_reg_153           |    3   |
|          c_4_reg_219          |    2   |
|           c_reg_164           |    2   |
|          i_11_reg_647         |    2   |
|           i_reg_111           |    2   |
|       icmp_ln493_reg_667      |    1   |
|       icmp_ln517_reg_723      |    1   |
|       index_read_reg_638      |    2   |
|    indvar_flatten13_reg_120   |    5   |
|    indvar_flatten21_reg_197   |    5   |
|    indvar_flatten35_reg_175   |    5   |
|     indvar_flatten_reg_142    |    5   |
|patches_parameters_addr_reg_708|    7   |
|     select_ln493_1_reg_671    |    2   |
|     select_ln499_1_reg_691    |    3   |
|     select_ln499_2_reg_703    |    5   |
|      select_ln499_reg_686     |    2   |
|     select_ln517_1_reg_727    |    2   |
|     select_ln523_1_reg_738    |    3   |
|     select_ln523_2_reg_749    |    5   |
|      select_ln523_reg_733     |    2   |
|       sext_ln493_reg_657      |    6   |
|     sub_ln510_cast_reg_652    |    6   |
|         tmp_22_reg_643        |    1   |
+-------------------------------+--------+
|             Total             |   119  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   349  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   119  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   119  |   376  |
+-----------+--------+--------+--------+
