{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1537887277066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1537887277068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 21:54:36 2018 " "Processing started: Tue Sep 25 21:54:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1537887277068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1537887277068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist cau01 -c cau01 " "Command: quartus_map --generate_functional_sim_netlist cau01 -c cau01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1537887277068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1537887278089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau01.v 2 2 " "Found 2 design units, including 2 entities, in source file cau01.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau01 " "Found entity 1: cau01" {  } { { "cau01.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau01/cau01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537887278222 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder1bit " "Found entity 2: fulladder1bit" {  } { { "cau01.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau01/cau01.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537887278222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1537887278222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau01.v(6) " "Verilog HDL Instantiation warning at cau01.v(6): instance has no name" {  } { { "cau01.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau01/cau01.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1537887278223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau01 " "Elaborating entity \"cau01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1537887278298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit fulladder1bit:comb_3 " "Elaborating entity \"fulladder1bit\" for hierarchy \"fulladder1bit:comb_3\"" {  } { { "cau01.v" "comb_3" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau01/cau01.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1537887278307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1537887278527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 21:54:38 2018 " "Processing ended: Tue Sep 25 21:54:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1537887278527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1537887278527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1537887278527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1537887278527 ""}
