tst r0, r1
subls r2, r0, 0
mvn r2, r2, lsr 2
