
Homework7_TMP_TOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b514  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  0800b6b8  0800b6b8  0000c6b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb14  0800bb14  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bb14  0800bb14  0000cb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb1c  0800bb1c  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb1c  0800bb1c  0000cb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb20  0800bb20  0000cb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800bb24  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  200001e8  0800bd0c  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  0800bd0c  0000d56c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010436  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021c7  00000000  00000000  0001d64e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  0001f818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c87  00000000  00000000  000207f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017737  00000000  00000000  00021477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001244d  00000000  00000000  00038bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091e2e  00000000  00000000  0004affb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dce29  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005968  00000000  00000000  000dce6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000e27d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b69c 	.word	0x0800b69c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800b69c 	.word	0x0800b69c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//[1 0 1 0 0 1 0 1] [1 0 0 0 0 0 0 0]
/*Every second (TIM2)*/
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim){
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af02      	add	r7, sp, #8
 8001036:	6078      	str	r0, [r7, #4]
		if(htim==&htim2){
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a2a      	ldr	r2, [pc, #168]	@ (80010e4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d14d      	bne.n	80010dc <HAL_TIM_PeriodElapsedCallback+0xac>

			/*Here I read the data and check if they are ok*/
			/*Parameters: (which I2C, which slave address, where to save, how big is the size of the data) */
			/*The slave address is 7 bit long; the 8th bit is a Read or Write bit: READ=1 and WRITE=0.
			 * That is why I have Slave address + 1 */
			if(HAL_I2C_Master_Receive_DMA(&hi2c1, slave_add + 1,  &tmp, sizeof(tmp)) == HAL_OK){
 8001040:	4b29      	ldr	r3, [pc, #164]	@ (80010e8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	3301      	adds	r3, #1
 8001046:	b299      	uxth	r1, r3
 8001048:	2302      	movs	r3, #2
 800104a:	4a28      	ldr	r2, [pc, #160]	@ (80010ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800104c:	4828      	ldr	r0, [pc, #160]	@ (80010f0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800104e:	f001 ff11 	bl	8002e74 <HAL_I2C_Master_Receive_DMA>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d131      	bne.n	80010bc <HAL_TIM_PeriodElapsedCallback+0x8c>

				/*Here I merge the 2 bytes in a variable: MSBs (temp[0]) are shifted to the right
				 * while LSBs (tmp[1]) are summed*/
				tmp2 = (tmp[0] << 8) + tmp[1];
 8001058:	4b24      	ldr	r3, [pc, #144]	@ (80010ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	b29b      	uxth	r3, r3
 8001060:	4a22      	ldr	r2, [pc, #136]	@ (80010ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001062:	7852      	ldrb	r2, [r2, #1]
 8001064:	4413      	add	r3, r2
 8001066:	b29a      	uxth	r2, r3
 8001068:	4b22      	ldr	r3, [pc, #136]	@ (80010f4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800106a:	801a      	strh	r2, [r3, #0]

				/*Conversion to Floating point*/
				tx_tmp = tmp2/256.0;
 800106c:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fa5f 	bl	8000534 <__aeabi_i2d>
 8001076:	f04f 0200 	mov.w	r2, #0
 800107a:	4b1f      	ldr	r3, [pc, #124]	@ (80010f8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800107c:	f7ff fbee 	bl	800085c <__aeabi_ddiv>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fdb6 	bl	8000bf8 <__aeabi_d2f>
 800108c:	4603      	mov	r3, r0
 800108e:	4a1b      	ldr	r2, [pc, #108]	@ (80010fc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001090:	6013      	str	r3, [r2, #0]
				tx_tmp=-20.5;
 8001092:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001094:	4a1a      	ldr	r2, [pc, #104]	@ (8001100 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001096:	601a      	str	r2, [r3, #0]
				/*Preparing the string for UART*/
				length = snprintf(string, STR_LEN, "TMP: %.3f \n", tx_tmp);
 8001098:	4b18      	ldr	r3, [pc, #96]	@ (80010fc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fa5b 	bl	8000558 <__aeabi_f2d>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	e9cd 2300 	strd	r2, r3, [sp]
 80010aa:	4a16      	ldr	r2, [pc, #88]	@ (8001104 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80010ac:	2110      	movs	r1, #16
 80010ae:	4816      	ldr	r0, [pc, #88]	@ (8001108 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80010b0:	f006 fe80 	bl	8007db4 <sniprintf>
 80010b4:	4603      	mov	r3, r0
 80010b6:	4a15      	ldr	r2, [pc, #84]	@ (800110c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	e007      	b.n	80010cc <HAL_TIM_PeriodElapsedCallback+0x9c>

			}else{
				length = snprintf(string, STR_LEN, "ERROR \n");
 80010bc:	4a14      	ldr	r2, [pc, #80]	@ (8001110 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80010be:	2110      	movs	r1, #16
 80010c0:	4811      	ldr	r0, [pc, #68]	@ (8001108 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80010c2:	f006 fe77 	bl	8007db4 <sniprintf>
 80010c6:	4603      	mov	r3, r0
 80010c8:	4a10      	ldr	r2, [pc, #64]	@ (800110c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80010ca:	6013      	str	r3, [r2, #0]
			}
			HAL_UART_Transmit_DMA(&huart2, string, length);
 80010cc:	4b0f      	ldr	r3, [pc, #60]	@ (800110c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	461a      	mov	r2, r3
 80010d4:	490c      	ldr	r1, [pc, #48]	@ (8001108 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80010d6:	480f      	ldr	r0, [pc, #60]	@ (8001114 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80010d8:	f004 ff32 	bl	8005f40 <HAL_UART_Transmit_DMA>
	}
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000318 	.word	0x20000318
 80010e8:	20000010 	.word	0x20000010
 80010ec:	20000408 	.word	0x20000408
 80010f0:	20000204 	.word	0x20000204
 80010f4:	2000040a 	.word	0x2000040a
 80010f8:	40700000 	.word	0x40700000
 80010fc:	2000040c 	.word	0x2000040c
 8001100:	c1a40000 	.word	0xc1a40000
 8001104:	0800b6b8 	.word	0x0800b6b8
 8001108:	20000000 	.word	0x20000000
 800110c:	20000410 	.word	0x20000410
 8001110:	0800b6c4 	.word	0x0800b6c4
 8001114:	20000360 	.word	0x20000360

08001118 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800111c:	f000 fce6 	bl	8001aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001120:	f000 f828 	bl	8001174 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001124:	f000 f968 	bl	80013f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001128:	f000 f936 	bl	8001398 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800112c:	f000 f90a 	bl	8001344 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001130:	f000 f88c 	bl	800124c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001134:	f000 f8b8 	bl	80012a8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* Here I Write on the thermometer the pointer to the internal register
   *  address that I want to read*/
  /*Parameters: (which I2C, which slave address, what to write, how big is the size of the data) */
  HAL_I2C_Master_Transmit_DMA(&hi2c1, slave_add+0, &reg_add, 1);
 8001138:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <main+0x4c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	4619      	mov	r1, r3
 800113e:	2301      	movs	r3, #1
 8001140:	4a09      	ldr	r2, [pc, #36]	@ (8001168 <main+0x50>)
 8001142:	480a      	ldr	r0, [pc, #40]	@ (800116c <main+0x54>)
 8001144:	f001 fd6a 	bl	8002c1c <HAL_I2C_Master_Transmit_DMA>

  __HAL_TIM_SET_COUNTER(&htim2, 0); //resetting counter of the timer
 8001148:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <main+0x58>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2200      	movs	r2, #0
 800114e:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);	// clear interrupt request BEFORE enabling tim interrupt
 8001150:	4b07      	ldr	r3, [pc, #28]	@ (8001170 <main+0x58>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f06f 0201 	mvn.w	r2, #1
 8001158:	611a      	str	r2, [r3, #16]

  HAL_TIM_Base_Start_IT(&htim2);
 800115a:	4805      	ldr	r0, [pc, #20]	@ (8001170 <main+0x58>)
 800115c:	f004 fab6 	bl	80056cc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <main+0x48>
 8001164:	20000010 	.word	0x20000010
 8001168:	20000414 	.word	0x20000414
 800116c:	20000204 	.word	0x20000204
 8001170:	20000318 	.word	0x20000318

08001174 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b094      	sub	sp, #80	@ 0x50
 8001178:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117a:	f107 0320 	add.w	r3, r7, #32
 800117e:	2230      	movs	r2, #48	@ 0x30
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f006 feb1 	bl	8007eea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	4b29      	ldr	r3, [pc, #164]	@ (8001244 <SystemClock_Config+0xd0>)
 800119e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a0:	4a28      	ldr	r2, [pc, #160]	@ (8001244 <SystemClock_Config+0xd0>)
 80011a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a8:	4b26      	ldr	r3, [pc, #152]	@ (8001244 <SystemClock_Config+0xd0>)
 80011aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011b4:	2300      	movs	r3, #0
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	4b23      	ldr	r3, [pc, #140]	@ (8001248 <SystemClock_Config+0xd4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011c0:	4a21      	ldr	r2, [pc, #132]	@ (8001248 <SystemClock_Config+0xd4>)
 80011c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011c6:	6013      	str	r3, [r2, #0]
 80011c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001248 <SystemClock_Config+0xd4>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d4:	2302      	movs	r3, #2
 80011d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d8:	2301      	movs	r3, #1
 80011da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011dc:	2310      	movs	r3, #16
 80011de:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e0:	2302      	movs	r3, #2
 80011e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e4:	2300      	movs	r3, #0
 80011e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011e8:	2310      	movs	r3, #16
 80011ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011ec:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011f2:	2304      	movs	r3, #4
 80011f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011f6:	2307      	movs	r3, #7
 80011f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011fa:	f107 0320 	add.w	r3, r7, #32
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 fd7c 	bl	8004cfc <HAL_RCC_OscConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800120a:	f000 f963 	bl	80014d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800120e:	230f      	movs	r3, #15
 8001210:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001212:	2302      	movs	r3, #2
 8001214:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800121a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	2102      	movs	r1, #2
 800122a:	4618      	mov	r0, r3
 800122c:	f003 ffde 	bl	80051ec <HAL_RCC_ClockConfig>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001236:	f000 f94d 	bl	80014d4 <Error_Handler>
  }
}
 800123a:	bf00      	nop
 800123c:	3750      	adds	r7, #80	@ 0x50
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800
 8001248:	40007000 	.word	0x40007000

0800124c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001250:	4b12      	ldr	r3, [pc, #72]	@ (800129c <MX_I2C1_Init+0x50>)
 8001252:	4a13      	ldr	r2, [pc, #76]	@ (80012a0 <MX_I2C1_Init+0x54>)
 8001254:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <MX_I2C1_Init+0x50>)
 8001258:	4a12      	ldr	r2, [pc, #72]	@ (80012a4 <MX_I2C1_Init+0x58>)
 800125a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <MX_I2C1_Init+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <MX_I2C1_Init+0x50>)
 8001264:	2200      	movs	r2, #0
 8001266:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <MX_I2C1_Init+0x50>)
 800126a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800126e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001270:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <MX_I2C1_Init+0x50>)
 8001272:	2200      	movs	r2, #0
 8001274:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001276:	4b09      	ldr	r3, [pc, #36]	@ (800129c <MX_I2C1_Init+0x50>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127c:	4b07      	ldr	r3, [pc, #28]	@ (800129c <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001282:	4b06      	ldr	r3, [pc, #24]	@ (800129c <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001288:	4804      	ldr	r0, [pc, #16]	@ (800129c <MX_I2C1_Init+0x50>)
 800128a:	f001 fb6d 	bl	8002968 <HAL_I2C_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001294:	f000 f91e 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000204 	.word	0x20000204
 80012a0:	40005400 	.word	0x40005400
 80012a4:	000186a0 	.word	0x000186a0

080012a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012bc:	463b      	mov	r3, r7
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001340 <MX_TIM2_Init+0x98>)
 80012c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 80012cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001340 <MX_TIM2_Init+0x98>)
 80012ce:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80012d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <MX_TIM2_Init+0x98>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80012da:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <MX_TIM2_Init+0x98>)
 80012dc:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e2:	4b17      	ldr	r3, [pc, #92]	@ (8001340 <MX_TIM2_Init+0x98>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e8:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <MX_TIM2_Init+0x98>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012ee:	4814      	ldr	r0, [pc, #80]	@ (8001340 <MX_TIM2_Init+0x98>)
 80012f0:	f004 f99c 	bl	800562c <HAL_TIM_Base_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012fa:	f000 f8eb 	bl	80014d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001302:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4619      	mov	r1, r3
 800130a:	480d      	ldr	r0, [pc, #52]	@ (8001340 <MX_TIM2_Init+0x98>)
 800130c:	f004 fb30 	bl	8005970 <HAL_TIM_ConfigClockSource>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001316:	f000 f8dd 	bl	80014d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800131a:	2300      	movs	r3, #0
 800131c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800131e:	2300      	movs	r3, #0
 8001320:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001322:	463b      	mov	r3, r7
 8001324:	4619      	mov	r1, r3
 8001326:	4806      	ldr	r0, [pc, #24]	@ (8001340 <MX_TIM2_Init+0x98>)
 8001328:	f004 fd38 	bl	8005d9c <HAL_TIMEx_MasterConfigSynchronization>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001332:	f000 f8cf 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001336:	bf00      	nop
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000318 	.word	0x20000318

08001344 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800134a:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <MX_USART2_UART_Init+0x50>)
 800134c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001350:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001354:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001356:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800135e:	2200      	movs	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800136a:	220c      	movs	r2, #12
 800136c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800137a:	4805      	ldr	r0, [pc, #20]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800137c:	f004 fd90 	bl	8005ea0 <HAL_UART_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001386:	f000 f8a5 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000360 	.word	0x20000360
 8001394:	40004400 	.word	0x40004400

08001398 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <MX_DMA_Init+0x5c>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	4a13      	ldr	r2, [pc, #76]	@ (80013f4 <MX_DMA_Init+0x5c>)
 80013a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ae:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <MX_DMA_Init+0x5c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	200b      	movs	r0, #11
 80013c0:	f000 fce1 	bl	8001d86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80013c4:	200b      	movs	r0, #11
 80013c6:	f000 fcfa 	bl	8001dbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	2011      	movs	r0, #17
 80013d0:	f000 fcd9 	bl	8001d86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80013d4:	2011      	movs	r0, #17
 80013d6:	f000 fcf2 	bl	8001dbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80013da:	2200      	movs	r2, #0
 80013dc:	2100      	movs	r1, #0
 80013de:	202f      	movs	r0, #47	@ 0x2f
 80013e0:	f000 fcd1 	bl	8001d86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80013e4:	202f      	movs	r0, #47	@ 0x2f
 80013e6:	f000 fcea 	bl	8001dbe <HAL_NVIC_EnableIRQ>

}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800

080013f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	4b2d      	ldr	r3, [pc, #180]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a2c      	ldr	r2, [pc, #176]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001418:	f043 0304 	orr.w	r3, r3, #4
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b2a      	ldr	r3, [pc, #168]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0304 	and.w	r3, r3, #4
 8001426:	613b      	str	r3, [r7, #16]
 8001428:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	4b26      	ldr	r3, [pc, #152]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	4a25      	ldr	r2, [pc, #148]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001438:	6313      	str	r3, [r2, #48]	@ 0x30
 800143a:	4b23      	ldr	r3, [pc, #140]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	4b1f      	ldr	r3, [pc, #124]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	4a1e      	ldr	r2, [pc, #120]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6313      	str	r3, [r2, #48]	@ 0x30
 8001456:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a17      	ldr	r2, [pc, #92]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b15      	ldr	r3, [pc, #84]	@ (80014c8 <MX_GPIO_Init+0xd0>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	2120      	movs	r1, #32
 8001482:	4812      	ldr	r0, [pc, #72]	@ (80014cc <MX_GPIO_Init+0xd4>)
 8001484:	f001 fa56 	bl	8002934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001488:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	4619      	mov	r1, r3
 800149e:	480c      	ldr	r0, [pc, #48]	@ (80014d0 <MX_GPIO_Init+0xd8>)
 80014a0:	f001 f8c4 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014a4:	2320      	movs	r3, #32
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4619      	mov	r1, r3
 80014ba:	4804      	ldr	r0, [pc, #16]	@ (80014cc <MX_GPIO_Init+0xd4>)
 80014bc:	f001 f8b6 	bl	800262c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014c0:	bf00      	nop
 80014c2:	3728      	adds	r7, #40	@ 0x28
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40020000 	.word	0x40020000
 80014d0:	40020800 	.word	0x40020800

080014d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d8:	b672      	cpsid	i
}
 80014da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <Error_Handler+0x8>

080014e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	607b      	str	r3, [r7, #4]
 80014ea:	4b10      	ldr	r3, [pc, #64]	@ (800152c <HAL_MspInit+0x4c>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ee:	4a0f      	ldr	r2, [pc, #60]	@ (800152c <HAL_MspInit+0x4c>)
 80014f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014f6:	4b0d      	ldr	r3, [pc, #52]	@ (800152c <HAL_MspInit+0x4c>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014fe:	607b      	str	r3, [r7, #4]
 8001500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	603b      	str	r3, [r7, #0]
 8001506:	4b09      	ldr	r3, [pc, #36]	@ (800152c <HAL_MspInit+0x4c>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	4a08      	ldr	r2, [pc, #32]	@ (800152c <HAL_MspInit+0x4c>)
 800150c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001510:	6413      	str	r3, [r2, #64]	@ 0x40
 8001512:	4b06      	ldr	r3, [pc, #24]	@ (800152c <HAL_MspInit+0x4c>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800151a:	603b      	str	r3, [r7, #0]
 800151c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 800151e:	2006      	movs	r0, #6
 8001520:	f000 fc26 	bl	8001d70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40023800 	.word	0x40023800

08001530 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08a      	sub	sp, #40	@ 0x28
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a50      	ldr	r2, [pc, #320]	@ (8001690 <HAL_I2C_MspInit+0x160>)
 800154e:	4293      	cmp	r3, r2
 8001550:	f040 8099 	bne.w	8001686 <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001554:	2300      	movs	r3, #0
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	4b4e      	ldr	r3, [pc, #312]	@ (8001694 <HAL_I2C_MspInit+0x164>)
 800155a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155c:	4a4d      	ldr	r2, [pc, #308]	@ (8001694 <HAL_I2C_MspInit+0x164>)
 800155e:	f043 0302 	orr.w	r3, r3, #2
 8001562:	6313      	str	r3, [r2, #48]	@ 0x30
 8001564:	4b4b      	ldr	r3, [pc, #300]	@ (8001694 <HAL_I2C_MspInit+0x164>)
 8001566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001568:	f003 0302 	and.w	r3, r3, #2
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001570:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001576:	2312      	movs	r3, #18
 8001578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157e:	2303      	movs	r3, #3
 8001580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001582:	2304      	movs	r3, #4
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	4619      	mov	r1, r3
 800158c:	4842      	ldr	r0, [pc, #264]	@ (8001698 <HAL_I2C_MspInit+0x168>)
 800158e:	f001 f84d 	bl	800262c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b3f      	ldr	r3, [pc, #252]	@ (8001694 <HAL_I2C_MspInit+0x164>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159a:	4a3e      	ldr	r2, [pc, #248]	@ (8001694 <HAL_I2C_MspInit+0x164>)
 800159c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001694 <HAL_I2C_MspInit+0x164>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80015ae:	4b3b      	ldr	r3, [pc, #236]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015b0:	4a3b      	ldr	r2, [pc, #236]	@ (80016a0 <HAL_I2C_MspInit+0x170>)
 80015b2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80015b4:	4b39      	ldr	r3, [pc, #228]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015b6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80015ba:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015bc:	4b37      	ldr	r3, [pc, #220]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015c2:	4b36      	ldr	r3, [pc, #216]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015c8:	4b34      	ldr	r3, [pc, #208]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015ce:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015d0:	4b32      	ldr	r3, [pc, #200]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015d6:	4b31      	ldr	r3, [pc, #196]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80015dc:	4b2f      	ldr	r3, [pc, #188]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015de:	2200      	movs	r2, #0
 80015e0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015e2:	4b2e      	ldr	r3, [pc, #184]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015e8:	4b2c      	ldr	r3, [pc, #176]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80015ee:	482b      	ldr	r0, [pc, #172]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 80015f0:	f000 fc00 	bl	8001df4 <HAL_DMA_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 80015fa:	f7ff ff6b 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a26      	ldr	r2, [pc, #152]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 8001602:	639a      	str	r2, [r3, #56]	@ 0x38
 8001604:	4a25      	ldr	r2, [pc, #148]	@ (800169c <HAL_I2C_MspInit+0x16c>)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 800160a:	4b26      	ldr	r3, [pc, #152]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 800160c:	4a26      	ldr	r2, [pc, #152]	@ (80016a8 <HAL_I2C_MspInit+0x178>)
 800160e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001610:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 8001612:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001616:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001618:	4b22      	ldr	r3, [pc, #136]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 800161a:	2240      	movs	r2, #64	@ 0x40
 800161c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800161e:	4b21      	ldr	r3, [pc, #132]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 8001620:	2200      	movs	r2, #0
 8001622:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001624:	4b1f      	ldr	r3, [pc, #124]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 8001626:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800162a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800162c:	4b1d      	ldr	r3, [pc, #116]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 800162e:	2200      	movs	r2, #0
 8001630:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001632:	4b1c      	ldr	r3, [pc, #112]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001638:	4b1a      	ldr	r3, [pc, #104]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 800163a:	2200      	movs	r2, #0
 800163c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800163e:	4b19      	ldr	r3, [pc, #100]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 8001640:	2200      	movs	r2, #0
 8001642:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001644:	4b17      	ldr	r3, [pc, #92]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 8001646:	2200      	movs	r2, #0
 8001648:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800164a:	4816      	ldr	r0, [pc, #88]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 800164c:	f000 fbd2 	bl	8001df4 <HAL_DMA_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8001656:	f7ff ff3d 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a11      	ldr	r2, [pc, #68]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 800165e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001660:	4a10      	ldr	r2, [pc, #64]	@ (80016a4 <HAL_I2C_MspInit+0x174>)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8001666:	2200      	movs	r2, #0
 8001668:	2101      	movs	r1, #1
 800166a:	201f      	movs	r0, #31
 800166c:	f000 fb8b 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001670:	201f      	movs	r0, #31
 8001672:	f000 fba4 	bl	8001dbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2100      	movs	r1, #0
 800167a:	2020      	movs	r0, #32
 800167c:	f000 fb83 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001680:	2020      	movs	r0, #32
 8001682:	f000 fb9c 	bl	8001dbe <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001686:	bf00      	nop
 8001688:	3728      	adds	r7, #40	@ 0x28
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40005400 	.word	0x40005400
 8001694:	40023800 	.word	0x40023800
 8001698:	40020400 	.word	0x40020400
 800169c:	20000258 	.word	0x20000258
 80016a0:	40026010 	.word	0x40026010
 80016a4:	200002b8 	.word	0x200002b8
 80016a8:	400260b8 	.word	0x400260b8

080016ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016bc:	d115      	bne.n	80016ea <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <HAL_TIM_Base_MspInit+0x48>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c6:	4a0b      	ldr	r2, [pc, #44]	@ (80016f4 <HAL_TIM_Base_MspInit+0x48>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ce:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <HAL_TIM_Base_MspInit+0x48>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016da:	2200      	movs	r2, #0
 80016dc:	2100      	movs	r1, #0
 80016de:	201c      	movs	r0, #28
 80016e0:	f000 fb51 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016e4:	201c      	movs	r0, #28
 80016e6:	f000 fb6a 	bl	8001dbe <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a34      	ldr	r2, [pc, #208]	@ (80017e8 <HAL_UART_MspInit+0xf0>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d161      	bne.n	80017de <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b33      	ldr	r3, [pc, #204]	@ (80017ec <HAL_UART_MspInit+0xf4>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001722:	4a32      	ldr	r2, [pc, #200]	@ (80017ec <HAL_UART_MspInit+0xf4>)
 8001724:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001728:	6413      	str	r3, [r2, #64]	@ 0x40
 800172a:	4b30      	ldr	r3, [pc, #192]	@ (80017ec <HAL_UART_MspInit+0xf4>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b2c      	ldr	r3, [pc, #176]	@ (80017ec <HAL_UART_MspInit+0xf4>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a2b      	ldr	r2, [pc, #172]	@ (80017ec <HAL_UART_MspInit+0xf4>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b29      	ldr	r3, [pc, #164]	@ (80017ec <HAL_UART_MspInit+0xf4>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001752:	230c      	movs	r3, #12
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175e:	2300      	movs	r3, #0
 8001760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001762:	2307      	movs	r3, #7
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001766:	f107 0314 	add.w	r3, r7, #20
 800176a:	4619      	mov	r1, r3
 800176c:	4820      	ldr	r0, [pc, #128]	@ (80017f0 <HAL_UART_MspInit+0xf8>)
 800176e:	f000 ff5d 	bl	800262c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001772:	4b20      	ldr	r3, [pc, #128]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 8001774:	4a20      	ldr	r2, [pc, #128]	@ (80017f8 <HAL_UART_MspInit+0x100>)
 8001776:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001778:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 800177a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800177e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001780:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 8001782:	2240      	movs	r2, #64	@ 0x40
 8001784:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001786:	4b1b      	ldr	r3, [pc, #108]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 8001788:	2200      	movs	r2, #0
 800178a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800178c:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 800178e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001792:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001794:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 8001796:	2200      	movs	r2, #0
 8001798:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800179a:	4b16      	ldr	r3, [pc, #88]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80017a0:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017a6:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ac:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80017b2:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 80017b4:	f000 fb1e 	bl	8001df4 <HAL_DMA_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80017be:	f7ff fe89 	bl	80014d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a0b      	ldr	r2, [pc, #44]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 80017c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80017c8:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <HAL_UART_MspInit+0xfc>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2100      	movs	r1, #0
 80017d2:	2026      	movs	r0, #38	@ 0x26
 80017d4:	f000 fad7 	bl	8001d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017d8:	2026      	movs	r0, #38	@ 0x26
 80017da:	f000 faf0 	bl	8001dbe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80017de:	bf00      	nop
 80017e0:	3728      	adds	r7, #40	@ 0x28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40004400 	.word	0x40004400
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020000 	.word	0x40020000
 80017f4:	200003a8 	.word	0x200003a8
 80017f8:	400260a0 	.word	0x400260a0

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <NMI_Handler+0x4>

08001804 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <HardFault_Handler+0x4>

0800180c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <MemManage_Handler+0x4>

08001814 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <BusFault_Handler+0x4>

0800181c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <UsageFault_Handler+0x4>

08001824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001852:	f000 f99d 	bl	8001b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001860:	4802      	ldr	r0, [pc, #8]	@ (800186c <DMA1_Stream0_IRQHandler+0x10>)
 8001862:	f000 fc5f 	bl	8002124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000258 	.word	0x20000258

08001870 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001874:	4802      	ldr	r0, [pc, #8]	@ (8001880 <DMA1_Stream6_IRQHandler+0x10>)
 8001876:	f000 fc55 	bl	8002124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200003a8 	.word	0x200003a8

08001884 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001888:	4802      	ldr	r0, [pc, #8]	@ (8001894 <TIM2_IRQHandler+0x10>)
 800188a:	f003 ff81 	bl	8005790 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000318 	.word	0x20000318

08001898 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800189c:	4802      	ldr	r0, [pc, #8]	@ (80018a8 <I2C1_EV_IRQHandler+0x10>)
 800189e:	f001 fc15 	bl	80030cc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000204 	.word	0x20000204

080018ac <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80018b0:	4802      	ldr	r0, [pc, #8]	@ (80018bc <I2C1_ER_IRQHandler+0x10>)
 80018b2:	f001 fd7c 	bl	80033ae <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000204 	.word	0x20000204

080018c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018c4:	4802      	ldr	r0, [pc, #8]	@ (80018d0 <USART2_IRQHandler+0x10>)
 80018c6:	f004 fbab 	bl	8006020 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000360 	.word	0x20000360

080018d4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80018d8:	4802      	ldr	r0, [pc, #8]	@ (80018e4 <DMA1_Stream7_IRQHandler+0x10>)
 80018da:	f000 fc23 	bl	8002124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200002b8 	.word	0x200002b8

080018e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return 1;
 80018ec:	2301      	movs	r3, #1
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_kill>:

int _kill(int pid, int sig)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001902:	f006 fb45 	bl	8007f90 <__errno>
 8001906:	4603      	mov	r3, r0
 8001908:	2216      	movs	r2, #22
 800190a:	601a      	str	r2, [r3, #0]
  return -1;
 800190c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <_exit>:

void _exit (int status)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f7ff ffe7 	bl	80018f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800192a:	bf00      	nop
 800192c:	e7fd      	b.n	800192a <_exit+0x12>

0800192e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af00      	add	r7, sp, #0
 8001934:	60f8      	str	r0, [r7, #12]
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	e00a      	b.n	8001956 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001940:	f3af 8000 	nop.w
 8001944:	4601      	mov	r1, r0
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	1c5a      	adds	r2, r3, #1
 800194a:	60ba      	str	r2, [r7, #8]
 800194c:	b2ca      	uxtb	r2, r1
 800194e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	3301      	adds	r3, #1
 8001954:	617b      	str	r3, [r7, #20]
 8001956:	697a      	ldr	r2, [r7, #20]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	429a      	cmp	r2, r3
 800195c:	dbf0      	blt.n	8001940 <_read+0x12>
  }

  return len;
 800195e:	687b      	ldr	r3, [r7, #4]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	e009      	b.n	800198e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	60ba      	str	r2, [r7, #8]
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	3301      	adds	r3, #1
 800198c:	617b      	str	r3, [r7, #20]
 800198e:	697a      	ldr	r2, [r7, #20]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	429a      	cmp	r2, r3
 8001994:	dbf1      	blt.n	800197a <_write+0x12>
  }
  return len;
 8001996:	687b      	ldr	r3, [r7, #4]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <_close>:

int _close(int file)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019c8:	605a      	str	r2, [r3, #4]
  return 0;
 80019ca:	2300      	movs	r3, #0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <_isatty>:

int _isatty(int file)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019e0:	2301      	movs	r3, #1
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b085      	sub	sp, #20
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a10:	4a14      	ldr	r2, [pc, #80]	@ (8001a64 <_sbrk+0x5c>)
 8001a12:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <_sbrk+0x60>)
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a1c:	4b13      	ldr	r3, [pc, #76]	@ (8001a6c <_sbrk+0x64>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d102      	bne.n	8001a2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a24:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <_sbrk+0x64>)
 8001a26:	4a12      	ldr	r2, [pc, #72]	@ (8001a70 <_sbrk+0x68>)
 8001a28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a2a:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <_sbrk+0x64>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d207      	bcs.n	8001a48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a38:	f006 faaa 	bl	8007f90 <__errno>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	220c      	movs	r2, #12
 8001a40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a42:	f04f 33ff 	mov.w	r3, #4294967295
 8001a46:	e009      	b.n	8001a5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a48:	4b08      	ldr	r3, [pc, #32]	@ (8001a6c <_sbrk+0x64>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4e:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <_sbrk+0x64>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4413      	add	r3, r2
 8001a56:	4a05      	ldr	r2, [pc, #20]	@ (8001a6c <_sbrk+0x64>)
 8001a58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20018000 	.word	0x20018000
 8001a68:	00000400 	.word	0x00000400
 8001a6c:	20000418 	.word	0x20000418
 8001a70:	20000570 	.word	0x20000570

08001a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <SystemInit+0x20>)
 8001a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a7e:	4a05      	ldr	r2, [pc, #20]	@ (8001a94 <SystemInit+0x20>)
 8001a80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ad0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a9c:	f7ff ffea 	bl	8001a74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001aa0:	480c      	ldr	r0, [pc, #48]	@ (8001ad4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001aa2:	490d      	ldr	r1, [pc, #52]	@ (8001ad8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8001adc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa8:	e002      	b.n	8001ab0 <LoopCopyDataInit>

08001aaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aae:	3304      	adds	r3, #4

08001ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ab0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ab2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab4:	d3f9      	bcc.n	8001aaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ab8:	4c0a      	ldr	r4, [pc, #40]	@ (8001ae4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001aba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001abc:	e001      	b.n	8001ac2 <LoopFillZerobss>

08001abe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001abe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ac0:	3204      	adds	r2, #4

08001ac2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ac2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac4:	d3fb      	bcc.n	8001abe <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001ac6:	f006 fa69 	bl	8007f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aca:	f7ff fb25 	bl	8001118 <main>
  bx  lr    
 8001ace:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ad0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001adc:	0800bb24 	.word	0x0800bb24
  ldr r2, =_sbss
 8001ae0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001ae4:	2000056c 	.word	0x2000056c

08001ae8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae8:	e7fe      	b.n	8001ae8 <ADC_IRQHandler>
	...

08001aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001af0:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <HAL_Init+0x40>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a0d      	ldr	r2, [pc, #52]	@ (8001b2c <HAL_Init+0x40>)
 8001af6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001afa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001afc:	4b0b      	ldr	r3, [pc, #44]	@ (8001b2c <HAL_Init+0x40>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a0a      	ldr	r2, [pc, #40]	@ (8001b2c <HAL_Init+0x40>)
 8001b02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b08:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <HAL_Init+0x40>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a07      	ldr	r2, [pc, #28]	@ (8001b2c <HAL_Init+0x40>)
 8001b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b14:	2003      	movs	r0, #3
 8001b16:	f000 f92b 	bl	8001d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f000 f808 	bl	8001b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b20:	f7ff fcde 	bl	80014e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023c00 	.word	0x40023c00

08001b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b38:	4b12      	ldr	r3, [pc, #72]	@ (8001b84 <HAL_InitTick+0x54>)
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	4b12      	ldr	r3, [pc, #72]	@ (8001b88 <HAL_InitTick+0x58>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	4619      	mov	r1, r3
 8001b42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 f943 	bl	8001dda <HAL_SYSTICK_Config>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e00e      	b.n	8001b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b0f      	cmp	r3, #15
 8001b62:	d80a      	bhi.n	8001b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b64:	2200      	movs	r2, #0
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	f04f 30ff 	mov.w	r0, #4294967295
 8001b6c:	f000 f90b 	bl	8001d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b70:	4a06      	ldr	r2, [pc, #24]	@ (8001b8c <HAL_InitTick+0x5c>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
 8001b78:	e000      	b.n	8001b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000014 	.word	0x20000014
 8001b88:	2000001c 	.word	0x2000001c
 8001b8c:	20000018 	.word	0x20000018

08001b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <HAL_IncTick+0x20>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <HAL_IncTick+0x24>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	4a04      	ldr	r2, [pc, #16]	@ (8001bb4 <HAL_IncTick+0x24>)
 8001ba2:	6013      	str	r3, [r2, #0]
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	2000001c 	.word	0x2000001c
 8001bb4:	2000041c 	.word	0x2000041c

08001bb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return uwTick;
 8001bbc:	4b03      	ldr	r3, [pc, #12]	@ (8001bcc <HAL_GetTick+0x14>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	2000041c 	.word	0x2000041c

08001bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bec:	4013      	ands	r3, r2
 8001bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c02:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	60d3      	str	r3, [r2, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c1c:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <__NVIC_GetPriorityGrouping+0x18>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	f003 0307 	and.w	r3, r3, #7
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	db0b      	blt.n	8001c5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	f003 021f 	and.w	r2, r3, #31
 8001c4c:	4907      	ldr	r1, [pc, #28]	@ (8001c6c <__NVIC_EnableIRQ+0x38>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	095b      	lsrs	r3, r3, #5
 8001c54:	2001      	movs	r0, #1
 8001c56:	fa00 f202 	lsl.w	r2, r0, r2
 8001c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	e000e100 	.word	0xe000e100

08001c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	6039      	str	r1, [r7, #0]
 8001c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	db0a      	blt.n	8001c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	490c      	ldr	r1, [pc, #48]	@ (8001cbc <__NVIC_SetPriority+0x4c>)
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	0112      	lsls	r2, r2, #4
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	440b      	add	r3, r1
 8001c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c98:	e00a      	b.n	8001cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4908      	ldr	r1, [pc, #32]	@ (8001cc0 <__NVIC_SetPriority+0x50>)
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	3b04      	subs	r3, #4
 8001ca8:	0112      	lsls	r2, r2, #4
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	440b      	add	r3, r1
 8001cae:	761a      	strb	r2, [r3, #24]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000e100 	.word	0xe000e100
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b089      	sub	sp, #36	@ 0x24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f1c3 0307 	rsb	r3, r3, #7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	bf28      	it	cs
 8001ce2:	2304      	movcs	r3, #4
 8001ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	2b06      	cmp	r3, #6
 8001cec:	d902      	bls.n	8001cf4 <NVIC_EncodePriority+0x30>
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	3b03      	subs	r3, #3
 8001cf2:	e000      	b.n	8001cf6 <NVIC_EncodePriority+0x32>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	401a      	ands	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	43d9      	mvns	r1, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	4313      	orrs	r3, r2
         );
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3724      	adds	r7, #36	@ 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3b01      	subs	r3, #1
 8001d38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d3c:	d301      	bcc.n	8001d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e00f      	b.n	8001d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d42:	4a0a      	ldr	r2, [pc, #40]	@ (8001d6c <SysTick_Config+0x40>)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d4a:	210f      	movs	r1, #15
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d50:	f7ff ff8e 	bl	8001c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d54:	4b05      	ldr	r3, [pc, #20]	@ (8001d6c <SysTick_Config+0x40>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d5a:	4b04      	ldr	r3, [pc, #16]	@ (8001d6c <SysTick_Config+0x40>)
 8001d5c:	2207      	movs	r2, #7
 8001d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	e000e010 	.word	0xe000e010

08001d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ff29 	bl	8001bd0 <__NVIC_SetPriorityGrouping>
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b086      	sub	sp, #24
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d98:	f7ff ff3e 	bl	8001c18 <__NVIC_GetPriorityGrouping>
 8001d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	6978      	ldr	r0, [r7, #20]
 8001da4:	f7ff ff8e 	bl	8001cc4 <NVIC_EncodePriority>
 8001da8:	4602      	mov	r2, r0
 8001daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dae:	4611      	mov	r1, r2
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff ff5d 	bl	8001c70 <__NVIC_SetPriority>
}
 8001db6:	bf00      	nop
 8001db8:	3718      	adds	r7, #24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b082      	sub	sp, #8
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff31 	bl	8001c34 <__NVIC_EnableIRQ>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f7ff ffa2 	bl	8001d2c <SysTick_Config>
 8001de8:	4603      	mov	r3, r0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
	...

08001df4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e00:	f7ff feda 	bl	8001bb8 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e099      	b.n	8001f44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2202      	movs	r2, #2
 8001e14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 0201 	bic.w	r2, r2, #1
 8001e2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e30:	e00f      	b.n	8001e52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e32:	f7ff fec1 	bl	8001bb8 <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	2b05      	cmp	r3, #5
 8001e3e:	d908      	bls.n	8001e52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2220      	movs	r2, #32
 8001e44:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2203      	movs	r2, #3
 8001e4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e078      	b.n	8001f44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1e8      	bne.n	8001e32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e68:	697a      	ldr	r2, [r7, #20]
 8001e6a:	4b38      	ldr	r3, [pc, #224]	@ (8001f4c <HAL_DMA_Init+0x158>)
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a1b      	ldr	r3, [r3, #32]
 8001e9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d107      	bne.n	8001ebc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f023 0307 	bic.w	r3, r3, #7
 8001ed2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	d117      	bne.n	8001f16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00e      	beq.n	8001f16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 fb1b 	bl	8002534 <DMA_CheckFifoParam>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d008      	beq.n	8001f16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2240      	movs	r2, #64	@ 0x40
 8001f08:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001f12:	2301      	movs	r3, #1
 8001f14:	e016      	b.n	8001f44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 fad2 	bl	80024c8 <DMA_CalcBaseAndBitshift>
 8001f24:	4603      	mov	r3, r0
 8001f26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2c:	223f      	movs	r2, #63	@ 0x3f
 8001f2e:	409a      	lsls	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	f010803f 	.word	0xf010803f

08001f50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
 8001f5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d101      	bne.n	8001f76 <HAL_DMA_Start_IT+0x26>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e040      	b.n	8001ff8 <HAL_DMA_Start_IT+0xa8>
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d12f      	bne.n	8001fea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	68b9      	ldr	r1, [r7, #8]
 8001f9e:	68f8      	ldr	r0, [r7, #12]
 8001fa0:	f000 fa64 	bl	800246c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa8:	223f      	movs	r2, #63	@ 0x3f
 8001faa:	409a      	lsls	r2, r3
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0216 	orr.w	r2, r2, #22
 8001fbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d007      	beq.n	8001fd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0208 	orr.w	r2, r2, #8
 8001fd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	e005      	b.n	8001ff6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800200e:	f7ff fdd3 	bl	8001bb8 <HAL_GetTick>
 8002012:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d008      	beq.n	8002032 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2280      	movs	r2, #128	@ 0x80
 8002024:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e052      	b.n	80020d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f022 0216 	bic.w	r2, r2, #22
 8002040:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	695a      	ldr	r2, [r3, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002050:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	2b00      	cmp	r3, #0
 8002058:	d103      	bne.n	8002062 <HAL_DMA_Abort+0x62>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800205e:	2b00      	cmp	r3, #0
 8002060:	d007      	beq.n	8002072 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 0208 	bic.w	r2, r2, #8
 8002070:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f022 0201 	bic.w	r2, r2, #1
 8002080:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002082:	e013      	b.n	80020ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002084:	f7ff fd98 	bl	8001bb8 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b05      	cmp	r3, #5
 8002090:	d90c      	bls.n	80020ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2220      	movs	r2, #32
 8002096:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2203      	movs	r2, #3
 800209c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e015      	b.n	80020d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1e4      	bne.n	8002084 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020be:	223f      	movs	r2, #63	@ 0x3f
 80020c0:	409a      	lsls	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d004      	beq.n	80020fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2280      	movs	r2, #128	@ 0x80
 80020f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e00c      	b.n	8002118 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2205      	movs	r2, #5
 8002102:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800212c:	2300      	movs	r3, #0
 800212e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002130:	4b8e      	ldr	r3, [pc, #568]	@ (800236c <HAL_DMA_IRQHandler+0x248>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a8e      	ldr	r2, [pc, #568]	@ (8002370 <HAL_DMA_IRQHandler+0x24c>)
 8002136:	fba2 2303 	umull	r2, r3, r2, r3
 800213a:	0a9b      	lsrs	r3, r3, #10
 800213c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002142:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800214e:	2208      	movs	r2, #8
 8002150:	409a      	lsls	r2, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4013      	ands	r3, r2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d01a      	beq.n	8002190 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d013      	beq.n	8002190 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 0204 	bic.w	r2, r2, #4
 8002176:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800217c:	2208      	movs	r2, #8
 800217e:	409a      	lsls	r2, r3
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002188:	f043 0201 	orr.w	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002194:	2201      	movs	r2, #1
 8002196:	409a      	lsls	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4013      	ands	r3, r2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d012      	beq.n	80021c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00b      	beq.n	80021c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b2:	2201      	movs	r2, #1
 80021b4:	409a      	lsls	r2, r3
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021be:	f043 0202 	orr.w	r2, r3, #2
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ca:	2204      	movs	r2, #4
 80021cc:	409a      	lsls	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d012      	beq.n	80021fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00b      	beq.n	80021fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e8:	2204      	movs	r2, #4
 80021ea:	409a      	lsls	r2, r3
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021f4:	f043 0204 	orr.w	r2, r3, #4
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002200:	2210      	movs	r2, #16
 8002202:	409a      	lsls	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4013      	ands	r3, r2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d043      	beq.n	8002294 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	2b00      	cmp	r3, #0
 8002218:	d03c      	beq.n	8002294 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221e:	2210      	movs	r2, #16
 8002220:	409a      	lsls	r2, r3
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d018      	beq.n	8002266 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d108      	bne.n	8002254 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	2b00      	cmp	r3, #0
 8002248:	d024      	beq.n	8002294 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	4798      	blx	r3
 8002252:	e01f      	b.n	8002294 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002258:	2b00      	cmp	r3, #0
 800225a:	d01b      	beq.n	8002294 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	4798      	blx	r3
 8002264:	e016      	b.n	8002294 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d107      	bne.n	8002284 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 0208 	bic.w	r2, r2, #8
 8002282:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002298:	2220      	movs	r2, #32
 800229a:	409a      	lsls	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	4013      	ands	r3, r2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	f000 808f 	beq.w	80023c4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0310 	and.w	r3, r3, #16
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 8087 	beq.w	80023c4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ba:	2220      	movs	r2, #32
 80022bc:	409a      	lsls	r2, r3
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b05      	cmp	r3, #5
 80022cc:	d136      	bne.n	800233c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0216 	bic.w	r2, r2, #22
 80022dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	695a      	ldr	r2, [r3, #20]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d103      	bne.n	80022fe <HAL_DMA_IRQHandler+0x1da>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d007      	beq.n	800230e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0208 	bic.w	r2, r2, #8
 800230c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002312:	223f      	movs	r2, #63	@ 0x3f
 8002314:	409a      	lsls	r2, r3
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800232e:	2b00      	cmp	r3, #0
 8002330:	d07e      	beq.n	8002430 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	4798      	blx	r3
        }
        return;
 800233a:	e079      	b.n	8002430 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d01d      	beq.n	8002386 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10d      	bne.n	8002374 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235c:	2b00      	cmp	r3, #0
 800235e:	d031      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	4798      	blx	r3
 8002368:	e02c      	b.n	80023c4 <HAL_DMA_IRQHandler+0x2a0>
 800236a:	bf00      	nop
 800236c:	20000014 	.word	0x20000014
 8002370:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002378:	2b00      	cmp	r3, #0
 800237a:	d023      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	4798      	blx	r3
 8002384:	e01e      	b.n	80023c4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002390:	2b00      	cmp	r3, #0
 8002392:	d10f      	bne.n	80023b4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f022 0210 	bic.w	r2, r2, #16
 80023a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d032      	beq.n	8002432 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d022      	beq.n	800241e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2205      	movs	r2, #5
 80023dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f022 0201 	bic.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	3301      	adds	r3, #1
 80023f4:	60bb      	str	r3, [r7, #8]
 80023f6:	697a      	ldr	r2, [r7, #20]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d307      	bcc.n	800240c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f2      	bne.n	80023f0 <HAL_DMA_IRQHandler+0x2cc>
 800240a:	e000      	b.n	800240e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800240c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002422:	2b00      	cmp	r3, #0
 8002424:	d005      	beq.n	8002432 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	4798      	blx	r3
 800242e:	e000      	b.n	8002432 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002430:	bf00      	nop
    }
  }
}
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002446:	b2db      	uxtb	r3, r3
}
 8002448:	4618      	mov	r0, r3
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
 8002478:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002488:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	2b40      	cmp	r3, #64	@ 0x40
 8002498:	d108      	bne.n	80024ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80024aa:	e007      	b.n	80024bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	60da      	str	r2, [r3, #12]
}
 80024bc:	bf00      	nop
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	3b10      	subs	r3, #16
 80024d8:	4a14      	ldr	r2, [pc, #80]	@ (800252c <DMA_CalcBaseAndBitshift+0x64>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	091b      	lsrs	r3, r3, #4
 80024e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024e2:	4a13      	ldr	r2, [pc, #76]	@ (8002530 <DMA_CalcBaseAndBitshift+0x68>)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	4413      	add	r3, r2
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2b03      	cmp	r3, #3
 80024f4:	d909      	bls.n	800250a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80024fe:	f023 0303 	bic.w	r3, r3, #3
 8002502:	1d1a      	adds	r2, r3, #4
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	659a      	str	r2, [r3, #88]	@ 0x58
 8002508:	e007      	b.n	800251a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002512:	f023 0303 	bic.w	r3, r3, #3
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800251e:	4618      	mov	r0, r3
 8002520:	3714      	adds	r7, #20
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	aaaaaaab 	.word	0xaaaaaaab
 8002530:	0800b6e4 	.word	0x0800b6e4

08002534 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d11f      	bne.n	800258e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	2b03      	cmp	r3, #3
 8002552:	d856      	bhi.n	8002602 <DMA_CheckFifoParam+0xce>
 8002554:	a201      	add	r2, pc, #4	@ (adr r2, 800255c <DMA_CheckFifoParam+0x28>)
 8002556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255a:	bf00      	nop
 800255c:	0800256d 	.word	0x0800256d
 8002560:	0800257f 	.word	0x0800257f
 8002564:	0800256d 	.word	0x0800256d
 8002568:	08002603 	.word	0x08002603
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002570:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d046      	beq.n	8002606 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800257c:	e043      	b.n	8002606 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002582:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002586:	d140      	bne.n	800260a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800258c:	e03d      	b.n	800260a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002596:	d121      	bne.n	80025dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b03      	cmp	r3, #3
 800259c:	d837      	bhi.n	800260e <DMA_CheckFifoParam+0xda>
 800259e:	a201      	add	r2, pc, #4	@ (adr r2, 80025a4 <DMA_CheckFifoParam+0x70>)
 80025a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a4:	080025b5 	.word	0x080025b5
 80025a8:	080025bb 	.word	0x080025bb
 80025ac:	080025b5 	.word	0x080025b5
 80025b0:	080025cd 	.word	0x080025cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	73fb      	strb	r3, [r7, #15]
      break;
 80025b8:	e030      	b.n	800261c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d025      	beq.n	8002612 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ca:	e022      	b.n	8002612 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025d4:	d11f      	bne.n	8002616 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025da:	e01c      	b.n	8002616 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d903      	bls.n	80025ea <DMA_CheckFifoParam+0xb6>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	d003      	beq.n	80025f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025e8:	e018      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	73fb      	strb	r3, [r7, #15]
      break;
 80025ee:	e015      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00e      	beq.n	800261a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002600:	e00b      	b.n	800261a <DMA_CheckFifoParam+0xe6>
      break;
 8002602:	bf00      	nop
 8002604:	e00a      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 8002606:	bf00      	nop
 8002608:	e008      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 800260a:	bf00      	nop
 800260c:	e006      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 800260e:	bf00      	nop
 8002610:	e004      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 8002612:	bf00      	nop
 8002614:	e002      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;   
 8002616:	bf00      	nop
 8002618:	e000      	b.n	800261c <DMA_CheckFifoParam+0xe8>
      break;
 800261a:	bf00      	nop
    }
  } 
  
  return status; 
 800261c:	7bfb      	ldrb	r3, [r7, #15]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop

0800262c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800262c:	b480      	push	{r7}
 800262e:	b089      	sub	sp, #36	@ 0x24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800263a:	2300      	movs	r3, #0
 800263c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800263e:	2300      	movs	r3, #0
 8002640:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	e159      	b.n	80028fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002648:	2201      	movs	r2, #1
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	429a      	cmp	r2, r3
 8002662:	f040 8148 	bne.w	80028f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f003 0303 	and.w	r3, r3, #3
 800266e:	2b01      	cmp	r3, #1
 8002670:	d005      	beq.n	800267e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800267a:	2b02      	cmp	r3, #2
 800267c:	d130      	bne.n	80026e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	2203      	movs	r2, #3
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	43db      	mvns	r3, r3
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	4013      	ands	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026b4:	2201      	movs	r2, #1
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	091b      	lsrs	r3, r3, #4
 80026ca:	f003 0201 	and.w	r2, r3, #1
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	2b03      	cmp	r3, #3
 80026ea:	d017      	beq.n	800271c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	2203      	movs	r2, #3
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f003 0303 	and.w	r3, r3, #3
 8002724:	2b02      	cmp	r3, #2
 8002726:	d123      	bne.n	8002770 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	08da      	lsrs	r2, r3, #3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3208      	adds	r2, #8
 8002730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002734:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	220f      	movs	r2, #15
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	4013      	ands	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	691a      	ldr	r2, [r3, #16]
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	4313      	orrs	r3, r2
 8002760:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	08da      	lsrs	r2, r3, #3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3208      	adds	r2, #8
 800276a:	69b9      	ldr	r1, [r7, #24]
 800276c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	2203      	movs	r2, #3
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	69ba      	ldr	r2, [r7, #24]
 8002784:	4013      	ands	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 0203 	and.w	r2, r3, #3
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4313      	orrs	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 80a2 	beq.w	80028f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	4b57      	ldr	r3, [pc, #348]	@ (8002914 <HAL_GPIO_Init+0x2e8>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	4a56      	ldr	r2, [pc, #344]	@ (8002914 <HAL_GPIO_Init+0x2e8>)
 80027bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027c2:	4b54      	ldr	r3, [pc, #336]	@ (8002914 <HAL_GPIO_Init+0x2e8>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027ce:	4a52      	ldr	r2, [pc, #328]	@ (8002918 <HAL_GPIO_Init+0x2ec>)
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	089b      	lsrs	r3, r3, #2
 80027d4:	3302      	adds	r3, #2
 80027d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	220f      	movs	r2, #15
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a49      	ldr	r2, [pc, #292]	@ (800291c <HAL_GPIO_Init+0x2f0>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d019      	beq.n	800282e <HAL_GPIO_Init+0x202>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a48      	ldr	r2, [pc, #288]	@ (8002920 <HAL_GPIO_Init+0x2f4>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d013      	beq.n	800282a <HAL_GPIO_Init+0x1fe>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a47      	ldr	r2, [pc, #284]	@ (8002924 <HAL_GPIO_Init+0x2f8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d00d      	beq.n	8002826 <HAL_GPIO_Init+0x1fa>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a46      	ldr	r2, [pc, #280]	@ (8002928 <HAL_GPIO_Init+0x2fc>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d007      	beq.n	8002822 <HAL_GPIO_Init+0x1f6>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a45      	ldr	r2, [pc, #276]	@ (800292c <HAL_GPIO_Init+0x300>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d101      	bne.n	800281e <HAL_GPIO_Init+0x1f2>
 800281a:	2304      	movs	r3, #4
 800281c:	e008      	b.n	8002830 <HAL_GPIO_Init+0x204>
 800281e:	2307      	movs	r3, #7
 8002820:	e006      	b.n	8002830 <HAL_GPIO_Init+0x204>
 8002822:	2303      	movs	r3, #3
 8002824:	e004      	b.n	8002830 <HAL_GPIO_Init+0x204>
 8002826:	2302      	movs	r3, #2
 8002828:	e002      	b.n	8002830 <HAL_GPIO_Init+0x204>
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <HAL_GPIO_Init+0x204>
 800282e:	2300      	movs	r3, #0
 8002830:	69fa      	ldr	r2, [r7, #28]
 8002832:	f002 0203 	and.w	r2, r2, #3
 8002836:	0092      	lsls	r2, r2, #2
 8002838:	4093      	lsls	r3, r2
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002840:	4935      	ldr	r1, [pc, #212]	@ (8002918 <HAL_GPIO_Init+0x2ec>)
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	089b      	lsrs	r3, r3, #2
 8002846:	3302      	adds	r3, #2
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800284e:	4b38      	ldr	r3, [pc, #224]	@ (8002930 <HAL_GPIO_Init+0x304>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	43db      	mvns	r3, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4013      	ands	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	4313      	orrs	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002872:	4a2f      	ldr	r2, [pc, #188]	@ (8002930 <HAL_GPIO_Init+0x304>)
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002878:	4b2d      	ldr	r3, [pc, #180]	@ (8002930 <HAL_GPIO_Init+0x304>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	43db      	mvns	r3, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4013      	ands	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	4313      	orrs	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800289c:	4a24      	ldr	r2, [pc, #144]	@ (8002930 <HAL_GPIO_Init+0x304>)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028a2:	4b23      	ldr	r3, [pc, #140]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028cc:	4b18      	ldr	r3, [pc, #96]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	3301      	adds	r3, #1
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	2b0f      	cmp	r3, #15
 8002900:	f67f aea2 	bls.w	8002648 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002904:	bf00      	nop
 8002906:	bf00      	nop
 8002908:	3724      	adds	r7, #36	@ 0x24
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800
 8002918:	40013800 	.word	0x40013800
 800291c:	40020000 	.word	0x40020000
 8002920:	40020400 	.word	0x40020400
 8002924:	40020800 	.word	0x40020800
 8002928:	40020c00 	.word	0x40020c00
 800292c:	40021000 	.word	0x40021000
 8002930:	40013c00 	.word	0x40013c00

08002934 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	460b      	mov	r3, r1
 800293e:	807b      	strh	r3, [r7, #2]
 8002940:	4613      	mov	r3, r2
 8002942:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002944:	787b      	ldrb	r3, [r7, #1]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800294a:	887a      	ldrh	r2, [r7, #2]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002950:	e003      	b.n	800295a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002952:	887b      	ldrh	r3, [r7, #2]
 8002954:	041a      	lsls	r2, r3, #16
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	619a      	str	r2, [r3, #24]
}
 800295a:	bf00      	nop
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e12b      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d106      	bne.n	8002994 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7fe fdce 	bl	8001530 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2224      	movs	r2, #36	@ 0x24
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0201 	bic.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029cc:	f002 fe06 	bl	80055dc <HAL_RCC_GetPCLK1Freq>
 80029d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4a81      	ldr	r2, [pc, #516]	@ (8002bdc <HAL_I2C_Init+0x274>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d807      	bhi.n	80029ec <HAL_I2C_Init+0x84>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a80      	ldr	r2, [pc, #512]	@ (8002be0 <HAL_I2C_Init+0x278>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	bf94      	ite	ls
 80029e4:	2301      	movls	r3, #1
 80029e6:	2300      	movhi	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	e006      	b.n	80029fa <HAL_I2C_Init+0x92>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4a7d      	ldr	r2, [pc, #500]	@ (8002be4 <HAL_I2C_Init+0x27c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	bf94      	ite	ls
 80029f4:	2301      	movls	r3, #1
 80029f6:	2300      	movhi	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0e7      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4a78      	ldr	r2, [pc, #480]	@ (8002be8 <HAL_I2C_Init+0x280>)
 8002a06:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0a:	0c9b      	lsrs	r3, r3, #18
 8002a0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4a6a      	ldr	r2, [pc, #424]	@ (8002bdc <HAL_I2C_Init+0x274>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d802      	bhi.n	8002a3c <HAL_I2C_Init+0xd4>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	e009      	b.n	8002a50 <HAL_I2C_Init+0xe8>
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	4a69      	ldr	r2, [pc, #420]	@ (8002bec <HAL_I2C_Init+0x284>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	3301      	adds	r3, #1
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a62:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	495c      	ldr	r1, [pc, #368]	@ (8002bdc <HAL_I2C_Init+0x274>)
 8002a6c:	428b      	cmp	r3, r1
 8002a6e:	d819      	bhi.n	8002aa4 <HAL_I2C_Init+0x13c>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	1e59      	subs	r1, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a7e:	1c59      	adds	r1, r3, #1
 8002a80:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a84:	400b      	ands	r3, r1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00a      	beq.n	8002aa0 <HAL_I2C_Init+0x138>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1e59      	subs	r1, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a9e:	e051      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	e04f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d111      	bne.n	8002ad0 <HAL_I2C_Init+0x168>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1e58      	subs	r0, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6859      	ldr	r1, [r3, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	440b      	add	r3, r1
 8002aba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	e012      	b.n	8002af6 <HAL_I2C_Init+0x18e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1e58      	subs	r0, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6859      	ldr	r1, [r3, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	0099      	lsls	r1, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	bf0c      	ite	eq
 8002af0:	2301      	moveq	r3, #1
 8002af2:	2300      	movne	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_I2C_Init+0x196>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e022      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10e      	bne.n	8002b24 <HAL_I2C_Init+0x1bc>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1e58      	subs	r0, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6859      	ldr	r1, [r3, #4]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	440b      	add	r3, r1
 8002b14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b18:	3301      	adds	r3, #1
 8002b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b22:	e00f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1e58      	subs	r0, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	0099      	lsls	r1, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	6809      	ldr	r1, [r1, #0]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69da      	ldr	r2, [r3, #28]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6911      	ldr	r1, [r2, #16]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68d2      	ldr	r2, [r2, #12]
 8002b7e:	4311      	orrs	r1, r2
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	000186a0 	.word	0x000186a0
 8002be0:	001e847f 	.word	0x001e847f
 8002be4:	003d08ff 	.word	0x003d08ff
 8002be8:	431bde83 	.word	0x431bde83
 8002bec:	10624dd3 	.word	0x10624dd3

08002bf0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c02:	2b80      	cmp	r3, #128	@ 0x80
 8002c04:	d103      	bne.n	8002c0e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	611a      	str	r2, [r3, #16]
  }
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
	...

08002c1c <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	607a      	str	r2, [r7, #4]
 8002c26:	461a      	mov	r2, r3
 8002c28:	460b      	mov	r3, r1
 8002c2a:	817b      	strh	r3, [r7, #10]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b20      	cmp	r3, #32
 8002c3e:	f040 8109 	bne.w	8002e54 <HAL_I2C_Master_Transmit_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002c42:	4b87      	ldr	r3, [pc, #540]	@ (8002e60 <HAL_I2C_Master_Transmit_DMA+0x244>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	08db      	lsrs	r3, r3, #3
 8002c48:	4a86      	ldr	r2, [pc, #536]	@ (8002e64 <HAL_I2C_Master_Transmit_DMA+0x248>)
 8002c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4e:	0a1a      	lsrs	r2, r3, #8
 8002c50:	4613      	mov	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	009a      	lsls	r2, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d112      	bne.n	8002c8e <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2220      	movs	r2, #32
 8002c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	f043 0220 	orr.w	r2, r3, #32
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	e0e3      	b.n	8002e56 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d0df      	beq.n	8002c5c <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_I2C_Master_Transmit_DMA+0x8e>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e0d5      	b.n	8002e56 <HAL_I2C_Master_Transmit_DMA+0x23a>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d007      	beq.n	8002cd0 <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cde:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2221      	movs	r2, #33	@ 0x21
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2210      	movs	r2, #16
 8002cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	893a      	ldrh	r2, [r7, #8]
 8002d00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4a56      	ldr	r2, [pc, #344]	@ (8002e68 <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8002d10:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002d12:	897a      	ldrh	r2, [r7, #10]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d07b      	beq.n	8002e18 <HAL_I2C_Master_Transmit_DMA+0x1fc>
    {
      if (hi2c->hdmatx != NULL)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d02a      	beq.n	8002d7e <HAL_I2C_Master_Transmit_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d2c:	4a4f      	ldr	r2, [pc, #316]	@ (8002e6c <HAL_I2C_Master_Transmit_DMA+0x250>)
 8002d2e:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d34:	4a4e      	ldr	r2, [pc, #312]	@ (8002e70 <HAL_I2C_Master_Transmit_DMA+0x254>)
 8002d36:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d44:	2200      	movs	r2, #0
 8002d46:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d54:	2200      	movs	r2, #0
 8002d56:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d60:	4619      	mov	r1, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3310      	adds	r3, #16
 8002d68:	461a      	mov	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d6e:	f7ff f8ef 	bl	8001f50 <HAL_DMA_Start_IT>
 8002d72:	4603      	mov	r3, r0
 8002d74:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002d76:	7dfb      	ldrb	r3, [r7, #23]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d139      	bne.n	8002df0 <HAL_I2C_Master_Transmit_DMA+0x1d4>
 8002d7c:	e013      	b.n	8002da6 <HAL_I2C_Master_Transmit_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2220      	movs	r2, #32
 8002d82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d92:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e057      	b.n	8002e56 <HAL_I2C_Master_Transmit_DMA+0x23a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002dbc:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dcc:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ddc:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	e02f      	b.n	8002e50 <HAL_I2C_Master_Transmit_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2220      	movs	r2, #32
 8002df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e04:	f043 0210 	orr.w	r2, r3, #16
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e01e      	b.n	8002e56 <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002e26:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e36:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8002e4e:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8002e50:	2300      	movs	r3, #0
 8002e52:	e000      	b.n	8002e56 <HAL_I2C_Master_Transmit_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 8002e54:	2302      	movs	r3, #2
  }
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	20000014 	.word	0x20000014
 8002e64:	14f8b589 	.word	0x14f8b589
 8002e68:	ffff0000 	.word	0xffff0000
 8002e6c:	080048d9 	.word	0x080048d9
 8002e70:	08004a97 	.word	0x08004a97

08002e74 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	607a      	str	r2, [r7, #4]
 8002e7e:	461a      	mov	r2, r3
 8002e80:	460b      	mov	r3, r1
 8002e82:	817b      	strh	r3, [r7, #10]
 8002e84:	4613      	mov	r3, r2
 8002e86:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b20      	cmp	r3, #32
 8002e96:	f040 8109 	bne.w	80030ac <HAL_I2C_Master_Receive_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002e9a:	4b87      	ldr	r3, [pc, #540]	@ (80030b8 <HAL_I2C_Master_Receive_DMA+0x244>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	08db      	lsrs	r3, r3, #3
 8002ea0:	4a86      	ldr	r2, [pc, #536]	@ (80030bc <HAL_I2C_Master_Receive_DMA+0x248>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	0a1a      	lsrs	r2, r3, #8
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	009a      	lsls	r2, r3, #2
 8002eb0:	4413      	add	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d112      	bne.n	8002ee6 <HAL_I2C_Master_Receive_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eda:	f043 0220 	orr.w	r2, r3, #32
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e0e3      	b.n	80030ae <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d0df      	beq.n	8002eb4 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_I2C_Master_Receive_DMA+0x8e>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e0d5      	b.n	80030ae <HAL_I2C_Master_Receive_DMA+0x23a>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d007      	beq.n	8002f28 <HAL_I2C_Master_Receive_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2222      	movs	r2, #34	@ 0x22
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2210      	movs	r2, #16
 8002f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	893a      	ldrh	r2, [r7, #8]
 8002f58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	4a56      	ldr	r2, [pc, #344]	@ (80030c0 <HAL_I2C_Master_Receive_DMA+0x24c>)
 8002f68:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002f6a:	897a      	ldrh	r2, [r7, #10]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d07b      	beq.n	8003070 <HAL_I2C_Master_Receive_DMA+0x1fc>
    {
      if (hi2c->hdmarx != NULL)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d02a      	beq.n	8002fd6 <HAL_I2C_Master_Receive_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f84:	4a4f      	ldr	r2, [pc, #316]	@ (80030c4 <HAL_I2C_Master_Receive_DMA+0x250>)
 8002f86:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8c:	4a4e      	ldr	r2, [pc, #312]	@ (80030c8 <HAL_I2C_Master_Receive_DMA+0x254>)
 8002f8e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f94:	2200      	movs	r2, #0
 8002f96:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fac:	2200      	movs	r2, #0
 8002fae:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	3310      	adds	r3, #16
 8002fba:	4619      	mov	r1, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc6:	f7fe ffc3 	bl	8001f50 <HAL_DMA_Start_IT>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002fce:	7dfb      	ldrb	r3, [r7, #23]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d139      	bne.n	8003048 <HAL_I2C_Master_Receive_DMA+0x1d4>
 8002fd4:	e013      	b.n	8002ffe <HAL_I2C_Master_Receive_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2220      	movs	r2, #32
 8002fda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e057      	b.n	80030ae <HAL_I2C_Master_Receive_DMA+0x23a>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800300c:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800301c:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003034:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003044:	605a      	str	r2, [r3, #4]
 8003046:	e02f      	b.n	80030a8 <HAL_I2C_Master_Receive_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2220      	movs	r2, #32
 800304c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305c:	f043 0210 	orr.w	r2, r3, #16
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e01e      	b.n	80030ae <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003086:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003096:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030a6:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 80030a8:	2300      	movs	r3, #0
 80030aa:	e000      	b.n	80030ae <HAL_I2C_Master_Receive_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 80030ac:	2302      	movs	r3, #2
  }
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3718      	adds	r7, #24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000014 	.word	0x20000014
 80030bc:	14f8b589 	.word	0x14f8b589
 80030c0:	ffff0000 	.word	0xffff0000
 80030c4:	080048d9 	.word	0x080048d9
 80030c8:	08004a97 	.word	0x08004a97

080030cc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b088      	sub	sp, #32
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030ec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030f4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80030f6:	7bfb      	ldrb	r3, [r7, #15]
 80030f8:	2b10      	cmp	r3, #16
 80030fa:	d003      	beq.n	8003104 <HAL_I2C_EV_IRQHandler+0x38>
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
 80030fe:	2b40      	cmp	r3, #64	@ 0x40
 8003100:	f040 80c1 	bne.w	8003286 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10d      	bne.n	800313a <HAL_I2C_EV_IRQHandler+0x6e>
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003124:	d003      	beq.n	800312e <HAL_I2C_EV_IRQHandler+0x62>
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800312c:	d101      	bne.n	8003132 <HAL_I2C_EV_IRQHandler+0x66>
 800312e:	2301      	movs	r3, #1
 8003130:	e000      	b.n	8003134 <HAL_I2C_EV_IRQHandler+0x68>
 8003132:	2300      	movs	r3, #0
 8003134:	2b01      	cmp	r3, #1
 8003136:	f000 8132 	beq.w	800339e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00c      	beq.n	800315e <HAL_I2C_EV_IRQHandler+0x92>
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	0a5b      	lsrs	r3, r3, #9
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	d006      	beq.n	800315e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f001 fdb7 	bl	8004cc4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 fd9f 	bl	8003c9a <I2C_Master_SB>
 800315c:	e092      	b.n	8003284 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	08db      	lsrs	r3, r3, #3
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d009      	beq.n	800317e <HAL_I2C_EV_IRQHandler+0xb2>
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	0a5b      	lsrs	r3, r3, #9
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 fe15 	bl	8003da6 <I2C_Master_ADD10>
 800317c:	e082      	b.n	8003284 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	085b      	lsrs	r3, r3, #1
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b00      	cmp	r3, #0
 8003188:	d009      	beq.n	800319e <HAL_I2C_EV_IRQHandler+0xd2>
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	0a5b      	lsrs	r3, r3, #9
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 fe2f 	bl	8003dfa <I2C_Master_ADDR>
 800319c:	e072      	b.n	8003284 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	089b      	lsrs	r3, r3, #2
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d03b      	beq.n	8003222 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031b8:	f000 80f3 	beq.w	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	09db      	lsrs	r3, r3, #7
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00f      	beq.n	80031e8 <HAL_I2C_EV_IRQHandler+0x11c>
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	0a9b      	lsrs	r3, r3, #10
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d009      	beq.n	80031e8 <HAL_I2C_EV_IRQHandler+0x11c>
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	089b      	lsrs	r3, r3, #2
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d103      	bne.n	80031e8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 f9f3 	bl	80035cc <I2C_MasterTransmit_TXE>
 80031e6:	e04d      	b.n	8003284 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	089b      	lsrs	r3, r3, #2
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 80d6 	beq.w	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	0a5b      	lsrs	r3, r3, #9
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f000 80cf 	beq.w	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003204:	7bbb      	ldrb	r3, [r7, #14]
 8003206:	2b21      	cmp	r3, #33	@ 0x21
 8003208:	d103      	bne.n	8003212 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 fa7a 	bl	8003704 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003210:	e0c7      	b.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003212:	7bfb      	ldrb	r3, [r7, #15]
 8003214:	2b40      	cmp	r3, #64	@ 0x40
 8003216:	f040 80c4 	bne.w	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fae8 	bl	80037f0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003220:	e0bf      	b.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800322c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003230:	f000 80b7 	beq.w	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	099b      	lsrs	r3, r3, #6
 8003238:	f003 0301 	and.w	r3, r3, #1
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00f      	beq.n	8003260 <HAL_I2C_EV_IRQHandler+0x194>
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	0a9b      	lsrs	r3, r3, #10
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d009      	beq.n	8003260 <HAL_I2C_EV_IRQHandler+0x194>
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	089b      	lsrs	r3, r3, #2
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b00      	cmp	r3, #0
 8003256:	d103      	bne.n	8003260 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 fb61 	bl	8003920 <I2C_MasterReceive_RXNE>
 800325e:	e011      	b.n	8003284 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	089b      	lsrs	r3, r3, #2
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 809a 	beq.w	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	0a5b      	lsrs	r3, r3, #9
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	f000 8093 	beq.w	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 fc17 	bl	8003ab0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003282:	e08e      	b.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003284:	e08d      	b.n	80033a2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328a:	2b00      	cmp	r3, #0
 800328c:	d004      	beq.n	8003298 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	61fb      	str	r3, [r7, #28]
 8003296:	e007      	b.n	80032a8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	085b      	lsrs	r3, r3, #1
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d012      	beq.n	80032da <HAL_I2C_EV_IRQHandler+0x20e>
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	0a5b      	lsrs	r3, r3, #9
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00c      	beq.n	80032da <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80032d0:	69b9      	ldr	r1, [r7, #24]
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 ffe0 	bl	8004298 <I2C_Slave_ADDR>
 80032d8:	e066      	b.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d009      	beq.n	80032fa <HAL_I2C_EV_IRQHandler+0x22e>
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	0a5b      	lsrs	r3, r3, #9
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f001 f81a 	bl	800432c <I2C_Slave_STOPF>
 80032f8:	e056      	b.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80032fa:	7bbb      	ldrb	r3, [r7, #14]
 80032fc:	2b21      	cmp	r3, #33	@ 0x21
 80032fe:	d002      	beq.n	8003306 <HAL_I2C_EV_IRQHandler+0x23a>
 8003300:	7bbb      	ldrb	r3, [r7, #14]
 8003302:	2b29      	cmp	r3, #41	@ 0x29
 8003304:	d125      	bne.n	8003352 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	09db      	lsrs	r3, r3, #7
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00f      	beq.n	8003332 <HAL_I2C_EV_IRQHandler+0x266>
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	0a9b      	lsrs	r3, r3, #10
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d009      	beq.n	8003332 <HAL_I2C_EV_IRQHandler+0x266>
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	089b      	lsrs	r3, r3, #2
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d103      	bne.n	8003332 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fef6 	bl	800411c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003330:	e039      	b.n	80033a6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	089b      	lsrs	r3, r3, #2
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d033      	beq.n	80033a6 <HAL_I2C_EV_IRQHandler+0x2da>
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	0a5b      	lsrs	r3, r3, #9
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d02d      	beq.n	80033a6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 ff23 	bl	8004196 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003350:	e029      	b.n	80033a6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	099b      	lsrs	r3, r3, #6
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00f      	beq.n	800337e <HAL_I2C_EV_IRQHandler+0x2b2>
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	0a9b      	lsrs	r3, r3, #10
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b00      	cmp	r3, #0
 8003368:	d009      	beq.n	800337e <HAL_I2C_EV_IRQHandler+0x2b2>
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	089b      	lsrs	r3, r3, #2
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d103      	bne.n	800337e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 ff2e 	bl	80041d8 <I2C_SlaveReceive_RXNE>
 800337c:	e014      	b.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	089b      	lsrs	r3, r3, #2
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00e      	beq.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	0a5b      	lsrs	r3, r3, #9
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d008      	beq.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 ff5c 	bl	8004254 <I2C_SlaveReceive_BTF>
 800339c:	e004      	b.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800339e:	bf00      	nop
 80033a0:	e002      	b.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033a2:	bf00      	nop
 80033a4:	e000      	b.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033a6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80033a8:	3720      	adds	r7, #32
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80033ae:	b580      	push	{r7, lr}
 80033b0:	b08a      	sub	sp, #40	@ 0x28
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80033c6:	2300      	movs	r3, #0
 80033c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033d0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	0a1b      	lsrs	r3, r3, #8
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00e      	beq.n	80033fc <HAL_I2C_ER_IRQHandler+0x4e>
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	0a1b      	lsrs	r3, r3, #8
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d008      	beq.n	80033fc <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80033ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ec:	f043 0301 	orr.w	r3, r3, #1
 80033f0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80033fa:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033fc:	6a3b      	ldr	r3, [r7, #32]
 80033fe:	0a5b      	lsrs	r3, r3, #9
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00e      	beq.n	8003426 <HAL_I2C_ER_IRQHandler+0x78>
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d008      	beq.n	8003426 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003416:	f043 0302 	orr.w	r3, r3, #2
 800341a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003424:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003426:	6a3b      	ldr	r3, [r7, #32]
 8003428:	0a9b      	lsrs	r3, r3, #10
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	d03f      	beq.n	80034b2 <HAL_I2C_ER_IRQHandler+0x104>
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	0a1b      	lsrs	r3, r3, #8
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d039      	beq.n	80034b2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800343e:	7efb      	ldrb	r3, [r7, #27]
 8003440:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003446:	b29b      	uxth	r3, r3
 8003448:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003450:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003456:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003458:	7ebb      	ldrb	r3, [r7, #26]
 800345a:	2b20      	cmp	r3, #32
 800345c:	d112      	bne.n	8003484 <HAL_I2C_ER_IRQHandler+0xd6>
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10f      	bne.n	8003484 <HAL_I2C_ER_IRQHandler+0xd6>
 8003464:	7cfb      	ldrb	r3, [r7, #19]
 8003466:	2b21      	cmp	r3, #33	@ 0x21
 8003468:	d008      	beq.n	800347c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800346a:	7cfb      	ldrb	r3, [r7, #19]
 800346c:	2b29      	cmp	r3, #41	@ 0x29
 800346e:	d005      	beq.n	800347c <HAL_I2C_ER_IRQHandler+0xce>
 8003470:	7cfb      	ldrb	r3, [r7, #19]
 8003472:	2b28      	cmp	r3, #40	@ 0x28
 8003474:	d106      	bne.n	8003484 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2b21      	cmp	r3, #33	@ 0x21
 800347a:	d103      	bne.n	8003484 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f001 f885 	bl	800458c <I2C_Slave_AF>
 8003482:	e016      	b.n	80034b2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800348c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800348e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003490:	f043 0304 	orr.w	r3, r3, #4
 8003494:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003496:	7efb      	ldrb	r3, [r7, #27]
 8003498:	2b10      	cmp	r3, #16
 800349a:	d002      	beq.n	80034a2 <HAL_I2C_ER_IRQHandler+0xf4>
 800349c:	7efb      	ldrb	r3, [r7, #27]
 800349e:	2b40      	cmp	r3, #64	@ 0x40
 80034a0:	d107      	bne.n	80034b2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034b2:	6a3b      	ldr	r3, [r7, #32]
 80034b4:	0adb      	lsrs	r3, r3, #11
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00e      	beq.n	80034dc <HAL_I2C_ER_IRQHandler+0x12e>
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d008      	beq.n	80034dc <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	f043 0308 	orr.w	r3, r3, #8
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80034da:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80034dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d008      	beq.n	80034f4 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	431a      	orrs	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f001 f8c0 	bl	8004674 <I2C_ITError>
  }
}
 80034f4:	bf00      	nop
 80034f6:	3728      	adds	r7, #40	@ 0x28
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	460b      	mov	r3, r1
 8003556:	70fb      	strb	r3, [r7, #3]
 8003558:	4613      	mov	r3, r2
 800355a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d150      	bne.n	8003694 <I2C_MasterTransmit_TXE+0xc8>
 80035f2:	7bfb      	ldrb	r3, [r7, #15]
 80035f4:	2b21      	cmp	r3, #33	@ 0x21
 80035f6:	d14d      	bne.n	8003694 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d01d      	beq.n	800363a <I2C_MasterTransmit_TXE+0x6e>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b20      	cmp	r3, #32
 8003602:	d01a      	beq.n	800363a <I2C_MasterTransmit_TXE+0x6e>
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800360a:	d016      	beq.n	800363a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800361a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2211      	movs	r2, #17
 8003620:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2220      	movs	r2, #32
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7ff ff62 	bl	80034fc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003638:	e060      	b.n	80036fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003648:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003658:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2220      	movs	r2, #32
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b40      	cmp	r3, #64	@ 0x40
 8003672:	d107      	bne.n	8003684 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f7ff ff7d 	bl	800357c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003682:	e03b      	b.n	80036fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f7ff ff35 	bl	80034fc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003692:	e033      	b.n	80036fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003694:	7bfb      	ldrb	r3, [r7, #15]
 8003696:	2b21      	cmp	r3, #33	@ 0x21
 8003698:	d005      	beq.n	80036a6 <I2C_MasterTransmit_TXE+0xda>
 800369a:	7bbb      	ldrb	r3, [r7, #14]
 800369c:	2b40      	cmp	r3, #64	@ 0x40
 800369e:	d12d      	bne.n	80036fc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80036a0:	7bfb      	ldrb	r3, [r7, #15]
 80036a2:	2b22      	cmp	r3, #34	@ 0x22
 80036a4:	d12a      	bne.n	80036fc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d108      	bne.n	80036c2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036be:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80036c0:	e01c      	b.n	80036fc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b40      	cmp	r3, #64	@ 0x40
 80036cc:	d103      	bne.n	80036d6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f88e 	bl	80037f0 <I2C_MemoryTransmit_TXE_BTF>
}
 80036d4:	e012      	b.n	80036fc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036da:	781a      	ldrb	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e6:	1c5a      	adds	r2, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	3b01      	subs	r3, #1
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80036fa:	e7ff      	b.n	80036fc <I2C_MasterTransmit_TXE+0x130>
 80036fc:	bf00      	nop
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003710:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b21      	cmp	r3, #33	@ 0x21
 800371c:	d164      	bne.n	80037e8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003722:	b29b      	uxth	r3, r3
 8003724:	2b00      	cmp	r3, #0
 8003726:	d012      	beq.n	800374e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372c:	781a      	ldrb	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003738:	1c5a      	adds	r2, r3, #1
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003742:	b29b      	uxth	r3, r3
 8003744:	3b01      	subs	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800374c:	e04c      	b.n	80037e8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2b08      	cmp	r3, #8
 8003752:	d01d      	beq.n	8003790 <I2C_MasterTransmit_BTF+0x8c>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2b20      	cmp	r3, #32
 8003758:	d01a      	beq.n	8003790 <I2C_MasterTransmit_BTF+0x8c>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003760:	d016      	beq.n	8003790 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003770:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2211      	movs	r2, #17
 8003776:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f7ff feb7 	bl	80034fc <HAL_I2C_MasterTxCpltCallback>
}
 800378e:	e02b      	b.n	80037e8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800379e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037ae:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b40      	cmp	r3, #64	@ 0x40
 80037c8:	d107      	bne.n	80037da <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7ff fed2 	bl	800357c <HAL_I2C_MemTxCpltCallback>
}
 80037d8:	e006      	b.n	80037e8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff fe8a 	bl	80034fc <HAL_I2C_MasterTxCpltCallback>
}
 80037e8:	bf00      	nop
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003804:	2b00      	cmp	r3, #0
 8003806:	d11d      	bne.n	8003844 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800380c:	2b01      	cmp	r3, #1
 800380e:	d10b      	bne.n	8003828 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003814:	b2da      	uxtb	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003820:	1c9a      	adds	r2, r3, #2
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003826:	e077      	b.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800382c:	b29b      	uxth	r3, r3
 800382e:	121b      	asrs	r3, r3, #8
 8003830:	b2da      	uxtb	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003842:	e069      	b.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003848:	2b01      	cmp	r3, #1
 800384a:	d10b      	bne.n	8003864 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003850:	b2da      	uxtb	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800385c:	1c5a      	adds	r2, r3, #1
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003862:	e059      	b.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003868:	2b02      	cmp	r3, #2
 800386a:	d152      	bne.n	8003912 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800386c:	7bfb      	ldrb	r3, [r7, #15]
 800386e:	2b22      	cmp	r3, #34	@ 0x22
 8003870:	d10d      	bne.n	800388e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003880:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003886:	1c5a      	adds	r2, r3, #1
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800388c:	e044      	b.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003892:	b29b      	uxth	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d015      	beq.n	80038c4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	2b21      	cmp	r3, #33	@ 0x21
 800389c:	d112      	bne.n	80038c4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a2:	781a      	ldrb	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80038c2:	e029      	b.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d124      	bne.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
 80038d0:	2b21      	cmp	r3, #33	@ 0x21
 80038d2:	d121      	bne.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80038e2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038f2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f7ff fe36 	bl	800357c <HAL_I2C_MemTxCpltCallback>
}
 8003910:	e002      	b.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7ff f96c 	bl	8002bf0 <I2C_Flush_DR>
}
 8003918:	bf00      	nop
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b22      	cmp	r3, #34	@ 0x22
 8003932:	f040 80b9 	bne.w	8003aa8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003940:	b29b      	uxth	r3, r3
 8003942:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	2b03      	cmp	r3, #3
 8003948:	d921      	bls.n	800398e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	691a      	ldr	r2, [r3, #16]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003954:	b2d2      	uxtb	r2, r2
 8003956:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395c:	1c5a      	adds	r2, r3, #1
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	3b01      	subs	r3, #1
 800396a:	b29a      	uxth	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b03      	cmp	r3, #3
 8003978:	f040 8096 	bne.w	8003aa8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685a      	ldr	r2, [r3, #4]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800398a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800398c:	e08c      	b.n	8003aa8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003992:	2b02      	cmp	r3, #2
 8003994:	d07f      	beq.n	8003a96 <I2C_MasterReceive_RXNE+0x176>
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d002      	beq.n	80039a2 <I2C_MasterReceive_RXNE+0x82>
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d179      	bne.n	8003a96 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f001 f95c 	bl	8004c60 <I2C_WaitOnSTOPRequestThroughIT>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d14c      	bne.n	8003a48 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039bc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039cc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	691a      	ldr	r2, [r3, #16]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	b2d2      	uxtb	r2, r2
 80039da:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	1c5a      	adds	r2, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b40      	cmp	r3, #64	@ 0x40
 8003a06:	d10a      	bne.n	8003a1e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7ff fdba 	bl	8003590 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a1c:	e044      	b.n	8003aa8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b08      	cmp	r3, #8
 8003a2a:	d002      	beq.n	8003a32 <I2C_MasterReceive_RXNE+0x112>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2b20      	cmp	r3, #32
 8003a30:	d103      	bne.n	8003a3a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a38:	e002      	b.n	8003a40 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2212      	movs	r2, #18
 8003a3e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f7ff fd65 	bl	8003510 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a46:	e02f      	b.n	8003aa8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a56:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	691a      	ldr	r2, [r3, #16]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	3b01      	subs	r3, #1
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2220      	movs	r2, #32
 8003a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f7ff fd88 	bl	80035a4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a94:	e008      	b.n	8003aa8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aa4:	605a      	str	r2, [r3, #4]
}
 8003aa6:	e7ff      	b.n	8003aa8 <I2C_MasterReceive_RXNE+0x188>
 8003aa8:	bf00      	nop
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d11b      	bne.n	8003b00 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ad6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	691a      	ldr	r2, [r3, #16]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae2:	b2d2      	uxtb	r2, r2
 8003ae4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aea:	1c5a      	adds	r2, r3, #1
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29a      	uxth	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003afe:	e0c8      	b.n	8003c92 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	2b03      	cmp	r3, #3
 8003b08:	d129      	bne.n	8003b5e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b18:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d00a      	beq.n	8003b36 <I2C_MasterReceive_BTF+0x86>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d007      	beq.n	8003b36 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b34:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003b5c:	e099      	b.n	8003c92 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	f040 8081 	bne.w	8003c6c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d002      	beq.n	8003b76 <I2C_MasterReceive_BTF+0xc6>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2b10      	cmp	r3, #16
 8003b74:	d108      	bne.n	8003b88 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	e019      	b.n	8003bbc <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d002      	beq.n	8003b94 <I2C_MasterReceive_BTF+0xe4>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d108      	bne.n	8003ba6 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	e00a      	b.n	8003bbc <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2b10      	cmp	r3, #16
 8003baa:	d007      	beq.n	8003bbc <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bba:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	691a      	ldr	r2, [r3, #16]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc6:	b2d2      	uxtb	r2, r2
 8003bc8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	1c5a      	adds	r2, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	691a      	ldr	r2, [r3, #16]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bec:	b2d2      	uxtb	r2, r2
 8003bee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf4:	1c5a      	adds	r2, r3, #1
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003c16:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b40      	cmp	r3, #64	@ 0x40
 8003c2a:	d10a      	bne.n	8003c42 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7ff fca8 	bl	8003590 <HAL_I2C_MemRxCpltCallback>
}
 8003c40:	e027      	b.n	8003c92 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2b08      	cmp	r3, #8
 8003c4e:	d002      	beq.n	8003c56 <I2C_MasterReceive_BTF+0x1a6>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	d103      	bne.n	8003c5e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c5c:	e002      	b.n	8003c64 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2212      	movs	r2, #18
 8003c62:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff fc53 	bl	8003510 <HAL_I2C_MasterRxCpltCallback>
}
 8003c6a:	e012      	b.n	8003c92 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691a      	ldr	r2, [r3, #16]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7e:	1c5a      	adds	r2, r3, #1
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	b29a      	uxth	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003c92:	bf00      	nop
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b40      	cmp	r3, #64	@ 0x40
 8003cac:	d117      	bne.n	8003cde <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d109      	bne.n	8003cca <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cc6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003cc8:	e067      	b.n	8003d9a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	f043 0301 	orr.w	r3, r3, #1
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	611a      	str	r2, [r3, #16]
}
 8003cdc:	e05d      	b.n	8003d9a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ce6:	d133      	bne.n	8003d50 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b21      	cmp	r3, #33	@ 0x21
 8003cf2:	d109      	bne.n	8003d08 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d04:	611a      	str	r2, [r3, #16]
 8003d06:	e008      	b.n	8003d1a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d004      	beq.n	8003d2c <I2C_Master_SB+0x92>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d108      	bne.n	8003d3e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d032      	beq.n	8003d9a <I2C_Master_SB+0x100>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d02d      	beq.n	8003d9a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d4c:	605a      	str	r2, [r3, #4]
}
 8003d4e:	e024      	b.n	8003d9a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10e      	bne.n	8003d76 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	11db      	asrs	r3, r3, #7
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	f003 0306 	and.w	r3, r3, #6
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	f063 030f 	orn	r3, r3, #15
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	611a      	str	r2, [r3, #16]
}
 8003d74:	e011      	b.n	8003d9a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d10d      	bne.n	8003d9a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	11db      	asrs	r3, r3, #7
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f003 0306 	and.w	r3, r3, #6
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f063 030e 	orn	r3, r3, #14
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	611a      	str	r2, [r3, #16]
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d004      	beq.n	8003dcc <I2C_Master_ADD10+0x26>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d108      	bne.n	8003dde <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00c      	beq.n	8003dee <I2C_Master_ADD10+0x48>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d007      	beq.n	8003dee <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003dec:	605a      	str	r2, [r3, #4]
  }
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b091      	sub	sp, #68	@ 0x44
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e08:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e10:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e16:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b22      	cmp	r3, #34	@ 0x22
 8003e22:	f040 8169 	bne.w	80040f8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10f      	bne.n	8003e4e <I2C_Master_ADDR+0x54>
 8003e2e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003e32:	2b40      	cmp	r3, #64	@ 0x40
 8003e34:	d10b      	bne.n	8003e4e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e36:	2300      	movs	r3, #0
 8003e38:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4c:	e160      	b.n	8004110 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d11d      	bne.n	8003e92 <I2C_Master_ADDR+0x98>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003e5e:	d118      	bne.n	8003e92 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e60:	2300      	movs	r3, #0
 8003e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e84:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e8a:	1c5a      	adds	r2, r3, #1
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	651a      	str	r2, [r3, #80]	@ 0x50
 8003e90:	e13e      	b.n	8004110 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d113      	bne.n	8003ec4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	e115      	b.n	80040f0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	f040 808a 	bne.w	8003fe4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ed6:	d137      	bne.n	8003f48 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ee6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ef2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ef6:	d113      	bne.n	8003f20 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f06:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f08:	2300      	movs	r3, #0
 8003f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1e:	e0e7      	b.n	80040f0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f20:	2300      	movs	r3, #0
 8003f22:	623b      	str	r3, [r7, #32]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	623b      	str	r3, [r7, #32]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	623b      	str	r3, [r7, #32]
 8003f34:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	e0d3      	b.n	80040f0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4a:	2b08      	cmp	r3, #8
 8003f4c:	d02e      	beq.n	8003fac <I2C_Master_ADDR+0x1b2>
 8003f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f50:	2b20      	cmp	r3, #32
 8003f52:	d02b      	beq.n	8003fac <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f56:	2b12      	cmp	r3, #18
 8003f58:	d102      	bne.n	8003f60 <I2C_Master_ADDR+0x166>
 8003f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d125      	bne.n	8003fac <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d00e      	beq.n	8003f84 <I2C_Master_ADDR+0x18a>
 8003f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d00b      	beq.n	8003f84 <I2C_Master_ADDR+0x18a>
 8003f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f6e:	2b10      	cmp	r3, #16
 8003f70:	d008      	beq.n	8003f84 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	e007      	b.n	8003f94 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f92:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f94:	2300      	movs	r3, #0
 8003f96:	61fb      	str	r3, [r7, #28]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	61fb      	str	r3, [r7, #28]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	61fb      	str	r3, [r7, #28]
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	e0a1      	b.n	80040f0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fba:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61bb      	str	r3, [r7, #24]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	61bb      	str	r3, [r7, #24]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	61bb      	str	r3, [r7, #24]
 8003fd0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe0:	601a      	str	r2, [r3, #0]
 8003fe2:	e085      	b.n	80040f0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d14d      	bne.n	800408a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d016      	beq.n	8004022 <I2C_Master_ADDR+0x228>
 8003ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d013      	beq.n	8004022 <I2C_Master_ADDR+0x228>
 8003ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ffc:	2b10      	cmp	r3, #16
 8003ffe:	d010      	beq.n	8004022 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800400e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e007      	b.n	8004032 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004030:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800403c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004040:	d117      	bne.n	8004072 <I2C_Master_ADDR+0x278>
 8004042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004044:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004048:	d00b      	beq.n	8004062 <I2C_Master_ADDR+0x268>
 800404a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404c:	2b01      	cmp	r3, #1
 800404e:	d008      	beq.n	8004062 <I2C_Master_ADDR+0x268>
 8004050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004052:	2b08      	cmp	r3, #8
 8004054:	d005      	beq.n	8004062 <I2C_Master_ADDR+0x268>
 8004056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004058:	2b10      	cmp	r3, #16
 800405a:	d002      	beq.n	8004062 <I2C_Master_ADDR+0x268>
 800405c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800405e:	2b20      	cmp	r3, #32
 8004060:	d107      	bne.n	8004072 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004070:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	617b      	str	r3, [r7, #20]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	e032      	b.n	80040f0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004098:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040a8:	d117      	bne.n	80040da <I2C_Master_ADDR+0x2e0>
 80040aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040b0:	d00b      	beq.n	80040ca <I2C_Master_ADDR+0x2d0>
 80040b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d008      	beq.n	80040ca <I2C_Master_ADDR+0x2d0>
 80040b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ba:	2b08      	cmp	r3, #8
 80040bc:	d005      	beq.n	80040ca <I2C_Master_ADDR+0x2d0>
 80040be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040c0:	2b10      	cmp	r3, #16
 80040c2:	d002      	beq.n	80040ca <I2C_Master_ADDR+0x2d0>
 80040c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040c6:	2b20      	cmp	r3, #32
 80040c8:	d107      	bne.n	80040da <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80040d8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040da:	2300      	movs	r3, #0
 80040dc:	613b      	str	r3, [r7, #16]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	613b      	str	r3, [r7, #16]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	613b      	str	r3, [r7, #16]
 80040ee:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80040f6:	e00b      	b.n	8004110 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f8:	2300      	movs	r3, #0
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	60fb      	str	r3, [r7, #12]
 800410c:	68fb      	ldr	r3, [r7, #12]
}
 800410e:	e7ff      	b.n	8004110 <I2C_Master_ADDR+0x316>
 8004110:	bf00      	nop
 8004112:	3744      	adds	r7, #68	@ 0x44
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800412a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d02b      	beq.n	800418e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413a:	781a      	ldrb	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004146:	1c5a      	adds	r2, r3, #1
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b01      	subs	r3, #1
 8004154:	b29a      	uxth	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d114      	bne.n	800418e <I2C_SlaveTransmit_TXE+0x72>
 8004164:	7bfb      	ldrb	r3, [r7, #15]
 8004166:	2b29      	cmp	r3, #41	@ 0x29
 8004168:	d111      	bne.n	800418e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004178:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2221      	movs	r2, #33	@ 0x21
 800417e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2228      	movs	r2, #40	@ 0x28
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7ff f9cb 	bl	8003524 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800418e:	bf00      	nop
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004196:	b480      	push	{r7}
 8004198:	b083      	sub	sp, #12
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d011      	beq.n	80041cc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ac:	781a      	ldrb	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041e6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d02c      	beq.n	800424c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	691a      	ldr	r2, [r3, #16]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fc:	b2d2      	uxtb	r2, r2
 80041fe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d114      	bne.n	800424c <I2C_SlaveReceive_RXNE+0x74>
 8004222:	7bfb      	ldrb	r3, [r7, #15]
 8004224:	2b2a      	cmp	r3, #42	@ 0x2a
 8004226:	d111      	bne.n	800424c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004236:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2222      	movs	r2, #34	@ 0x22
 800423c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2228      	movs	r2, #40	@ 0x28
 8004242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7ff f976 	bl	8003538 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800424c:	bf00      	nop
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004260:	b29b      	uxth	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d012      	beq.n	800428c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	691a      	ldr	r2, [r3, #16]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	b2d2      	uxtb	r2, r2
 8004272:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80042a2:	2300      	movs	r3, #0
 80042a4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80042b2:	2b28      	cmp	r3, #40	@ 0x28
 80042b4:	d127      	bne.n	8004306 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042c4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	089b      	lsrs	r3, r3, #2
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80042d2:	2301      	movs	r3, #1
 80042d4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	09db      	lsrs	r3, r3, #7
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	81bb      	strh	r3, [r7, #12]
 80042e8:	e002      	b.n	80042f0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80042f8:	89ba      	ldrh	r2, [r7, #12]
 80042fa:	7bfb      	ldrb	r3, [r7, #15]
 80042fc:	4619      	mov	r1, r3
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7ff f924 	bl	800354c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004304:	e00e      	b.n	8004324 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004306:	2300      	movs	r3, #0
 8004308:	60bb      	str	r3, [r7, #8]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	695b      	ldr	r3, [r3, #20]
 8004310:	60bb      	str	r3, [r7, #8]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	60bb      	str	r3, [r7, #8]
 800431a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004324:	bf00      	nop
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800433a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800434a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800434c:	2300      	movs	r3, #0
 800434e:	60bb      	str	r3, [r7, #8]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	60bb      	str	r3, [r7, #8]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0201 	orr.w	r2, r2, #1
 8004366:	601a      	str	r2, [r3, #0]
 8004368:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004378:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004384:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004388:	d172      	bne.n	8004470 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800438a:	7bfb      	ldrb	r3, [r7, #15]
 800438c:	2b22      	cmp	r3, #34	@ 0x22
 800438e:	d002      	beq.n	8004396 <I2C_Slave_STOPF+0x6a>
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	2b2a      	cmp	r3, #42	@ 0x2a
 8004394:	d135      	bne.n	8004402 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d005      	beq.n	80043ba <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b2:	f043 0204 	orr.w	r2, r3, #4
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043c8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7fe f832 	bl	8002438 <HAL_DMA_GetState>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d049      	beq.n	800446e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043de:	4a69      	ldr	r2, [pc, #420]	@ (8004584 <I2C_Slave_STOPF+0x258>)
 80043e0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fd fe7a 	bl	80020e0 <HAL_DMA_Abort_IT>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d03d      	beq.n	800446e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80043fc:	4610      	mov	r0, r2
 80043fe:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004400:	e035      	b.n	800446e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	b29a      	uxth	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d005      	beq.n	8004426 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441e:	f043 0204 	orr.w	r2, r3, #4
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004434:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800443a:	4618      	mov	r0, r3
 800443c:	f7fd fffc 	bl	8002438 <HAL_DMA_GetState>
 8004440:	4603      	mov	r3, r0
 8004442:	2b01      	cmp	r3, #1
 8004444:	d014      	beq.n	8004470 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444a:	4a4e      	ldr	r2, [pc, #312]	@ (8004584 <I2C_Slave_STOPF+0x258>)
 800444c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004452:	4618      	mov	r0, r3
 8004454:	f7fd fe44 	bl	80020e0 <HAL_DMA_Abort_IT>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d008      	beq.n	8004470 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004468:	4610      	mov	r0, r2
 800446a:	4798      	blx	r3
 800446c:	e000      	b.n	8004470 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800446e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004474:	b29b      	uxth	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d03e      	beq.n	80044f8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b04      	cmp	r3, #4
 8004486:	d112      	bne.n	80044ae <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	691a      	ldr	r2, [r3, #16]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004492:	b2d2      	uxtb	r2, r2
 8004494:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b8:	2b40      	cmp	r3, #64	@ 0x40
 80044ba:	d112      	bne.n	80044e2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	691a      	ldr	r2, [r3, #16]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ce:	1c5a      	adds	r2, r3, #1
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d8:	b29b      	uxth	r3, r3
 80044da:	3b01      	subs	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d005      	beq.n	80044f8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f0:	f043 0204 	orr.w	r2, r3, #4
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 f8b7 	bl	8004674 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004506:	e039      	b.n	800457c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004508:	7bfb      	ldrb	r3, [r7, #15]
 800450a:	2b2a      	cmp	r3, #42	@ 0x2a
 800450c:	d109      	bne.n	8004522 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2228      	movs	r2, #40	@ 0x28
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7ff f80b 	bl	8003538 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b28      	cmp	r3, #40	@ 0x28
 800452c:	d111      	bne.n	8004552 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a15      	ldr	r2, [pc, #84]	@ (8004588 <I2C_Slave_STOPF+0x25c>)
 8004532:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2220      	movs	r2, #32
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7ff f80c 	bl	8003568 <HAL_I2C_ListenCpltCallback>
}
 8004550:	e014      	b.n	800457c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004556:	2b22      	cmp	r3, #34	@ 0x22
 8004558:	d002      	beq.n	8004560 <I2C_Slave_STOPF+0x234>
 800455a:	7bfb      	ldrb	r3, [r7, #15]
 800455c:	2b22      	cmp	r3, #34	@ 0x22
 800455e:	d10d      	bne.n	800457c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2220      	movs	r2, #32
 800456a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7fe ffde 	bl	8003538 <HAL_I2C_SlaveRxCpltCallback>
}
 800457c:	bf00      	nop
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	08004b11 	.word	0x08004b11
 8004588:	ffff0000 	.word	0xffff0000

0800458c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800459a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d002      	beq.n	80045ae <I2C_Slave_AF+0x22>
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b20      	cmp	r3, #32
 80045ac:	d129      	bne.n	8004602 <I2C_Slave_AF+0x76>
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	2b28      	cmp	r3, #40	@ 0x28
 80045b2:	d126      	bne.n	8004602 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a2e      	ldr	r2, [pc, #184]	@ (8004670 <I2C_Slave_AF+0xe4>)
 80045b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045c8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045d2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045e2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7fe ffb4 	bl	8003568 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004600:	e031      	b.n	8004666 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004602:	7bfb      	ldrb	r3, [r7, #15]
 8004604:	2b21      	cmp	r3, #33	@ 0x21
 8004606:	d129      	bne.n	800465c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a19      	ldr	r2, [pc, #100]	@ (8004670 <I2C_Slave_AF+0xe4>)
 800460c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2221      	movs	r2, #33	@ 0x21
 8004612:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2220      	movs	r2, #32
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004632:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800463c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800464c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7fe face 	bl	8002bf0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7fe ff65 	bl	8003524 <HAL_I2C_SlaveTxCpltCallback>
}
 800465a:	e004      	b.n	8004666 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004664:	615a      	str	r2, [r3, #20]
}
 8004666:	bf00      	nop
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	ffff0000 	.word	0xffff0000

08004674 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004682:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800468a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800468c:	7bbb      	ldrb	r3, [r7, #14]
 800468e:	2b10      	cmp	r3, #16
 8004690:	d002      	beq.n	8004698 <I2C_ITError+0x24>
 8004692:	7bbb      	ldrb	r3, [r7, #14]
 8004694:	2b40      	cmp	r3, #64	@ 0x40
 8004696:	d10a      	bne.n	80046ae <I2C_ITError+0x3a>
 8004698:	7bfb      	ldrb	r3, [r7, #15]
 800469a:	2b22      	cmp	r3, #34	@ 0x22
 800469c:	d107      	bne.n	80046ae <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046ac:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046ae:	7bfb      	ldrb	r3, [r7, #15]
 80046b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046b4:	2b28      	cmp	r3, #40	@ 0x28
 80046b6:	d107      	bne.n	80046c8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2228      	movs	r2, #40	@ 0x28
 80046c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80046c6:	e015      	b.n	80046f4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046d6:	d00a      	beq.n	80046ee <I2C_ITError+0x7a>
 80046d8:	7bfb      	ldrb	r3, [r7, #15]
 80046da:	2b60      	cmp	r3, #96	@ 0x60
 80046dc:	d007      	beq.n	80046ee <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004702:	d162      	bne.n	80047ca <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685a      	ldr	r2, [r3, #4]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004712:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004718:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d020      	beq.n	8004764 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004726:	4a6a      	ldr	r2, [pc, #424]	@ (80048d0 <I2C_ITError+0x25c>)
 8004728:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800472e:	4618      	mov	r0, r3
 8004730:	f7fd fcd6 	bl	80020e0 <HAL_DMA_Abort_IT>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	f000 8089 	beq.w	800484e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0201 	bic.w	r2, r2, #1
 800474a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800475e:	4610      	mov	r0, r2
 8004760:	4798      	blx	r3
 8004762:	e074      	b.n	800484e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004768:	4a59      	ldr	r2, [pc, #356]	@ (80048d0 <I2C_ITError+0x25c>)
 800476a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004770:	4618      	mov	r0, r3
 8004772:	f7fd fcb5 	bl	80020e0 <HAL_DMA_Abort_IT>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d068      	beq.n	800484e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004786:	2b40      	cmp	r3, #64	@ 0x40
 8004788:	d10b      	bne.n	80047a2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	691a      	ldr	r2, [r3, #16]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004794:	b2d2      	uxtb	r2, r2
 8004796:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 0201 	bic.w	r2, r2, #1
 80047b0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047c4:	4610      	mov	r0, r2
 80047c6:	4798      	blx	r3
 80047c8:	e041      	b.n	800484e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b60      	cmp	r3, #96	@ 0x60
 80047d4:	d125      	bne.n	8004822 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ee:	2b40      	cmp	r3, #64	@ 0x40
 80047f0:	d10b      	bne.n	800480a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	691a      	ldr	r2, [r3, #16]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fc:	b2d2      	uxtb	r2, r2
 80047fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004804:	1c5a      	adds	r2, r3, #1
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0201 	bic.w	r2, r2, #1
 8004818:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f7fe fecc 	bl	80035b8 <HAL_I2C_AbortCpltCallback>
 8004820:	e015      	b.n	800484e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800482c:	2b40      	cmp	r3, #64	@ 0x40
 800482e:	d10b      	bne.n	8004848 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	691a      	ldr	r2, [r3, #16]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7fe feab 	bl	80035a4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d10e      	bne.n	800487c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004864:	2b00      	cmp	r3, #0
 8004866:	d109      	bne.n	800487c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800486e:	2b00      	cmp	r3, #0
 8004870:	d104      	bne.n	800487c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004878:	2b00      	cmp	r3, #0
 800487a:	d007      	beq.n	800488c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800488a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004892:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b04      	cmp	r3, #4
 800489e:	d113      	bne.n	80048c8 <I2C_ITError+0x254>
 80048a0:	7bfb      	ldrb	r3, [r7, #15]
 80048a2:	2b28      	cmp	r3, #40	@ 0x28
 80048a4:	d110      	bne.n	80048c8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a0a      	ldr	r2, [pc, #40]	@ (80048d4 <I2C_ITError+0x260>)
 80048aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fe fe50 	bl	8003568 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048c8:	bf00      	nop
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	08004b11 	.word	0x08004b11
 80048d4:	ffff0000 	.word	0xffff0000

080048d8 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ec:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048f4:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800490a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004910:	2b00      	cmp	r3, #0
 8004912:	d003      	beq.n	800491c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004918:	2200      	movs	r2, #0
 800491a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004928:	2200      	movs	r2, #0
 800492a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800492c:	7cfb      	ldrb	r3, [r7, #19]
 800492e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004932:	2b21      	cmp	r3, #33	@ 0x21
 8004934:	d007      	beq.n	8004946 <I2C_DMAXferCplt+0x6e>
 8004936:	7cfb      	ldrb	r3, [r7, #19]
 8004938:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800493c:	2b22      	cmp	r3, #34	@ 0x22
 800493e:	d131      	bne.n	80049a4 <I2C_DMAXferCplt+0xcc>
 8004940:	7cbb      	ldrb	r3, [r7, #18]
 8004942:	2b20      	cmp	r3, #32
 8004944:	d12e      	bne.n	80049a4 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685a      	ldr	r2, [r3, #4]
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004954:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	2200      	movs	r2, #0
 800495a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800495c:	7cfb      	ldrb	r3, [r7, #19]
 800495e:	2b29      	cmp	r3, #41	@ 0x29
 8004960:	d10a      	bne.n	8004978 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2221      	movs	r2, #33	@ 0x21
 8004966:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	2228      	movs	r2, #40	@ 0x28
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004970:	6978      	ldr	r0, [r7, #20]
 8004972:	f7fe fdd7 	bl	8003524 <HAL_I2C_SlaveTxCpltCallback>
 8004976:	e00c      	b.n	8004992 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004978:	7cfb      	ldrb	r3, [r7, #19]
 800497a:	2b2a      	cmp	r3, #42	@ 0x2a
 800497c:	d109      	bne.n	8004992 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	2222      	movs	r2, #34	@ 0x22
 8004982:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	2228      	movs	r2, #40	@ 0x28
 8004988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800498c:	6978      	ldr	r0, [r7, #20]
 800498e:	f7fe fdd3 	bl	8003538 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80049a0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80049a2:	e074      	b.n	8004a8e <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d06e      	beq.n	8004a8e <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d107      	bne.n	80049ca <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049c8:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685a      	ldr	r2, [r3, #4]
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80049d8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049e0:	d009      	beq.n	80049f6 <I2C_DMAXferCplt+0x11e>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d006      	beq.n	80049f6 <I2C_DMAXferCplt+0x11e>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80049ee:	d002      	beq.n	80049f6 <I2C_DMAXferCplt+0x11e>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b20      	cmp	r3, #32
 80049f4:	d107      	bne.n	8004a06 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a04:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a14:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a24:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004a34:	6978      	ldr	r0, [r7, #20]
 8004a36:	f7fe fdb5 	bl	80035a4 <HAL_I2C_ErrorCallback>
}
 8004a3a:	e028      	b.n	8004a8e <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b40      	cmp	r3, #64	@ 0x40
 8004a4e:	d10a      	bne.n	8004a66 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004a5e:	6978      	ldr	r0, [r7, #20]
 8004a60:	f7fe fd96 	bl	8003590 <HAL_I2C_MemRxCpltCallback>
}
 8004a64:	e013      	b.n	8004a8e <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2b08      	cmp	r3, #8
 8004a72:	d002      	beq.n	8004a7a <I2C_DMAXferCplt+0x1a2>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2b20      	cmp	r3, #32
 8004a78:	d103      	bne.n	8004a82 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a80:	e002      	b.n	8004a88 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	2212      	movs	r2, #18
 8004a86:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004a88:	6978      	ldr	r0, [r7, #20]
 8004a8a:	f7fe fd41 	bl	8003510 <HAL_I2C_MasterRxCpltCallback>
}
 8004a8e:	bf00      	nop
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b084      	sub	sp, #16
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa2:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d003      	beq.n	8004ab4 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f7fd fcc5 	bl	8002454 <HAL_DMA_GetError>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d01b      	beq.n	8004b08 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ade:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2220      	movs	r2, #32
 8004aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afa:	f043 0210 	orr.w	r2, r3, #16
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f7fe fd4e 	bl	80035a4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b08:	bf00      	nop
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b20:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b28:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b2a:	4b4b      	ldr	r3, [pc, #300]	@ (8004c58 <I2C_DMAAbort+0x148>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	08db      	lsrs	r3, r3, #3
 8004b30:	4a4a      	ldr	r2, [pc, #296]	@ (8004c5c <I2C_DMAAbort+0x14c>)
 8004b32:	fba2 2303 	umull	r2, r3, r2, r3
 8004b36:	0a1a      	lsrs	r2, r3, #8
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	00da      	lsls	r2, r3, #3
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d106      	bne.n	8004b58 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	f043 0220 	orr.w	r2, r3, #32
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004b56:	e00a      	b.n	8004b6e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b6c:	d0ea      	beq.n	8004b44 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d003      	beq.n	8004b8e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b9c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d003      	beq.n	8004bc4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 0201 	bic.w	r2, r2, #1
 8004bd2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b60      	cmp	r3, #96	@ 0x60
 8004bde:	d10e      	bne.n	8004bfe <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004bf6:	6978      	ldr	r0, [r7, #20]
 8004bf8:	f7fe fcde 	bl	80035b8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004bfc:	e027      	b.n	8004c4e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004bfe:	7cfb      	ldrb	r3, [r7, #19]
 8004c00:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c04:	2b28      	cmp	r3, #40	@ 0x28
 8004c06:	d117      	bne.n	8004c38 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c26:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2228      	movs	r2, #40	@ 0x28
 8004c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004c36:	e007      	b.n	8004c48 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004c48:	6978      	ldr	r0, [r7, #20]
 8004c4a:	f7fe fcab 	bl	80035a4 <HAL_I2C_ErrorCallback>
}
 8004c4e:	bf00      	nop
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000014 	.word	0x20000014
 8004c5c:	14f8b589 	.word	0x14f8b589

08004c60 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c6c:	4b13      	ldr	r3, [pc, #76]	@ (8004cbc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	08db      	lsrs	r3, r3, #3
 8004c72:	4a13      	ldr	r2, [pc, #76]	@ (8004cc0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004c74:	fba2 2303 	umull	r2, r3, r2, r3
 8004c78:	0a1a      	lsrs	r2, r3, #8
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	4413      	add	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d107      	bne.n	8004c9e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	f043 0220 	orr.w	r2, r3, #32
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e008      	b.n	8004cb0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cac:	d0e9      	beq.n	8004c82 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3714      	adds	r7, #20
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr
 8004cbc:	20000014 	.word	0x20000014
 8004cc0:	14f8b589 	.word	0x14f8b589

08004cc4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004cd4:	d103      	bne.n	8004cde <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004cdc:	e007      	b.n	8004cee <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004ce6:	d102      	bne.n	8004cee <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2208      	movs	r2, #8
 8004cec:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
	...

08004cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e267      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d075      	beq.n	8004e06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004d1a:	4b88      	ldr	r3, [pc, #544]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f003 030c 	and.w	r3, r3, #12
 8004d22:	2b04      	cmp	r3, #4
 8004d24:	d00c      	beq.n	8004d40 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d26:	4b85      	ldr	r3, [pc, #532]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004d2e:	2b08      	cmp	r3, #8
 8004d30:	d112      	bne.n	8004d58 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d32:	4b82      	ldr	r3, [pc, #520]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d3e:	d10b      	bne.n	8004d58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d40:	4b7e      	ldr	r3, [pc, #504]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d05b      	beq.n	8004e04 <HAL_RCC_OscConfig+0x108>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d157      	bne.n	8004e04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e242      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d60:	d106      	bne.n	8004d70 <HAL_RCC_OscConfig+0x74>
 8004d62:	4b76      	ldr	r3, [pc, #472]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a75      	ldr	r2, [pc, #468]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	e01d      	b.n	8004dac <HAL_RCC_OscConfig+0xb0>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d78:	d10c      	bne.n	8004d94 <HAL_RCC_OscConfig+0x98>
 8004d7a:	4b70      	ldr	r3, [pc, #448]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a6f      	ldr	r2, [pc, #444]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d84:	6013      	str	r3, [r2, #0]
 8004d86:	4b6d      	ldr	r3, [pc, #436]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a6c      	ldr	r2, [pc, #432]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d90:	6013      	str	r3, [r2, #0]
 8004d92:	e00b      	b.n	8004dac <HAL_RCC_OscConfig+0xb0>
 8004d94:	4b69      	ldr	r3, [pc, #420]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a68      	ldr	r2, [pc, #416]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d9e:	6013      	str	r3, [r2, #0]
 8004da0:	4b66      	ldr	r3, [pc, #408]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a65      	ldr	r2, [pc, #404]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004da6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d013      	beq.n	8004ddc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db4:	f7fc ff00 	bl	8001bb8 <HAL_GetTick>
 8004db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dba:	e008      	b.n	8004dce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dbc:	f7fc fefc 	bl	8001bb8 <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	2b64      	cmp	r3, #100	@ 0x64
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e207      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dce:	4b5b      	ldr	r3, [pc, #364]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0f0      	beq.n	8004dbc <HAL_RCC_OscConfig+0xc0>
 8004dda:	e014      	b.n	8004e06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ddc:	f7fc feec 	bl	8001bb8 <HAL_GetTick>
 8004de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004de2:	e008      	b.n	8004df6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004de4:	f7fc fee8 	bl	8001bb8 <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b64      	cmp	r3, #100	@ 0x64
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e1f3      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004df6:	4b51      	ldr	r3, [pc, #324]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f0      	bne.n	8004de4 <HAL_RCC_OscConfig+0xe8>
 8004e02:	e000      	b.n	8004e06 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d063      	beq.n	8004eda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e12:	4b4a      	ldr	r3, [pc, #296]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 030c 	and.w	r3, r3, #12
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00b      	beq.n	8004e36 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e1e:	4b47      	ldr	r3, [pc, #284]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e26:	2b08      	cmp	r3, #8
 8004e28:	d11c      	bne.n	8004e64 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e2a:	4b44      	ldr	r3, [pc, #272]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d116      	bne.n	8004e64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e36:	4b41      	ldr	r3, [pc, #260]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d005      	beq.n	8004e4e <HAL_RCC_OscConfig+0x152>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d001      	beq.n	8004e4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e1c7      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4937      	ldr	r1, [pc, #220]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e62:	e03a      	b.n	8004eda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d020      	beq.n	8004eae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e6c:	4b34      	ldr	r3, [pc, #208]	@ (8004f40 <HAL_RCC_OscConfig+0x244>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e72:	f7fc fea1 	bl	8001bb8 <HAL_GetTick>
 8004e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e78:	e008      	b.n	8004e8c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e7a:	f7fc fe9d 	bl	8001bb8 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d901      	bls.n	8004e8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e1a8      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e8c:	4b2b      	ldr	r3, [pc, #172]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0f0      	beq.n	8004e7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e98:	4b28      	ldr	r3, [pc, #160]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	4925      	ldr	r1, [pc, #148]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	600b      	str	r3, [r1, #0]
 8004eac:	e015      	b.n	8004eda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eae:	4b24      	ldr	r3, [pc, #144]	@ (8004f40 <HAL_RCC_OscConfig+0x244>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb4:	f7fc fe80 	bl	8001bb8 <HAL_GetTick>
 8004eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eba:	e008      	b.n	8004ece <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ebc:	f7fc fe7c 	bl	8001bb8 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e187      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ece:	4b1b      	ldr	r3, [pc, #108]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1f0      	bne.n	8004ebc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0308 	and.w	r3, r3, #8
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d036      	beq.n	8004f54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d016      	beq.n	8004f1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eee:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <HAL_RCC_OscConfig+0x248>)
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef4:	f7fc fe60 	bl	8001bb8 <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004efc:	f7fc fe5c 	bl	8001bb8 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e167      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f3c <HAL_RCC_OscConfig+0x240>)
 8004f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0f0      	beq.n	8004efc <HAL_RCC_OscConfig+0x200>
 8004f1a:	e01b      	b.n	8004f54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f1c:	4b09      	ldr	r3, [pc, #36]	@ (8004f44 <HAL_RCC_OscConfig+0x248>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f22:	f7fc fe49 	bl	8001bb8 <HAL_GetTick>
 8004f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f28:	e00e      	b.n	8004f48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f2a:	f7fc fe45 	bl	8001bb8 <HAL_GetTick>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d907      	bls.n	8004f48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e150      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	42470000 	.word	0x42470000
 8004f44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f48:	4b88      	ldr	r3, [pc, #544]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004f4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1ea      	bne.n	8004f2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 8097 	beq.w	8005090 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f62:	2300      	movs	r3, #0
 8004f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f66:	4b81      	ldr	r3, [pc, #516]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10f      	bne.n	8004f92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f72:	2300      	movs	r3, #0
 8004f74:	60bb      	str	r3, [r7, #8]
 8004f76:	4b7d      	ldr	r3, [pc, #500]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7a:	4a7c      	ldr	r2, [pc, #496]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f82:	4b7a      	ldr	r3, [pc, #488]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f8a:	60bb      	str	r3, [r7, #8]
 8004f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f92:	4b77      	ldr	r3, [pc, #476]	@ (8005170 <HAL_RCC_OscConfig+0x474>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d118      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f9e:	4b74      	ldr	r3, [pc, #464]	@ (8005170 <HAL_RCC_OscConfig+0x474>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a73      	ldr	r2, [pc, #460]	@ (8005170 <HAL_RCC_OscConfig+0x474>)
 8004fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004faa:	f7fc fe05 	bl	8001bb8 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fb2:	f7fc fe01 	bl	8001bb8 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e10c      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8005170 <HAL_RCC_OscConfig+0x474>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d0f0      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d106      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x2ea>
 8004fd8:	4b64      	ldr	r3, [pc, #400]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fdc:	4a63      	ldr	r2, [pc, #396]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004fde:	f043 0301 	orr.w	r3, r3, #1
 8004fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fe4:	e01c      	b.n	8005020 <HAL_RCC_OscConfig+0x324>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	2b05      	cmp	r3, #5
 8004fec:	d10c      	bne.n	8005008 <HAL_RCC_OscConfig+0x30c>
 8004fee:	4b5f      	ldr	r3, [pc, #380]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff2:	4a5e      	ldr	r2, [pc, #376]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004ff4:	f043 0304 	orr.w	r3, r3, #4
 8004ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffe:	4a5b      	ldr	r2, [pc, #364]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005000:	f043 0301 	orr.w	r3, r3, #1
 8005004:	6713      	str	r3, [r2, #112]	@ 0x70
 8005006:	e00b      	b.n	8005020 <HAL_RCC_OscConfig+0x324>
 8005008:	4b58      	ldr	r3, [pc, #352]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 800500a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500c:	4a57      	ldr	r2, [pc, #348]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 800500e:	f023 0301 	bic.w	r3, r3, #1
 8005012:	6713      	str	r3, [r2, #112]	@ 0x70
 8005014:	4b55      	ldr	r3, [pc, #340]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005018:	4a54      	ldr	r2, [pc, #336]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 800501a:	f023 0304 	bic.w	r3, r3, #4
 800501e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d015      	beq.n	8005054 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005028:	f7fc fdc6 	bl	8001bb8 <HAL_GetTick>
 800502c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800502e:	e00a      	b.n	8005046 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005030:	f7fc fdc2 	bl	8001bb8 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800503e:	4293      	cmp	r3, r2
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e0cb      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005046:	4b49      	ldr	r3, [pc, #292]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0ee      	beq.n	8005030 <HAL_RCC_OscConfig+0x334>
 8005052:	e014      	b.n	800507e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005054:	f7fc fdb0 	bl	8001bb8 <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800505a:	e00a      	b.n	8005072 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800505c:	f7fc fdac 	bl	8001bb8 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800506a:	4293      	cmp	r3, r2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e0b5      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005072:	4b3e      	ldr	r3, [pc, #248]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1ee      	bne.n	800505c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800507e:	7dfb      	ldrb	r3, [r7, #23]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d105      	bne.n	8005090 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005084:	4b39      	ldr	r3, [pc, #228]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005088:	4a38      	ldr	r2, [pc, #224]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 800508a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800508e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 80a1 	beq.w	80051dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800509a:	4b34      	ldr	r3, [pc, #208]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
 80050a2:	2b08      	cmp	r3, #8
 80050a4:	d05c      	beq.n	8005160 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d141      	bne.n	8005132 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ae:	4b31      	ldr	r3, [pc, #196]	@ (8005174 <HAL_RCC_OscConfig+0x478>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b4:	f7fc fd80 	bl	8001bb8 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ba:	e008      	b.n	80050ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050bc:	f7fc fd7c 	bl	8001bb8 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e087      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ce:	4b27      	ldr	r3, [pc, #156]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f0      	bne.n	80050bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	69da      	ldr	r2, [r3, #28]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	019b      	lsls	r3, r3, #6
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050f0:	085b      	lsrs	r3, r3, #1
 80050f2:	3b01      	subs	r3, #1
 80050f4:	041b      	lsls	r3, r3, #16
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fc:	061b      	lsls	r3, r3, #24
 80050fe:	491b      	ldr	r1, [pc, #108]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005100:	4313      	orrs	r3, r2
 8005102:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005104:	4b1b      	ldr	r3, [pc, #108]	@ (8005174 <HAL_RCC_OscConfig+0x478>)
 8005106:	2201      	movs	r2, #1
 8005108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510a:	f7fc fd55 	bl	8001bb8 <HAL_GetTick>
 800510e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005110:	e008      	b.n	8005124 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005112:	f7fc fd51 	bl	8001bb8 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d901      	bls.n	8005124 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e05c      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005124:	4b11      	ldr	r3, [pc, #68]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0f0      	beq.n	8005112 <HAL_RCC_OscConfig+0x416>
 8005130:	e054      	b.n	80051dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005132:	4b10      	ldr	r3, [pc, #64]	@ (8005174 <HAL_RCC_OscConfig+0x478>)
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005138:	f7fc fd3e 	bl	8001bb8 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513e:	e008      	b.n	8005152 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005140:	f7fc fd3a 	bl	8001bb8 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b02      	cmp	r3, #2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e045      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005152:	4b06      	ldr	r3, [pc, #24]	@ (800516c <HAL_RCC_OscConfig+0x470>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1f0      	bne.n	8005140 <HAL_RCC_OscConfig+0x444>
 800515e:	e03d      	b.n	80051dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d107      	bne.n	8005178 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e038      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
 800516c:	40023800 	.word	0x40023800
 8005170:	40007000 	.word	0x40007000
 8005174:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005178:	4b1b      	ldr	r3, [pc, #108]	@ (80051e8 <HAL_RCC_OscConfig+0x4ec>)
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d028      	beq.n	80051d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005190:	429a      	cmp	r2, r3
 8005192:	d121      	bne.n	80051d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800519e:	429a      	cmp	r2, r3
 80051a0:	d11a      	bne.n	80051d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051a8:	4013      	ands	r3, r2
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d111      	bne.n	80051d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051be:	085b      	lsrs	r3, r3, #1
 80051c0:	3b01      	subs	r3, #1
 80051c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d107      	bne.n	80051d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d001      	beq.n	80051dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e000      	b.n	80051de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3718      	adds	r7, #24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	40023800 	.word	0x40023800

080051ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e0cc      	b.n	800539a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005200:	4b68      	ldr	r3, [pc, #416]	@ (80053a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0307 	and.w	r3, r3, #7
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	429a      	cmp	r2, r3
 800520c:	d90c      	bls.n	8005228 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800520e:	4b65      	ldr	r3, [pc, #404]	@ (80053a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005210:	683a      	ldr	r2, [r7, #0]
 8005212:	b2d2      	uxtb	r2, r2
 8005214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005216:	4b63      	ldr	r3, [pc, #396]	@ (80053a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0307 	and.w	r3, r3, #7
 800521e:	683a      	ldr	r2, [r7, #0]
 8005220:	429a      	cmp	r2, r3
 8005222:	d001      	beq.n	8005228 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e0b8      	b.n	800539a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d020      	beq.n	8005276 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0304 	and.w	r3, r3, #4
 800523c:	2b00      	cmp	r3, #0
 800523e:	d005      	beq.n	800524c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005240:	4b59      	ldr	r3, [pc, #356]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	4a58      	ldr	r2, [pc, #352]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005246:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800524a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0308 	and.w	r3, r3, #8
 8005254:	2b00      	cmp	r3, #0
 8005256:	d005      	beq.n	8005264 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005258:	4b53      	ldr	r3, [pc, #332]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	4a52      	ldr	r2, [pc, #328]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 800525e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005262:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005264:	4b50      	ldr	r3, [pc, #320]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	494d      	ldr	r1, [pc, #308]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005272:	4313      	orrs	r3, r2
 8005274:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d044      	beq.n	800530c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d107      	bne.n	800529a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800528a:	4b47      	ldr	r3, [pc, #284]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d119      	bne.n	80052ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e07f      	b.n	800539a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d003      	beq.n	80052aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80052a6:	2b03      	cmp	r3, #3
 80052a8:	d107      	bne.n	80052ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052aa:	4b3f      	ldr	r3, [pc, #252]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d109      	bne.n	80052ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e06f      	b.n	800539a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ba:	4b3b      	ldr	r3, [pc, #236]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e067      	b.n	800539a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052ca:	4b37      	ldr	r3, [pc, #220]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f023 0203 	bic.w	r2, r3, #3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	4934      	ldr	r1, [pc, #208]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052dc:	f7fc fc6c 	bl	8001bb8 <HAL_GetTick>
 80052e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052e2:	e00a      	b.n	80052fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052e4:	f7fc fc68 	bl	8001bb8 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e04f      	b.n	800539a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052fa:	4b2b      	ldr	r3, [pc, #172]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f003 020c 	and.w	r2, r3, #12
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	429a      	cmp	r2, r3
 800530a:	d1eb      	bne.n	80052e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800530c:	4b25      	ldr	r3, [pc, #148]	@ (80053a4 <HAL_RCC_ClockConfig+0x1b8>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0307 	and.w	r3, r3, #7
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	429a      	cmp	r2, r3
 8005318:	d20c      	bcs.n	8005334 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800531a:	4b22      	ldr	r3, [pc, #136]	@ (80053a4 <HAL_RCC_ClockConfig+0x1b8>)
 800531c:	683a      	ldr	r2, [r7, #0]
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005322:	4b20      	ldr	r3, [pc, #128]	@ (80053a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0307 	and.w	r3, r3, #7
 800532a:	683a      	ldr	r2, [r7, #0]
 800532c:	429a      	cmp	r2, r3
 800532e:	d001      	beq.n	8005334 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	e032      	b.n	800539a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b00      	cmp	r3, #0
 800533e:	d008      	beq.n	8005352 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005340:	4b19      	ldr	r3, [pc, #100]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	4916      	ldr	r1, [pc, #88]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 800534e:	4313      	orrs	r3, r2
 8005350:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0308 	and.w	r3, r3, #8
 800535a:	2b00      	cmp	r3, #0
 800535c:	d009      	beq.n	8005372 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800535e:	4b12      	ldr	r3, [pc, #72]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	00db      	lsls	r3, r3, #3
 800536c:	490e      	ldr	r1, [pc, #56]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 800536e:	4313      	orrs	r3, r2
 8005370:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005372:	f000 f821 	bl	80053b8 <HAL_RCC_GetSysClockFreq>
 8005376:	4602      	mov	r2, r0
 8005378:	4b0b      	ldr	r3, [pc, #44]	@ (80053a8 <HAL_RCC_ClockConfig+0x1bc>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	091b      	lsrs	r3, r3, #4
 800537e:	f003 030f 	and.w	r3, r3, #15
 8005382:	490a      	ldr	r1, [pc, #40]	@ (80053ac <HAL_RCC_ClockConfig+0x1c0>)
 8005384:	5ccb      	ldrb	r3, [r1, r3]
 8005386:	fa22 f303 	lsr.w	r3, r2, r3
 800538a:	4a09      	ldr	r2, [pc, #36]	@ (80053b0 <HAL_RCC_ClockConfig+0x1c4>)
 800538c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800538e:	4b09      	ldr	r3, [pc, #36]	@ (80053b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4618      	mov	r0, r3
 8005394:	f7fc fbcc 	bl	8001b30 <HAL_InitTick>

  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	40023c00 	.word	0x40023c00
 80053a8:	40023800 	.word	0x40023800
 80053ac:	0800b6cc 	.word	0x0800b6cc
 80053b0:	20000014 	.word	0x20000014
 80053b4:	20000018 	.word	0x20000018

080053b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053bc:	b094      	sub	sp, #80	@ 0x50
 80053be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80053c0:	2300      	movs	r3, #0
 80053c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80053c4:	2300      	movs	r3, #0
 80053c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053d0:	4b79      	ldr	r3, [pc, #484]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 030c 	and.w	r3, r3, #12
 80053d8:	2b08      	cmp	r3, #8
 80053da:	d00d      	beq.n	80053f8 <HAL_RCC_GetSysClockFreq+0x40>
 80053dc:	2b08      	cmp	r3, #8
 80053de:	f200 80e1 	bhi.w	80055a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d002      	beq.n	80053ec <HAL_RCC_GetSysClockFreq+0x34>
 80053e6:	2b04      	cmp	r3, #4
 80053e8:	d003      	beq.n	80053f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80053ea:	e0db      	b.n	80055a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053ec:	4b73      	ldr	r3, [pc, #460]	@ (80055bc <HAL_RCC_GetSysClockFreq+0x204>)
 80053ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053f0:	e0db      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053f2:	4b73      	ldr	r3, [pc, #460]	@ (80055c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80053f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053f6:	e0d8      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053f8:	4b6f      	ldr	r3, [pc, #444]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005400:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005402:	4b6d      	ldr	r3, [pc, #436]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d063      	beq.n	80054d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800540e:	4b6a      	ldr	r3, [pc, #424]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	099b      	lsrs	r3, r3, #6
 8005414:	2200      	movs	r2, #0
 8005416:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005418:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800541a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005420:	633b      	str	r3, [r7, #48]	@ 0x30
 8005422:	2300      	movs	r3, #0
 8005424:	637b      	str	r3, [r7, #52]	@ 0x34
 8005426:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800542a:	4622      	mov	r2, r4
 800542c:	462b      	mov	r3, r5
 800542e:	f04f 0000 	mov.w	r0, #0
 8005432:	f04f 0100 	mov.w	r1, #0
 8005436:	0159      	lsls	r1, r3, #5
 8005438:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800543c:	0150      	lsls	r0, r2, #5
 800543e:	4602      	mov	r2, r0
 8005440:	460b      	mov	r3, r1
 8005442:	4621      	mov	r1, r4
 8005444:	1a51      	subs	r1, r2, r1
 8005446:	6139      	str	r1, [r7, #16]
 8005448:	4629      	mov	r1, r5
 800544a:	eb63 0301 	sbc.w	r3, r3, r1
 800544e:	617b      	str	r3, [r7, #20]
 8005450:	f04f 0200 	mov.w	r2, #0
 8005454:	f04f 0300 	mov.w	r3, #0
 8005458:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800545c:	4659      	mov	r1, fp
 800545e:	018b      	lsls	r3, r1, #6
 8005460:	4651      	mov	r1, sl
 8005462:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005466:	4651      	mov	r1, sl
 8005468:	018a      	lsls	r2, r1, #6
 800546a:	4651      	mov	r1, sl
 800546c:	ebb2 0801 	subs.w	r8, r2, r1
 8005470:	4659      	mov	r1, fp
 8005472:	eb63 0901 	sbc.w	r9, r3, r1
 8005476:	f04f 0200 	mov.w	r2, #0
 800547a:	f04f 0300 	mov.w	r3, #0
 800547e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005482:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005486:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800548a:	4690      	mov	r8, r2
 800548c:	4699      	mov	r9, r3
 800548e:	4623      	mov	r3, r4
 8005490:	eb18 0303 	adds.w	r3, r8, r3
 8005494:	60bb      	str	r3, [r7, #8]
 8005496:	462b      	mov	r3, r5
 8005498:	eb49 0303 	adc.w	r3, r9, r3
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	f04f 0200 	mov.w	r2, #0
 80054a2:	f04f 0300 	mov.w	r3, #0
 80054a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80054aa:	4629      	mov	r1, r5
 80054ac:	024b      	lsls	r3, r1, #9
 80054ae:	4621      	mov	r1, r4
 80054b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80054b4:	4621      	mov	r1, r4
 80054b6:	024a      	lsls	r2, r1, #9
 80054b8:	4610      	mov	r0, r2
 80054ba:	4619      	mov	r1, r3
 80054bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054be:	2200      	movs	r2, #0
 80054c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80054c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054c8:	f7fb fbe6 	bl	8000c98 <__aeabi_uldivmod>
 80054cc:	4602      	mov	r2, r0
 80054ce:	460b      	mov	r3, r1
 80054d0:	4613      	mov	r3, r2
 80054d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054d4:	e058      	b.n	8005588 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054d6:	4b38      	ldr	r3, [pc, #224]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	099b      	lsrs	r3, r3, #6
 80054dc:	2200      	movs	r2, #0
 80054de:	4618      	mov	r0, r3
 80054e0:	4611      	mov	r1, r2
 80054e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80054e6:	623b      	str	r3, [r7, #32]
 80054e8:	2300      	movs	r3, #0
 80054ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80054ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80054f0:	4642      	mov	r2, r8
 80054f2:	464b      	mov	r3, r9
 80054f4:	f04f 0000 	mov.w	r0, #0
 80054f8:	f04f 0100 	mov.w	r1, #0
 80054fc:	0159      	lsls	r1, r3, #5
 80054fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005502:	0150      	lsls	r0, r2, #5
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	4641      	mov	r1, r8
 800550a:	ebb2 0a01 	subs.w	sl, r2, r1
 800550e:	4649      	mov	r1, r9
 8005510:	eb63 0b01 	sbc.w	fp, r3, r1
 8005514:	f04f 0200 	mov.w	r2, #0
 8005518:	f04f 0300 	mov.w	r3, #0
 800551c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005520:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005524:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005528:	ebb2 040a 	subs.w	r4, r2, sl
 800552c:	eb63 050b 	sbc.w	r5, r3, fp
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	f04f 0300 	mov.w	r3, #0
 8005538:	00eb      	lsls	r3, r5, #3
 800553a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800553e:	00e2      	lsls	r2, r4, #3
 8005540:	4614      	mov	r4, r2
 8005542:	461d      	mov	r5, r3
 8005544:	4643      	mov	r3, r8
 8005546:	18e3      	adds	r3, r4, r3
 8005548:	603b      	str	r3, [r7, #0]
 800554a:	464b      	mov	r3, r9
 800554c:	eb45 0303 	adc.w	r3, r5, r3
 8005550:	607b      	str	r3, [r7, #4]
 8005552:	f04f 0200 	mov.w	r2, #0
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800555e:	4629      	mov	r1, r5
 8005560:	028b      	lsls	r3, r1, #10
 8005562:	4621      	mov	r1, r4
 8005564:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005568:	4621      	mov	r1, r4
 800556a:	028a      	lsls	r2, r1, #10
 800556c:	4610      	mov	r0, r2
 800556e:	4619      	mov	r1, r3
 8005570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005572:	2200      	movs	r2, #0
 8005574:	61bb      	str	r3, [r7, #24]
 8005576:	61fa      	str	r2, [r7, #28]
 8005578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800557c:	f7fb fb8c 	bl	8000c98 <__aeabi_uldivmod>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	4613      	mov	r3, r2
 8005586:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005588:	4b0b      	ldr	r3, [pc, #44]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	0c1b      	lsrs	r3, r3, #16
 800558e:	f003 0303 	and.w	r3, r3, #3
 8005592:	3301      	adds	r3, #1
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005598:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800559a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800559c:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055a2:	e002      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055a4:	4b05      	ldr	r3, [pc, #20]	@ (80055bc <HAL_RCC_GetSysClockFreq+0x204>)
 80055a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3750      	adds	r7, #80	@ 0x50
 80055b0:	46bd      	mov	sp, r7
 80055b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b6:	bf00      	nop
 80055b8:	40023800 	.word	0x40023800
 80055bc:	00f42400 	.word	0x00f42400
 80055c0:	007a1200 	.word	0x007a1200

080055c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055c8:	4b03      	ldr	r3, [pc, #12]	@ (80055d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80055ca:	681b      	ldr	r3, [r3, #0]
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	20000014 	.word	0x20000014

080055dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80055e0:	f7ff fff0 	bl	80055c4 <HAL_RCC_GetHCLKFreq>
 80055e4:	4602      	mov	r2, r0
 80055e6:	4b05      	ldr	r3, [pc, #20]	@ (80055fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	0a9b      	lsrs	r3, r3, #10
 80055ec:	f003 0307 	and.w	r3, r3, #7
 80055f0:	4903      	ldr	r1, [pc, #12]	@ (8005600 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055f2:	5ccb      	ldrb	r3, [r1, r3]
 80055f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	40023800 	.word	0x40023800
 8005600:	0800b6dc 	.word	0x0800b6dc

08005604 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005608:	f7ff ffdc 	bl	80055c4 <HAL_RCC_GetHCLKFreq>
 800560c:	4602      	mov	r2, r0
 800560e:	4b05      	ldr	r3, [pc, #20]	@ (8005624 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	0b5b      	lsrs	r3, r3, #13
 8005614:	f003 0307 	and.w	r3, r3, #7
 8005618:	4903      	ldr	r1, [pc, #12]	@ (8005628 <HAL_RCC_GetPCLK2Freq+0x24>)
 800561a:	5ccb      	ldrb	r3, [r1, r3]
 800561c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005620:	4618      	mov	r0, r3
 8005622:	bd80      	pop	{r7, pc}
 8005624:	40023800 	.word	0x40023800
 8005628:	0800b6dc 	.word	0x0800b6dc

0800562c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e041      	b.n	80056c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d106      	bne.n	8005658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7fc f82a 	bl	80016ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2202      	movs	r2, #2
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	3304      	adds	r3, #4
 8005668:	4619      	mov	r1, r3
 800566a:	4610      	mov	r0, r2
 800566c:	f000 fa70 	bl	8005b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
	...

080056cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d001      	beq.n	80056e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e044      	b.n	800576e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f042 0201 	orr.w	r2, r2, #1
 80056fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a1e      	ldr	r2, [pc, #120]	@ (800577c <HAL_TIM_Base_Start_IT+0xb0>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d018      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x6c>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570e:	d013      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x6c>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a1a      	ldr	r2, [pc, #104]	@ (8005780 <HAL_TIM_Base_Start_IT+0xb4>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00e      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x6c>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a19      	ldr	r2, [pc, #100]	@ (8005784 <HAL_TIM_Base_Start_IT+0xb8>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d009      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x6c>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a17      	ldr	r2, [pc, #92]	@ (8005788 <HAL_TIM_Base_Start_IT+0xbc>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d004      	beq.n	8005738 <HAL_TIM_Base_Start_IT+0x6c>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a16      	ldr	r2, [pc, #88]	@ (800578c <HAL_TIM_Base_Start_IT+0xc0>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d111      	bne.n	800575c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 0307 	and.w	r3, r3, #7
 8005742:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2b06      	cmp	r3, #6
 8005748:	d010      	beq.n	800576c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0201 	orr.w	r2, r2, #1
 8005758:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800575a:	e007      	b.n	800576c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0201 	orr.w	r2, r2, #1
 800576a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	40010000 	.word	0x40010000
 8005780:	40000400 	.word	0x40000400
 8005784:	40000800 	.word	0x40000800
 8005788:	40000c00 	.word	0x40000c00
 800578c:	40014000 	.word	0x40014000

08005790 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d020      	beq.n	80057f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f003 0302 	and.w	r3, r3, #2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01b      	beq.n	80057f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f06f 0202 	mvn.w	r2, #2
 80057c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	f003 0303 	and.w	r3, r3, #3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f999 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 80057e0:	e005      	b.n	80057ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f98b 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 f99c 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f003 0304 	and.w	r3, r3, #4
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d020      	beq.n	8005840 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f003 0304 	and.w	r3, r3, #4
 8005804:	2b00      	cmp	r3, #0
 8005806:	d01b      	beq.n	8005840 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f06f 0204 	mvn.w	r2, #4
 8005810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2202      	movs	r2, #2
 8005816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	699b      	ldr	r3, [r3, #24]
 800581e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f973 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 800582c:	e005      	b.n	800583a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f965 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 f976 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f003 0308 	and.w	r3, r3, #8
 8005846:	2b00      	cmp	r3, #0
 8005848:	d020      	beq.n	800588c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f003 0308 	and.w	r3, r3, #8
 8005850:	2b00      	cmp	r3, #0
 8005852:	d01b      	beq.n	800588c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f06f 0208 	mvn.w	r2, #8
 800585c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2204      	movs	r2, #4
 8005862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f94d 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 8005878:	e005      	b.n	8005886 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f93f 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 f950 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f003 0310 	and.w	r3, r3, #16
 8005892:	2b00      	cmp	r3, #0
 8005894:	d020      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f003 0310 	and.w	r3, r3, #16
 800589c:	2b00      	cmp	r3, #0
 800589e:	d01b      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0210 	mvn.w	r2, #16
 80058a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2208      	movs	r2, #8
 80058ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 f927 	bl	8005b12 <HAL_TIM_IC_CaptureCallback>
 80058c4:	e005      	b.n	80058d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f919 	bl	8005afe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f92a 	bl	8005b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00c      	beq.n	80058fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d007      	beq.n	80058fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f06f 0201 	mvn.w	r2, #1
 80058f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7fb fb9a 	bl	8001030 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00c      	beq.n	8005920 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590c:	2b00      	cmp	r3, #0
 800590e:	d007      	beq.n	8005920 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 fab6 	bl	8005e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00c      	beq.n	8005944 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005930:	2b00      	cmp	r3, #0
 8005932:	d007      	beq.n	8005944 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800593c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f8fb 	bl	8005b3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	f003 0320 	and.w	r3, r3, #32
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00c      	beq.n	8005968 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	2b00      	cmp	r3, #0
 8005956:	d007      	beq.n	8005968 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f06f 0220 	mvn.w	r2, #32
 8005960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 fa88 	bl	8005e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005968:	bf00      	nop
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800597a:	2300      	movs	r3, #0
 800597c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005984:	2b01      	cmp	r3, #1
 8005986:	d101      	bne.n	800598c <HAL_TIM_ConfigClockSource+0x1c>
 8005988:	2302      	movs	r3, #2
 800598a:	e0b4      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x186>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2202      	movs	r2, #2
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80059aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059c4:	d03e      	beq.n	8005a44 <HAL_TIM_ConfigClockSource+0xd4>
 80059c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059ca:	f200 8087 	bhi.w	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 80059ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059d2:	f000 8086 	beq.w	8005ae2 <HAL_TIM_ConfigClockSource+0x172>
 80059d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059da:	d87f      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 80059dc:	2b70      	cmp	r3, #112	@ 0x70
 80059de:	d01a      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0xa6>
 80059e0:	2b70      	cmp	r3, #112	@ 0x70
 80059e2:	d87b      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 80059e4:	2b60      	cmp	r3, #96	@ 0x60
 80059e6:	d050      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0x11a>
 80059e8:	2b60      	cmp	r3, #96	@ 0x60
 80059ea:	d877      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 80059ec:	2b50      	cmp	r3, #80	@ 0x50
 80059ee:	d03c      	beq.n	8005a6a <HAL_TIM_ConfigClockSource+0xfa>
 80059f0:	2b50      	cmp	r3, #80	@ 0x50
 80059f2:	d873      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 80059f4:	2b40      	cmp	r3, #64	@ 0x40
 80059f6:	d058      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0x13a>
 80059f8:	2b40      	cmp	r3, #64	@ 0x40
 80059fa:	d86f      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 80059fc:	2b30      	cmp	r3, #48	@ 0x30
 80059fe:	d064      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15a>
 8005a00:	2b30      	cmp	r3, #48	@ 0x30
 8005a02:	d86b      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 8005a04:	2b20      	cmp	r3, #32
 8005a06:	d060      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15a>
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d867      	bhi.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d05c      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15a>
 8005a10:	2b10      	cmp	r3, #16
 8005a12:	d05a      	beq.n	8005aca <HAL_TIM_ConfigClockSource+0x15a>
 8005a14:	e062      	b.n	8005adc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a26:	f000 f999 	bl	8005d5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	609a      	str	r2, [r3, #8]
      break;
 8005a42:	e04f      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a54:	f000 f982 	bl	8005d5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	689a      	ldr	r2, [r3, #8]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a66:	609a      	str	r2, [r3, #8]
      break;
 8005a68:	e03c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a76:	461a      	mov	r2, r3
 8005a78:	f000 f8f6 	bl	8005c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2150      	movs	r1, #80	@ 0x50
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 f94f 	bl	8005d26 <TIM_ITRx_SetConfig>
      break;
 8005a88:	e02c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a96:	461a      	mov	r2, r3
 8005a98:	f000 f915 	bl	8005cc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2160      	movs	r1, #96	@ 0x60
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 f93f 	bl	8005d26 <TIM_ITRx_SetConfig>
      break;
 8005aa8:	e01c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	f000 f8d6 	bl	8005c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2140      	movs	r1, #64	@ 0x40
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f000 f92f 	bl	8005d26 <TIM_ITRx_SetConfig>
      break;
 8005ac8:	e00c      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	f000 f926 	bl	8005d26 <TIM_ITRx_SetConfig>
      break;
 8005ada:	e003      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae0:	e000      	b.n	8005ae4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ae2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b083      	sub	sp, #12
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b083      	sub	sp, #12
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b1a:	bf00      	nop
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b083      	sub	sp, #12
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b42:	bf00      	nop
 8005b44:	370c      	adds	r7, #12
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr
	...

08005b50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a3a      	ldr	r2, [pc, #232]	@ (8005c4c <TIM_Base_SetConfig+0xfc>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d00f      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b6e:	d00b      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a37      	ldr	r2, [pc, #220]	@ (8005c50 <TIM_Base_SetConfig+0x100>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d007      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a36      	ldr	r2, [pc, #216]	@ (8005c54 <TIM_Base_SetConfig+0x104>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d003      	beq.n	8005b88 <TIM_Base_SetConfig+0x38>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a35      	ldr	r2, [pc, #212]	@ (8005c58 <TIM_Base_SetConfig+0x108>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d108      	bne.n	8005b9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a2b      	ldr	r2, [pc, #172]	@ (8005c4c <TIM_Base_SetConfig+0xfc>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d01b      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ba8:	d017      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a28      	ldr	r2, [pc, #160]	@ (8005c50 <TIM_Base_SetConfig+0x100>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d013      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a27      	ldr	r2, [pc, #156]	@ (8005c54 <TIM_Base_SetConfig+0x104>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00f      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a26      	ldr	r2, [pc, #152]	@ (8005c58 <TIM_Base_SetConfig+0x108>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00b      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a25      	ldr	r2, [pc, #148]	@ (8005c5c <TIM_Base_SetConfig+0x10c>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d007      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a24      	ldr	r2, [pc, #144]	@ (8005c60 <TIM_Base_SetConfig+0x110>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_Base_SetConfig+0x8a>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a23      	ldr	r2, [pc, #140]	@ (8005c64 <TIM_Base_SetConfig+0x114>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d108      	bne.n	8005bec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a0e      	ldr	r2, [pc, #56]	@ (8005c4c <TIM_Base_SetConfig+0xfc>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d103      	bne.n	8005c20 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	691a      	ldr	r2, [r3, #16]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d105      	bne.n	8005c3e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	f023 0201 	bic.w	r2, r3, #1
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	611a      	str	r2, [r3, #16]
  }
}
 8005c3e:	bf00      	nop
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	40010000 	.word	0x40010000
 8005c50:	40000400 	.word	0x40000400
 8005c54:	40000800 	.word	0x40000800
 8005c58:	40000c00 	.word	0x40000c00
 8005c5c:	40014000 	.word	0x40014000
 8005c60:	40014400 	.word	0x40014400
 8005c64:	40014800 	.word	0x40014800

08005c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	f023 0201 	bic.w	r2, r3, #1
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	011b      	lsls	r3, r3, #4
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	f023 030a 	bic.w	r3, r3, #10
 8005ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	621a      	str	r2, [r3, #32]
}
 8005cba:	bf00      	nop
 8005cbc:	371c      	adds	r7, #28
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b087      	sub	sp, #28
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	60f8      	str	r0, [r7, #12]
 8005cce:	60b9      	str	r1, [r7, #8]
 8005cd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
 8005cdc:	f023 0210 	bic.w	r2, r3, #16
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005cf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	031b      	lsls	r3, r3, #12
 8005cf6:	693a      	ldr	r2, [r7, #16]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	011b      	lsls	r3, r3, #4
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	621a      	str	r2, [r3, #32]
}
 8005d1a:	bf00      	nop
 8005d1c:	371c      	adds	r7, #28
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d26:	b480      	push	{r7}
 8005d28:	b085      	sub	sp, #20
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
 8005d2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	f043 0307 	orr.w	r3, r3, #7
 8005d48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	609a      	str	r2, [r3, #8]
}
 8005d50:	bf00      	nop
 8005d52:	3714      	adds	r7, #20
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
 8005d68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	021a      	lsls	r2, r3, #8
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	609a      	str	r2, [r3, #8]
}
 8005d90:	bf00      	nop
 8005d92:	371c      	adds	r7, #28
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d101      	bne.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005db0:	2302      	movs	r3, #2
 8005db2:	e050      	b.n	8005e56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2202      	movs	r2, #2
 8005dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d018      	beq.n	8005e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e00:	d013      	beq.n	8005e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a18      	ldr	r2, [pc, #96]	@ (8005e68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d00e      	beq.n	8005e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a16      	ldr	r2, [pc, #88]	@ (8005e6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d009      	beq.n	8005e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a15      	ldr	r2, [pc, #84]	@ (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d004      	beq.n	8005e2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a13      	ldr	r2, [pc, #76]	@ (8005e74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d10c      	bne.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3714      	adds	r7, #20
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	40010000 	.word	0x40010000
 8005e68:	40000400 	.word	0x40000400
 8005e6c:	40000800 	.word	0x40000800
 8005e70:	40000c00 	.word	0x40000c00
 8005e74:	40014000 	.word	0x40014000

08005e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e80:	bf00      	nop
 8005e82:	370c      	adds	r7, #12
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e042      	b.n	8005f38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d106      	bne.n	8005ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fb fc16 	bl	80016f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2224      	movs	r2, #36	@ 0x24
 8005ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68da      	ldr	r2, [r3, #12]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 fdcb 	bl	8006a80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	691a      	ldr	r2, [r3, #16]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695a      	ldr	r2, [r3, #20]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68da      	ldr	r2, [r3, #12]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3708      	adds	r7, #8
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b08c      	sub	sp, #48	@ 0x30
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b20      	cmp	r3, #32
 8005f58:	d156      	bne.n	8006008 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <HAL_UART_Transmit_DMA+0x26>
 8005f60:	88fb      	ldrh	r3, [r7, #6]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d101      	bne.n	8005f6a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e04f      	b.n	800600a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	88fa      	ldrh	r2, [r7, #6]
 8005f74:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	88fa      	ldrh	r2, [r7, #6]
 8005f7a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2221      	movs	r2, #33	@ 0x21
 8005f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8e:	4a21      	ldr	r2, [pc, #132]	@ (8006014 <HAL_UART_Transmit_DMA+0xd4>)
 8005f90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f96:	4a20      	ldr	r2, [pc, #128]	@ (8006018 <HAL_UART_Transmit_DMA+0xd8>)
 8005f98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800601c <HAL_UART_Transmit_DMA+0xdc>)
 8005fa0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005faa:	f107 0308 	add.w	r3, r7, #8
 8005fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb6:	6819      	ldr	r1, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3304      	adds	r3, #4
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	88fb      	ldrh	r3, [r7, #6]
 8005fc2:	f7fb ffc5 	bl	8001f50 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fce:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	3314      	adds	r3, #20
 8005fd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	e853 3f00 	ldrex	r3, [r3]
 8005fde:	617b      	str	r3, [r7, #20]
   return(result);
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	3314      	adds	r3, #20
 8005fee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ff0:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ff2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff4:	6a39      	ldr	r1, [r7, #32]
 8005ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ff8:	e841 2300 	strex	r3, r2, [r1]
 8005ffc:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1e5      	bne.n	8005fd0 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8006004:	2300      	movs	r3, #0
 8006006:	e000      	b.n	800600a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006008:	2302      	movs	r3, #2
  }
}
 800600a:	4618      	mov	r0, r3
 800600c:	3730      	adds	r7, #48	@ 0x30
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	080065ad 	.word	0x080065ad
 8006018:	08006647 	.word	0x08006647
 800601c:	08006663 	.word	0x08006663

08006020 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b0ba      	sub	sp, #232	@ 0xe8
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006046:	2300      	movs	r3, #0
 8006048:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800604c:	2300      	movs	r3, #0
 800604e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006056:	f003 030f 	and.w	r3, r3, #15
 800605a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800605e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10f      	bne.n	8006086 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800606a:	f003 0320 	and.w	r3, r3, #32
 800606e:	2b00      	cmp	r3, #0
 8006070:	d009      	beq.n	8006086 <HAL_UART_IRQHandler+0x66>
 8006072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006076:	f003 0320 	and.w	r3, r3, #32
 800607a:	2b00      	cmp	r3, #0
 800607c:	d003      	beq.n	8006086 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fc40 	bl	8006904 <UART_Receive_IT>
      return;
 8006084:	e25b      	b.n	800653e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006086:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800608a:	2b00      	cmp	r3, #0
 800608c:	f000 80de 	beq.w	800624c <HAL_UART_IRQHandler+0x22c>
 8006090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006094:	f003 0301 	and.w	r3, r3, #1
 8006098:	2b00      	cmp	r3, #0
 800609a:	d106      	bne.n	80060aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800609c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060a0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f000 80d1 	beq.w	800624c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00b      	beq.n	80060ce <HAL_UART_IRQHandler+0xae>
 80060b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d005      	beq.n	80060ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c6:	f043 0201 	orr.w	r2, r3, #1
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060d2:	f003 0304 	and.w	r3, r3, #4
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d00b      	beq.n	80060f2 <HAL_UART_IRQHandler+0xd2>
 80060da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d005      	beq.n	80060f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ea:	f043 0202 	orr.w	r2, r3, #2
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060f6:	f003 0302 	and.w	r3, r3, #2
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00b      	beq.n	8006116 <HAL_UART_IRQHandler+0xf6>
 80060fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d005      	beq.n	8006116 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800610e:	f043 0204 	orr.w	r2, r3, #4
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800611a:	f003 0308 	and.w	r3, r3, #8
 800611e:	2b00      	cmp	r3, #0
 8006120:	d011      	beq.n	8006146 <HAL_UART_IRQHandler+0x126>
 8006122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	d105      	bne.n	800613a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800612e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	2b00      	cmp	r3, #0
 8006138:	d005      	beq.n	8006146 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800613e:	f043 0208 	orr.w	r2, r3, #8
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614a:	2b00      	cmp	r3, #0
 800614c:	f000 81f2 	beq.w	8006534 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006154:	f003 0320 	and.w	r3, r3, #32
 8006158:	2b00      	cmp	r3, #0
 800615a:	d008      	beq.n	800616e <HAL_UART_IRQHandler+0x14e>
 800615c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006160:	f003 0320 	and.w	r3, r3, #32
 8006164:	2b00      	cmp	r3, #0
 8006166:	d002      	beq.n	800616e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 fbcb 	bl	8006904 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006178:	2b40      	cmp	r3, #64	@ 0x40
 800617a:	bf0c      	ite	eq
 800617c:	2301      	moveq	r3, #1
 800617e:	2300      	movne	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800618a:	f003 0308 	and.w	r3, r3, #8
 800618e:	2b00      	cmp	r3, #0
 8006190:	d103      	bne.n	800619a <HAL_UART_IRQHandler+0x17a>
 8006192:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006196:	2b00      	cmp	r3, #0
 8006198:	d04f      	beq.n	800623a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 fad3 	bl	8006746 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061aa:	2b40      	cmp	r3, #64	@ 0x40
 80061ac:	d141      	bne.n	8006232 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3314      	adds	r3, #20
 80061b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80061bc:	e853 3f00 	ldrex	r3, [r3]
 80061c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80061c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80061c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	3314      	adds	r3, #20
 80061d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80061da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80061de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80061e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80061ea:	e841 2300 	strex	r3, r2, [r1]
 80061ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80061f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1d9      	bne.n	80061ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d013      	beq.n	800622a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006206:	4a7e      	ldr	r2, [pc, #504]	@ (8006400 <HAL_UART_IRQHandler+0x3e0>)
 8006208:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800620e:	4618      	mov	r0, r3
 8006210:	f7fb ff66 	bl	80020e0 <HAL_DMA_Abort_IT>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d016      	beq.n	8006248 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800621e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006224:	4610      	mov	r0, r2
 8006226:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006228:	e00e      	b.n	8006248 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f9a8 	bl	8006580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006230:	e00a      	b.n	8006248 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f9a4 	bl	8006580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006238:	e006      	b.n	8006248 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f9a0 	bl	8006580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006246:	e175      	b.n	8006534 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006248:	bf00      	nop
    return;
 800624a:	e173      	b.n	8006534 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006250:	2b01      	cmp	r3, #1
 8006252:	f040 814f 	bne.w	80064f4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800625a:	f003 0310 	and.w	r3, r3, #16
 800625e:	2b00      	cmp	r3, #0
 8006260:	f000 8148 	beq.w	80064f4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006268:	f003 0310 	and.w	r3, r3, #16
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 8141 	beq.w	80064f4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006272:	2300      	movs	r3, #0
 8006274:	60bb      	str	r3, [r7, #8]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	60bb      	str	r3, [r7, #8]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	60bb      	str	r3, [r7, #8]
 8006286:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006292:	2b40      	cmp	r3, #64	@ 0x40
 8006294:	f040 80b6 	bne.w	8006404 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 8145 	beq.w	8006538 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062b6:	429a      	cmp	r2, r3
 80062b8:	f080 813e 	bcs.w	8006538 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80062c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c8:	69db      	ldr	r3, [r3, #28]
 80062ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062ce:	f000 8088 	beq.w	80063e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	330c      	adds	r3, #12
 80062d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80062e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80062ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	330c      	adds	r3, #12
 80062fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80062fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006302:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800630a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800630e:	e841 2300 	strex	r3, r2, [r1]
 8006312:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006316:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1d9      	bne.n	80062d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	3314      	adds	r3, #20
 8006324:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006328:	e853 3f00 	ldrex	r3, [r3]
 800632c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800632e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006330:	f023 0301 	bic.w	r3, r3, #1
 8006334:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3314      	adds	r3, #20
 800633e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006342:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006346:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006348:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800634a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800634e:	e841 2300 	strex	r3, r2, [r1]
 8006352:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1e1      	bne.n	800631e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3314      	adds	r3, #20
 8006360:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006362:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006364:	e853 3f00 	ldrex	r3, [r3]
 8006368:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800636a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800636c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006370:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	3314      	adds	r3, #20
 800637a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800637e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006380:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006382:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006384:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006386:	e841 2300 	strex	r3, r2, [r1]
 800638a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800638c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1e3      	bne.n	800635a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2220      	movs	r2, #32
 8006396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	330c      	adds	r3, #12
 80063a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063aa:	e853 3f00 	ldrex	r3, [r3]
 80063ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063b2:	f023 0310 	bic.w	r3, r3, #16
 80063b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	330c      	adds	r3, #12
 80063c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80063c4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80063c6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063ca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063cc:	e841 2300 	strex	r3, r2, [r1]
 80063d0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80063d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1e3      	bne.n	80063a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063dc:	4618      	mov	r0, r3
 80063de:	f7fb fe0f 	bl	8002000 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2202      	movs	r2, #2
 80063e6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	4619      	mov	r1, r3
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 f8cb 	bl	8006594 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80063fe:	e09b      	b.n	8006538 <HAL_UART_IRQHandler+0x518>
 8006400:	0800680d 	.word	0x0800680d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800640c:	b29b      	uxth	r3, r3
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006418:	b29b      	uxth	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 808e 	beq.w	800653c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006420:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006424:	2b00      	cmp	r3, #0
 8006426:	f000 8089 	beq.w	800653c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	330c      	adds	r3, #12
 8006430:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006434:	e853 3f00 	ldrex	r3, [r3]
 8006438:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800643a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800643c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006440:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	330c      	adds	r3, #12
 800644a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800644e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006450:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006452:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006454:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006456:	e841 2300 	strex	r3, r2, [r1]
 800645a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800645c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1e3      	bne.n	800642a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	3314      	adds	r3, #20
 8006468:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646c:	e853 3f00 	ldrex	r3, [r3]
 8006470:	623b      	str	r3, [r7, #32]
   return(result);
 8006472:	6a3b      	ldr	r3, [r7, #32]
 8006474:	f023 0301 	bic.w	r3, r3, #1
 8006478:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	3314      	adds	r3, #20
 8006482:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006486:	633a      	str	r2, [r7, #48]	@ 0x30
 8006488:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800648c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800648e:	e841 2300 	strex	r3, r2, [r1]
 8006492:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1e3      	bne.n	8006462 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	330c      	adds	r3, #12
 80064ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f023 0310 	bic.w	r3, r3, #16
 80064be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	330c      	adds	r3, #12
 80064c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80064cc:	61fa      	str	r2, [r7, #28]
 80064ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d0:	69b9      	ldr	r1, [r7, #24]
 80064d2:	69fa      	ldr	r2, [r7, #28]
 80064d4:	e841 2300 	strex	r3, r2, [r1]
 80064d8:	617b      	str	r3, [r7, #20]
   return(result);
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1e3      	bne.n	80064a8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2202      	movs	r2, #2
 80064e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80064e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80064ea:	4619      	mov	r1, r3
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f851 	bl	8006594 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80064f2:	e023      	b.n	800653c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80064f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d009      	beq.n	8006514 <HAL_UART_IRQHandler+0x4f4>
 8006500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006504:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f991 	bl	8006834 <UART_Transmit_IT>
    return;
 8006512:	e014      	b.n	800653e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00e      	beq.n	800653e <HAL_UART_IRQHandler+0x51e>
 8006520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006528:	2b00      	cmp	r3, #0
 800652a:	d008      	beq.n	800653e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 f9d1 	bl	80068d4 <UART_EndTransmit_IT>
    return;
 8006532:	e004      	b.n	800653e <HAL_UART_IRQHandler+0x51e>
    return;
 8006534:	bf00      	nop
 8006536:	e002      	b.n	800653e <HAL_UART_IRQHandler+0x51e>
      return;
 8006538:	bf00      	nop
 800653a:	e000      	b.n	800653e <HAL_UART_IRQHandler+0x51e>
      return;
 800653c:	bf00      	nop
  }
}
 800653e:	37e8      	adds	r7, #232	@ 0xe8
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	460b      	mov	r3, r1
 800659e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b090      	sub	sp, #64	@ 0x40
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d137      	bne.n	8006638 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80065c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065ca:	2200      	movs	r2, #0
 80065cc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	3314      	adds	r3, #20
 80065d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d8:	e853 3f00 	ldrex	r3, [r3]
 80065dc:	623b      	str	r3, [r7, #32]
   return(result);
 80065de:	6a3b      	ldr	r3, [r7, #32]
 80065e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3314      	adds	r3, #20
 80065ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80065ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80065f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e5      	bne.n	80065ce <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	330c      	adds	r3, #12
 8006608:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	60fb      	str	r3, [r7, #12]
   return(result);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006618:	637b      	str	r3, [r7, #52]	@ 0x34
 800661a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	330c      	adds	r3, #12
 8006620:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006622:	61fa      	str	r2, [r7, #28]
 8006624:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006626:	69b9      	ldr	r1, [r7, #24]
 8006628:	69fa      	ldr	r2, [r7, #28]
 800662a:	e841 2300 	strex	r3, r2, [r1]
 800662e:	617b      	str	r3, [r7, #20]
   return(result);
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1e5      	bne.n	8006602 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006636:	e002      	b.n	800663e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006638:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800663a:	f7ff ff83 	bl	8006544 <HAL_UART_TxCpltCallback>
}
 800663e:	bf00      	nop
 8006640:	3740      	adds	r7, #64	@ 0x40
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b084      	sub	sp, #16
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006652:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f7ff ff7f 	bl	8006558 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800665a:	bf00      	nop
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b084      	sub	sp, #16
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006672:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800667e:	2b80      	cmp	r3, #128	@ 0x80
 8006680:	bf0c      	ite	eq
 8006682:	2301      	moveq	r3, #1
 8006684:	2300      	movne	r3, #0
 8006686:	b2db      	uxtb	r3, r3
 8006688:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b21      	cmp	r3, #33	@ 0x21
 8006694:	d108      	bne.n	80066a8 <UART_DMAError+0x46>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d005      	beq.n	80066a8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	2200      	movs	r2, #0
 80066a0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80066a2:	68b8      	ldr	r0, [r7, #8]
 80066a4:	f000 f827 	bl	80066f6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b2:	2b40      	cmp	r3, #64	@ 0x40
 80066b4:	bf0c      	ite	eq
 80066b6:	2301      	moveq	r3, #1
 80066b8:	2300      	movne	r3, #0
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b22      	cmp	r3, #34	@ 0x22
 80066c8:	d108      	bne.n	80066dc <UART_DMAError+0x7a>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d005      	beq.n	80066dc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2200      	movs	r2, #0
 80066d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80066d6:	68b8      	ldr	r0, [r7, #8]
 80066d8:	f000 f835 	bl	8006746 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e0:	f043 0210 	orr.w	r2, r3, #16
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066e8:	68b8      	ldr	r0, [r7, #8]
 80066ea:	f7ff ff49 	bl	8006580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066ee:	bf00      	nop
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b089      	sub	sp, #36	@ 0x24
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	330c      	adds	r3, #12
 8006704:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	e853 3f00 	ldrex	r3, [r3]
 800670c:	60bb      	str	r3, [r7, #8]
   return(result);
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006714:	61fb      	str	r3, [r7, #28]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	330c      	adds	r3, #12
 800671c:	69fa      	ldr	r2, [r7, #28]
 800671e:	61ba      	str	r2, [r7, #24]
 8006720:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006722:	6979      	ldr	r1, [r7, #20]
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	e841 2300 	strex	r3, r2, [r1]
 800672a:	613b      	str	r3, [r7, #16]
   return(result);
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1e5      	bne.n	80066fe <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2220      	movs	r2, #32
 8006736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800673a:	bf00      	nop
 800673c:	3724      	adds	r7, #36	@ 0x24
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006746:	b480      	push	{r7}
 8006748:	b095      	sub	sp, #84	@ 0x54
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	330c      	adds	r3, #12
 8006754:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006758:	e853 3f00 	ldrex	r3, [r3]
 800675c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800675e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006760:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006764:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	330c      	adds	r3, #12
 800676c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800676e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006770:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006772:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006774:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006776:	e841 2300 	strex	r3, r2, [r1]
 800677a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800677c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1e5      	bne.n	800674e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	3314      	adds	r3, #20
 8006788:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	e853 3f00 	ldrex	r3, [r3]
 8006790:	61fb      	str	r3, [r7, #28]
   return(result);
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	f023 0301 	bic.w	r3, r3, #1
 8006798:	64bb      	str	r3, [r7, #72]	@ 0x48
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	3314      	adds	r3, #20
 80067a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067aa:	e841 2300 	strex	r3, r2, [r1]
 80067ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1e5      	bne.n	8006782 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d119      	bne.n	80067f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	f023 0310 	bic.w	r3, r3, #16
 80067d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	330c      	adds	r3, #12
 80067dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067de:	61ba      	str	r2, [r7, #24]
 80067e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e2:	6979      	ldr	r1, [r7, #20]
 80067e4:	69ba      	ldr	r2, [r7, #24]
 80067e6:	e841 2300 	strex	r3, r2, [r1]
 80067ea:	613b      	str	r3, [r7, #16]
   return(result);
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d1e5      	bne.n	80067be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006800:	bf00      	nop
 8006802:	3754      	adds	r7, #84	@ 0x54
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006818:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2200      	movs	r2, #0
 8006824:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006826:	68f8      	ldr	r0, [r7, #12]
 8006828:	f7ff feaa 	bl	8006580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800682c:	bf00      	nop
 800682e:	3710      	adds	r7, #16
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2b21      	cmp	r3, #33	@ 0x21
 8006846:	d13e      	bne.n	80068c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006850:	d114      	bne.n	800687c <UART_Transmit_IT+0x48>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d110      	bne.n	800687c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	881b      	ldrh	r3, [r3, #0]
 8006864:	461a      	mov	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800686e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a1b      	ldr	r3, [r3, #32]
 8006874:	1c9a      	adds	r2, r3, #2
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	621a      	str	r2, [r3, #32]
 800687a:	e008      	b.n	800688e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	1c59      	adds	r1, r3, #1
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	6211      	str	r1, [r2, #32]
 8006886:	781a      	ldrb	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29b      	uxth	r3, r3
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	4619      	mov	r1, r3
 800689c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10f      	bne.n	80068c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	68da      	ldr	r2, [r3, #12]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68da      	ldr	r2, [r3, #12]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	e000      	b.n	80068c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80068c6:	2302      	movs	r3, #2
  }
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3714      	adds	r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f7ff fe25 	bl	8006544 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b08c      	sub	sp, #48	@ 0x30
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b22      	cmp	r3, #34	@ 0x22
 8006916:	f040 80ae 	bne.w	8006a76 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006922:	d117      	bne.n	8006954 <UART_Receive_IT+0x50>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d113      	bne.n	8006954 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800692c:	2300      	movs	r3, #0
 800692e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006934:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	b29b      	uxth	r3, r3
 800693e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006942:	b29a      	uxth	r2, r3
 8006944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006946:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800694c:	1c9a      	adds	r2, r3, #2
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	629a      	str	r2, [r3, #40]	@ 0x28
 8006952:	e026      	b.n	80069a2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006958:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800695a:	2300      	movs	r3, #0
 800695c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006966:	d007      	beq.n	8006978 <UART_Receive_IT+0x74>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d10a      	bne.n	8006986 <UART_Receive_IT+0x82>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d106      	bne.n	8006986 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	b2da      	uxtb	r2, r3
 8006980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006982:	701a      	strb	r2, [r3, #0]
 8006984:	e008      	b.n	8006998 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	b2db      	uxtb	r3, r3
 800698e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006992:	b2da      	uxtb	r2, r3
 8006994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006996:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699c:	1c5a      	adds	r2, r3, #1
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	3b01      	subs	r3, #1
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	4619      	mov	r1, r3
 80069b0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d15d      	bne.n	8006a72 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68da      	ldr	r2, [r3, #12]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 0220 	bic.w	r2, r2, #32
 80069c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68da      	ldr	r2, [r3, #12]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80069d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	695a      	ldr	r2, [r3, #20]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 0201 	bic.w	r2, r2, #1
 80069e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2220      	movs	r2, #32
 80069ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d135      	bne.n	8006a68 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	330c      	adds	r3, #12
 8006a08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	e853 3f00 	ldrex	r3, [r3]
 8006a10:	613b      	str	r3, [r7, #16]
   return(result);
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f023 0310 	bic.w	r3, r3, #16
 8006a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	330c      	adds	r3, #12
 8006a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a22:	623a      	str	r2, [r7, #32]
 8006a24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a26:	69f9      	ldr	r1, [r7, #28]
 8006a28:	6a3a      	ldr	r2, [r7, #32]
 8006a2a:	e841 2300 	strex	r3, r2, [r1]
 8006a2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1e5      	bne.n	8006a02 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0310 	and.w	r3, r3, #16
 8006a40:	2b10      	cmp	r3, #16
 8006a42:	d10a      	bne.n	8006a5a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a44:	2300      	movs	r3, #0
 8006a46:	60fb      	str	r3, [r7, #12]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	60fb      	str	r3, [r7, #12]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	60fb      	str	r3, [r7, #12]
 8006a58:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a5e:	4619      	mov	r1, r3
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f7ff fd97 	bl	8006594 <HAL_UARTEx_RxEventCallback>
 8006a66:	e002      	b.n	8006a6e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f7ff fd7f 	bl	800656c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	e002      	b.n	8006a78 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006a72:	2300      	movs	r3, #0
 8006a74:	e000      	b.n	8006a78 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006a76:	2302      	movs	r3, #2
  }
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3730      	adds	r7, #48	@ 0x30
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a84:	b0c0      	sub	sp, #256	@ 0x100
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a9c:	68d9      	ldr	r1, [r3, #12]
 8006a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	ea40 0301 	orr.w	r3, r0, r1
 8006aa8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	431a      	orrs	r2, r3
 8006ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	431a      	orrs	r2, r3
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac4:	69db      	ldr	r3, [r3, #28]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006ad8:	f021 010c 	bic.w	r1, r1, #12
 8006adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006ae6:	430b      	orrs	r3, r1
 8006ae8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006afa:	6999      	ldr	r1, [r3, #24]
 8006afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	ea40 0301 	orr.w	r3, r0, r1
 8006b06:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	4b8f      	ldr	r3, [pc, #572]	@ (8006d4c <UART_SetConfig+0x2cc>)
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d005      	beq.n	8006b20 <UART_SetConfig+0xa0>
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	4b8d      	ldr	r3, [pc, #564]	@ (8006d50 <UART_SetConfig+0x2d0>)
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d104      	bne.n	8006b2a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b20:	f7fe fd70 	bl	8005604 <HAL_RCC_GetPCLK2Freq>
 8006b24:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006b28:	e003      	b.n	8006b32 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b2a:	f7fe fd57 	bl	80055dc <HAL_RCC_GetPCLK1Freq>
 8006b2e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b36:	69db      	ldr	r3, [r3, #28]
 8006b38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b3c:	f040 810c 	bne.w	8006d58 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b44:	2200      	movs	r2, #0
 8006b46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006b4a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006b4e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006b52:	4622      	mov	r2, r4
 8006b54:	462b      	mov	r3, r5
 8006b56:	1891      	adds	r1, r2, r2
 8006b58:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006b5a:	415b      	adcs	r3, r3
 8006b5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006b62:	4621      	mov	r1, r4
 8006b64:	eb12 0801 	adds.w	r8, r2, r1
 8006b68:	4629      	mov	r1, r5
 8006b6a:	eb43 0901 	adc.w	r9, r3, r1
 8006b6e:	f04f 0200 	mov.w	r2, #0
 8006b72:	f04f 0300 	mov.w	r3, #0
 8006b76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b82:	4690      	mov	r8, r2
 8006b84:	4699      	mov	r9, r3
 8006b86:	4623      	mov	r3, r4
 8006b88:	eb18 0303 	adds.w	r3, r8, r3
 8006b8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b90:	462b      	mov	r3, r5
 8006b92:	eb49 0303 	adc.w	r3, r9, r3
 8006b96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006ba6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006baa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006bae:	460b      	mov	r3, r1
 8006bb0:	18db      	adds	r3, r3, r3
 8006bb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	eb42 0303 	adc.w	r3, r2, r3
 8006bba:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006bc0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006bc4:	f7fa f868 	bl	8000c98 <__aeabi_uldivmod>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4b61      	ldr	r3, [pc, #388]	@ (8006d54 <UART_SetConfig+0x2d4>)
 8006bce:	fba3 2302 	umull	r2, r3, r3, r2
 8006bd2:	095b      	lsrs	r3, r3, #5
 8006bd4:	011c      	lsls	r4, r3, #4
 8006bd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006be0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006be4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006be8:	4642      	mov	r2, r8
 8006bea:	464b      	mov	r3, r9
 8006bec:	1891      	adds	r1, r2, r2
 8006bee:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006bf0:	415b      	adcs	r3, r3
 8006bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bf4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006bf8:	4641      	mov	r1, r8
 8006bfa:	eb12 0a01 	adds.w	sl, r2, r1
 8006bfe:	4649      	mov	r1, r9
 8006c00:	eb43 0b01 	adc.w	fp, r3, r1
 8006c04:	f04f 0200 	mov.w	r2, #0
 8006c08:	f04f 0300 	mov.w	r3, #0
 8006c0c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c10:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c18:	4692      	mov	sl, r2
 8006c1a:	469b      	mov	fp, r3
 8006c1c:	4643      	mov	r3, r8
 8006c1e:	eb1a 0303 	adds.w	r3, sl, r3
 8006c22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c26:	464b      	mov	r3, r9
 8006c28:	eb4b 0303 	adc.w	r3, fp, r3
 8006c2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c3c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006c40:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c44:	460b      	mov	r3, r1
 8006c46:	18db      	adds	r3, r3, r3
 8006c48:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	eb42 0303 	adc.w	r3, r2, r3
 8006c50:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006c56:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c5a:	f7fa f81d 	bl	8000c98 <__aeabi_uldivmod>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	460b      	mov	r3, r1
 8006c62:	4611      	mov	r1, r2
 8006c64:	4b3b      	ldr	r3, [pc, #236]	@ (8006d54 <UART_SetConfig+0x2d4>)
 8006c66:	fba3 2301 	umull	r2, r3, r3, r1
 8006c6a:	095b      	lsrs	r3, r3, #5
 8006c6c:	2264      	movs	r2, #100	@ 0x64
 8006c6e:	fb02 f303 	mul.w	r3, r2, r3
 8006c72:	1acb      	subs	r3, r1, r3
 8006c74:	00db      	lsls	r3, r3, #3
 8006c76:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006c7a:	4b36      	ldr	r3, [pc, #216]	@ (8006d54 <UART_SetConfig+0x2d4>)
 8006c7c:	fba3 2302 	umull	r2, r3, r3, r2
 8006c80:	095b      	lsrs	r3, r3, #5
 8006c82:	005b      	lsls	r3, r3, #1
 8006c84:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006c88:	441c      	add	r4, r3
 8006c8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c94:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006c98:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	1891      	adds	r1, r2, r2
 8006ca2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006ca4:	415b      	adcs	r3, r3
 8006ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ca8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006cac:	4641      	mov	r1, r8
 8006cae:	1851      	adds	r1, r2, r1
 8006cb0:	6339      	str	r1, [r7, #48]	@ 0x30
 8006cb2:	4649      	mov	r1, r9
 8006cb4:	414b      	adcs	r3, r1
 8006cb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cb8:	f04f 0200 	mov.w	r2, #0
 8006cbc:	f04f 0300 	mov.w	r3, #0
 8006cc0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006cc4:	4659      	mov	r1, fp
 8006cc6:	00cb      	lsls	r3, r1, #3
 8006cc8:	4651      	mov	r1, sl
 8006cca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cce:	4651      	mov	r1, sl
 8006cd0:	00ca      	lsls	r2, r1, #3
 8006cd2:	4610      	mov	r0, r2
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	4642      	mov	r2, r8
 8006cda:	189b      	adds	r3, r3, r2
 8006cdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ce0:	464b      	mov	r3, r9
 8006ce2:	460a      	mov	r2, r1
 8006ce4:	eb42 0303 	adc.w	r3, r2, r3
 8006ce8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006cf8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006cfc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006d00:	460b      	mov	r3, r1
 8006d02:	18db      	adds	r3, r3, r3
 8006d04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d06:	4613      	mov	r3, r2
 8006d08:	eb42 0303 	adc.w	r3, r2, r3
 8006d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d12:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006d16:	f7f9 ffbf 	bl	8000c98 <__aeabi_uldivmod>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d54 <UART_SetConfig+0x2d4>)
 8006d20:	fba3 1302 	umull	r1, r3, r3, r2
 8006d24:	095b      	lsrs	r3, r3, #5
 8006d26:	2164      	movs	r1, #100	@ 0x64
 8006d28:	fb01 f303 	mul.w	r3, r1, r3
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	00db      	lsls	r3, r3, #3
 8006d30:	3332      	adds	r3, #50	@ 0x32
 8006d32:	4a08      	ldr	r2, [pc, #32]	@ (8006d54 <UART_SetConfig+0x2d4>)
 8006d34:	fba2 2303 	umull	r2, r3, r2, r3
 8006d38:	095b      	lsrs	r3, r3, #5
 8006d3a:	f003 0207 	and.w	r2, r3, #7
 8006d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4422      	add	r2, r4
 8006d46:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d48:	e106      	b.n	8006f58 <UART_SetConfig+0x4d8>
 8006d4a:	bf00      	nop
 8006d4c:	40011000 	.word	0x40011000
 8006d50:	40011400 	.word	0x40011400
 8006d54:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d62:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d66:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d6a:	4642      	mov	r2, r8
 8006d6c:	464b      	mov	r3, r9
 8006d6e:	1891      	adds	r1, r2, r2
 8006d70:	6239      	str	r1, [r7, #32]
 8006d72:	415b      	adcs	r3, r3
 8006d74:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d7a:	4641      	mov	r1, r8
 8006d7c:	1854      	adds	r4, r2, r1
 8006d7e:	4649      	mov	r1, r9
 8006d80:	eb43 0501 	adc.w	r5, r3, r1
 8006d84:	f04f 0200 	mov.w	r2, #0
 8006d88:	f04f 0300 	mov.w	r3, #0
 8006d8c:	00eb      	lsls	r3, r5, #3
 8006d8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d92:	00e2      	lsls	r2, r4, #3
 8006d94:	4614      	mov	r4, r2
 8006d96:	461d      	mov	r5, r3
 8006d98:	4643      	mov	r3, r8
 8006d9a:	18e3      	adds	r3, r4, r3
 8006d9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006da0:	464b      	mov	r3, r9
 8006da2:	eb45 0303 	adc.w	r3, r5, r3
 8006da6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006db6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006dba:	f04f 0200 	mov.w	r2, #0
 8006dbe:	f04f 0300 	mov.w	r3, #0
 8006dc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006dc6:	4629      	mov	r1, r5
 8006dc8:	008b      	lsls	r3, r1, #2
 8006dca:	4621      	mov	r1, r4
 8006dcc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dd0:	4621      	mov	r1, r4
 8006dd2:	008a      	lsls	r2, r1, #2
 8006dd4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006dd8:	f7f9 ff5e 	bl	8000c98 <__aeabi_uldivmod>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	4b60      	ldr	r3, [pc, #384]	@ (8006f64 <UART_SetConfig+0x4e4>)
 8006de2:	fba3 2302 	umull	r2, r3, r3, r2
 8006de6:	095b      	lsrs	r3, r3, #5
 8006de8:	011c      	lsls	r4, r3, #4
 8006dea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dee:	2200      	movs	r2, #0
 8006df0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006df4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006df8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006dfc:	4642      	mov	r2, r8
 8006dfe:	464b      	mov	r3, r9
 8006e00:	1891      	adds	r1, r2, r2
 8006e02:	61b9      	str	r1, [r7, #24]
 8006e04:	415b      	adcs	r3, r3
 8006e06:	61fb      	str	r3, [r7, #28]
 8006e08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e0c:	4641      	mov	r1, r8
 8006e0e:	1851      	adds	r1, r2, r1
 8006e10:	6139      	str	r1, [r7, #16]
 8006e12:	4649      	mov	r1, r9
 8006e14:	414b      	adcs	r3, r1
 8006e16:	617b      	str	r3, [r7, #20]
 8006e18:	f04f 0200 	mov.w	r2, #0
 8006e1c:	f04f 0300 	mov.w	r3, #0
 8006e20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e24:	4659      	mov	r1, fp
 8006e26:	00cb      	lsls	r3, r1, #3
 8006e28:	4651      	mov	r1, sl
 8006e2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e2e:	4651      	mov	r1, sl
 8006e30:	00ca      	lsls	r2, r1, #3
 8006e32:	4610      	mov	r0, r2
 8006e34:	4619      	mov	r1, r3
 8006e36:	4603      	mov	r3, r0
 8006e38:	4642      	mov	r2, r8
 8006e3a:	189b      	adds	r3, r3, r2
 8006e3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e40:	464b      	mov	r3, r9
 8006e42:	460a      	mov	r2, r1
 8006e44:	eb42 0303 	adc.w	r3, r2, r3
 8006e48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e56:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e58:	f04f 0200 	mov.w	r2, #0
 8006e5c:	f04f 0300 	mov.w	r3, #0
 8006e60:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006e64:	4649      	mov	r1, r9
 8006e66:	008b      	lsls	r3, r1, #2
 8006e68:	4641      	mov	r1, r8
 8006e6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e6e:	4641      	mov	r1, r8
 8006e70:	008a      	lsls	r2, r1, #2
 8006e72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e76:	f7f9 ff0f 	bl	8000c98 <__aeabi_uldivmod>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	4611      	mov	r1, r2
 8006e80:	4b38      	ldr	r3, [pc, #224]	@ (8006f64 <UART_SetConfig+0x4e4>)
 8006e82:	fba3 2301 	umull	r2, r3, r3, r1
 8006e86:	095b      	lsrs	r3, r3, #5
 8006e88:	2264      	movs	r2, #100	@ 0x64
 8006e8a:	fb02 f303 	mul.w	r3, r2, r3
 8006e8e:	1acb      	subs	r3, r1, r3
 8006e90:	011b      	lsls	r3, r3, #4
 8006e92:	3332      	adds	r3, #50	@ 0x32
 8006e94:	4a33      	ldr	r2, [pc, #204]	@ (8006f64 <UART_SetConfig+0x4e4>)
 8006e96:	fba2 2303 	umull	r2, r3, r2, r3
 8006e9a:	095b      	lsrs	r3, r3, #5
 8006e9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ea0:	441c      	add	r4, r3
 8006ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	673b      	str	r3, [r7, #112]	@ 0x70
 8006eaa:	677a      	str	r2, [r7, #116]	@ 0x74
 8006eac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006eb0:	4642      	mov	r2, r8
 8006eb2:	464b      	mov	r3, r9
 8006eb4:	1891      	adds	r1, r2, r2
 8006eb6:	60b9      	str	r1, [r7, #8]
 8006eb8:	415b      	adcs	r3, r3
 8006eba:	60fb      	str	r3, [r7, #12]
 8006ebc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ec0:	4641      	mov	r1, r8
 8006ec2:	1851      	adds	r1, r2, r1
 8006ec4:	6039      	str	r1, [r7, #0]
 8006ec6:	4649      	mov	r1, r9
 8006ec8:	414b      	adcs	r3, r1
 8006eca:	607b      	str	r3, [r7, #4]
 8006ecc:	f04f 0200 	mov.w	r2, #0
 8006ed0:	f04f 0300 	mov.w	r3, #0
 8006ed4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ed8:	4659      	mov	r1, fp
 8006eda:	00cb      	lsls	r3, r1, #3
 8006edc:	4651      	mov	r1, sl
 8006ede:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ee2:	4651      	mov	r1, sl
 8006ee4:	00ca      	lsls	r2, r1, #3
 8006ee6:	4610      	mov	r0, r2
 8006ee8:	4619      	mov	r1, r3
 8006eea:	4603      	mov	r3, r0
 8006eec:	4642      	mov	r2, r8
 8006eee:	189b      	adds	r3, r3, r2
 8006ef0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ef2:	464b      	mov	r3, r9
 8006ef4:	460a      	mov	r2, r1
 8006ef6:	eb42 0303 	adc.w	r3, r2, r3
 8006efa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f06:	667a      	str	r2, [r7, #100]	@ 0x64
 8006f08:	f04f 0200 	mov.w	r2, #0
 8006f0c:	f04f 0300 	mov.w	r3, #0
 8006f10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006f14:	4649      	mov	r1, r9
 8006f16:	008b      	lsls	r3, r1, #2
 8006f18:	4641      	mov	r1, r8
 8006f1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f1e:	4641      	mov	r1, r8
 8006f20:	008a      	lsls	r2, r1, #2
 8006f22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006f26:	f7f9 feb7 	bl	8000c98 <__aeabi_uldivmod>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f64 <UART_SetConfig+0x4e4>)
 8006f30:	fba3 1302 	umull	r1, r3, r3, r2
 8006f34:	095b      	lsrs	r3, r3, #5
 8006f36:	2164      	movs	r1, #100	@ 0x64
 8006f38:	fb01 f303 	mul.w	r3, r1, r3
 8006f3c:	1ad3      	subs	r3, r2, r3
 8006f3e:	011b      	lsls	r3, r3, #4
 8006f40:	3332      	adds	r3, #50	@ 0x32
 8006f42:	4a08      	ldr	r2, [pc, #32]	@ (8006f64 <UART_SetConfig+0x4e4>)
 8006f44:	fba2 2303 	umull	r2, r3, r2, r3
 8006f48:	095b      	lsrs	r3, r3, #5
 8006f4a:	f003 020f 	and.w	r2, r3, #15
 8006f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4422      	add	r2, r4
 8006f56:	609a      	str	r2, [r3, #8]
}
 8006f58:	bf00      	nop
 8006f5a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f64:	51eb851f 	.word	0x51eb851f

08006f68 <__cvt>:
 8006f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f6c:	ec57 6b10 	vmov	r6, r7, d0
 8006f70:	2f00      	cmp	r7, #0
 8006f72:	460c      	mov	r4, r1
 8006f74:	4619      	mov	r1, r3
 8006f76:	463b      	mov	r3, r7
 8006f78:	bfbb      	ittet	lt
 8006f7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006f7e:	461f      	movlt	r7, r3
 8006f80:	2300      	movge	r3, #0
 8006f82:	232d      	movlt	r3, #45	@ 0x2d
 8006f84:	700b      	strb	r3, [r1, #0]
 8006f86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006f8c:	4691      	mov	r9, r2
 8006f8e:	f023 0820 	bic.w	r8, r3, #32
 8006f92:	bfbc      	itt	lt
 8006f94:	4632      	movlt	r2, r6
 8006f96:	4616      	movlt	r6, r2
 8006f98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f9c:	d005      	beq.n	8006faa <__cvt+0x42>
 8006f9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006fa2:	d100      	bne.n	8006fa6 <__cvt+0x3e>
 8006fa4:	3401      	adds	r4, #1
 8006fa6:	2102      	movs	r1, #2
 8006fa8:	e000      	b.n	8006fac <__cvt+0x44>
 8006faa:	2103      	movs	r1, #3
 8006fac:	ab03      	add	r3, sp, #12
 8006fae:	9301      	str	r3, [sp, #4]
 8006fb0:	ab02      	add	r3, sp, #8
 8006fb2:	9300      	str	r3, [sp, #0]
 8006fb4:	ec47 6b10 	vmov	d0, r6, r7
 8006fb8:	4653      	mov	r3, sl
 8006fba:	4622      	mov	r2, r4
 8006fbc:	f001 f8a4 	bl	8008108 <_dtoa_r>
 8006fc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006fc4:	4605      	mov	r5, r0
 8006fc6:	d119      	bne.n	8006ffc <__cvt+0x94>
 8006fc8:	f019 0f01 	tst.w	r9, #1
 8006fcc:	d00e      	beq.n	8006fec <__cvt+0x84>
 8006fce:	eb00 0904 	add.w	r9, r0, r4
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	4630      	mov	r0, r6
 8006fd8:	4639      	mov	r1, r7
 8006fda:	f7f9 fd7d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fde:	b108      	cbz	r0, 8006fe4 <__cvt+0x7c>
 8006fe0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fe4:	2230      	movs	r2, #48	@ 0x30
 8006fe6:	9b03      	ldr	r3, [sp, #12]
 8006fe8:	454b      	cmp	r3, r9
 8006fea:	d31e      	bcc.n	800702a <__cvt+0xc2>
 8006fec:	9b03      	ldr	r3, [sp, #12]
 8006fee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ff0:	1b5b      	subs	r3, r3, r5
 8006ff2:	4628      	mov	r0, r5
 8006ff4:	6013      	str	r3, [r2, #0]
 8006ff6:	b004      	add	sp, #16
 8006ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ffc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007000:	eb00 0904 	add.w	r9, r0, r4
 8007004:	d1e5      	bne.n	8006fd2 <__cvt+0x6a>
 8007006:	7803      	ldrb	r3, [r0, #0]
 8007008:	2b30      	cmp	r3, #48	@ 0x30
 800700a:	d10a      	bne.n	8007022 <__cvt+0xba>
 800700c:	2200      	movs	r2, #0
 800700e:	2300      	movs	r3, #0
 8007010:	4630      	mov	r0, r6
 8007012:	4639      	mov	r1, r7
 8007014:	f7f9 fd60 	bl	8000ad8 <__aeabi_dcmpeq>
 8007018:	b918      	cbnz	r0, 8007022 <__cvt+0xba>
 800701a:	f1c4 0401 	rsb	r4, r4, #1
 800701e:	f8ca 4000 	str.w	r4, [sl]
 8007022:	f8da 3000 	ldr.w	r3, [sl]
 8007026:	4499      	add	r9, r3
 8007028:	e7d3      	b.n	8006fd2 <__cvt+0x6a>
 800702a:	1c59      	adds	r1, r3, #1
 800702c:	9103      	str	r1, [sp, #12]
 800702e:	701a      	strb	r2, [r3, #0]
 8007030:	e7d9      	b.n	8006fe6 <__cvt+0x7e>

08007032 <__exponent>:
 8007032:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007034:	2900      	cmp	r1, #0
 8007036:	bfba      	itte	lt
 8007038:	4249      	neglt	r1, r1
 800703a:	232d      	movlt	r3, #45	@ 0x2d
 800703c:	232b      	movge	r3, #43	@ 0x2b
 800703e:	2909      	cmp	r1, #9
 8007040:	7002      	strb	r2, [r0, #0]
 8007042:	7043      	strb	r3, [r0, #1]
 8007044:	dd29      	ble.n	800709a <__exponent+0x68>
 8007046:	f10d 0307 	add.w	r3, sp, #7
 800704a:	461d      	mov	r5, r3
 800704c:	270a      	movs	r7, #10
 800704e:	461a      	mov	r2, r3
 8007050:	fbb1 f6f7 	udiv	r6, r1, r7
 8007054:	fb07 1416 	mls	r4, r7, r6, r1
 8007058:	3430      	adds	r4, #48	@ 0x30
 800705a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800705e:	460c      	mov	r4, r1
 8007060:	2c63      	cmp	r4, #99	@ 0x63
 8007062:	f103 33ff 	add.w	r3, r3, #4294967295
 8007066:	4631      	mov	r1, r6
 8007068:	dcf1      	bgt.n	800704e <__exponent+0x1c>
 800706a:	3130      	adds	r1, #48	@ 0x30
 800706c:	1e94      	subs	r4, r2, #2
 800706e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007072:	1c41      	adds	r1, r0, #1
 8007074:	4623      	mov	r3, r4
 8007076:	42ab      	cmp	r3, r5
 8007078:	d30a      	bcc.n	8007090 <__exponent+0x5e>
 800707a:	f10d 0309 	add.w	r3, sp, #9
 800707e:	1a9b      	subs	r3, r3, r2
 8007080:	42ac      	cmp	r4, r5
 8007082:	bf88      	it	hi
 8007084:	2300      	movhi	r3, #0
 8007086:	3302      	adds	r3, #2
 8007088:	4403      	add	r3, r0
 800708a:	1a18      	subs	r0, r3, r0
 800708c:	b003      	add	sp, #12
 800708e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007090:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007094:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007098:	e7ed      	b.n	8007076 <__exponent+0x44>
 800709a:	2330      	movs	r3, #48	@ 0x30
 800709c:	3130      	adds	r1, #48	@ 0x30
 800709e:	7083      	strb	r3, [r0, #2]
 80070a0:	70c1      	strb	r1, [r0, #3]
 80070a2:	1d03      	adds	r3, r0, #4
 80070a4:	e7f1      	b.n	800708a <__exponent+0x58>
	...

080070a8 <_printf_float>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	b08d      	sub	sp, #52	@ 0x34
 80070ae:	460c      	mov	r4, r1
 80070b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80070b4:	4616      	mov	r6, r2
 80070b6:	461f      	mov	r7, r3
 80070b8:	4605      	mov	r5, r0
 80070ba:	f000 ff1f 	bl	8007efc <_localeconv_r>
 80070be:	6803      	ldr	r3, [r0, #0]
 80070c0:	9304      	str	r3, [sp, #16]
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7f9 f8dc 	bl	8000280 <strlen>
 80070c8:	2300      	movs	r3, #0
 80070ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80070cc:	f8d8 3000 	ldr.w	r3, [r8]
 80070d0:	9005      	str	r0, [sp, #20]
 80070d2:	3307      	adds	r3, #7
 80070d4:	f023 0307 	bic.w	r3, r3, #7
 80070d8:	f103 0208 	add.w	r2, r3, #8
 80070dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80070e0:	f8d4 b000 	ldr.w	fp, [r4]
 80070e4:	f8c8 2000 	str.w	r2, [r8]
 80070e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80070f0:	9307      	str	r3, [sp, #28]
 80070f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80070f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80070fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070fe:	4b9c      	ldr	r3, [pc, #624]	@ (8007370 <_printf_float+0x2c8>)
 8007100:	f04f 32ff 	mov.w	r2, #4294967295
 8007104:	f7f9 fd1a 	bl	8000b3c <__aeabi_dcmpun>
 8007108:	bb70      	cbnz	r0, 8007168 <_printf_float+0xc0>
 800710a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800710e:	4b98      	ldr	r3, [pc, #608]	@ (8007370 <_printf_float+0x2c8>)
 8007110:	f04f 32ff 	mov.w	r2, #4294967295
 8007114:	f7f9 fcf4 	bl	8000b00 <__aeabi_dcmple>
 8007118:	bb30      	cbnz	r0, 8007168 <_printf_float+0xc0>
 800711a:	2200      	movs	r2, #0
 800711c:	2300      	movs	r3, #0
 800711e:	4640      	mov	r0, r8
 8007120:	4649      	mov	r1, r9
 8007122:	f7f9 fce3 	bl	8000aec <__aeabi_dcmplt>
 8007126:	b110      	cbz	r0, 800712e <_printf_float+0x86>
 8007128:	232d      	movs	r3, #45	@ 0x2d
 800712a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800712e:	4a91      	ldr	r2, [pc, #580]	@ (8007374 <_printf_float+0x2cc>)
 8007130:	4b91      	ldr	r3, [pc, #580]	@ (8007378 <_printf_float+0x2d0>)
 8007132:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007136:	bf8c      	ite	hi
 8007138:	4690      	movhi	r8, r2
 800713a:	4698      	movls	r8, r3
 800713c:	2303      	movs	r3, #3
 800713e:	6123      	str	r3, [r4, #16]
 8007140:	f02b 0304 	bic.w	r3, fp, #4
 8007144:	6023      	str	r3, [r4, #0]
 8007146:	f04f 0900 	mov.w	r9, #0
 800714a:	9700      	str	r7, [sp, #0]
 800714c:	4633      	mov	r3, r6
 800714e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007150:	4621      	mov	r1, r4
 8007152:	4628      	mov	r0, r5
 8007154:	f000 f9d2 	bl	80074fc <_printf_common>
 8007158:	3001      	adds	r0, #1
 800715a:	f040 808d 	bne.w	8007278 <_printf_float+0x1d0>
 800715e:	f04f 30ff 	mov.w	r0, #4294967295
 8007162:	b00d      	add	sp, #52	@ 0x34
 8007164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007168:	4642      	mov	r2, r8
 800716a:	464b      	mov	r3, r9
 800716c:	4640      	mov	r0, r8
 800716e:	4649      	mov	r1, r9
 8007170:	f7f9 fce4 	bl	8000b3c <__aeabi_dcmpun>
 8007174:	b140      	cbz	r0, 8007188 <_printf_float+0xe0>
 8007176:	464b      	mov	r3, r9
 8007178:	2b00      	cmp	r3, #0
 800717a:	bfbc      	itt	lt
 800717c:	232d      	movlt	r3, #45	@ 0x2d
 800717e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007182:	4a7e      	ldr	r2, [pc, #504]	@ (800737c <_printf_float+0x2d4>)
 8007184:	4b7e      	ldr	r3, [pc, #504]	@ (8007380 <_printf_float+0x2d8>)
 8007186:	e7d4      	b.n	8007132 <_printf_float+0x8a>
 8007188:	6863      	ldr	r3, [r4, #4]
 800718a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800718e:	9206      	str	r2, [sp, #24]
 8007190:	1c5a      	adds	r2, r3, #1
 8007192:	d13b      	bne.n	800720c <_printf_float+0x164>
 8007194:	2306      	movs	r3, #6
 8007196:	6063      	str	r3, [r4, #4]
 8007198:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800719c:	2300      	movs	r3, #0
 800719e:	6022      	str	r2, [r4, #0]
 80071a0:	9303      	str	r3, [sp, #12]
 80071a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80071a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80071a8:	ab09      	add	r3, sp, #36	@ 0x24
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	6861      	ldr	r1, [r4, #4]
 80071ae:	ec49 8b10 	vmov	d0, r8, r9
 80071b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80071b6:	4628      	mov	r0, r5
 80071b8:	f7ff fed6 	bl	8006f68 <__cvt>
 80071bc:	9b06      	ldr	r3, [sp, #24]
 80071be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071c0:	2b47      	cmp	r3, #71	@ 0x47
 80071c2:	4680      	mov	r8, r0
 80071c4:	d129      	bne.n	800721a <_printf_float+0x172>
 80071c6:	1cc8      	adds	r0, r1, #3
 80071c8:	db02      	blt.n	80071d0 <_printf_float+0x128>
 80071ca:	6863      	ldr	r3, [r4, #4]
 80071cc:	4299      	cmp	r1, r3
 80071ce:	dd41      	ble.n	8007254 <_printf_float+0x1ac>
 80071d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80071d4:	fa5f fa8a 	uxtb.w	sl, sl
 80071d8:	3901      	subs	r1, #1
 80071da:	4652      	mov	r2, sl
 80071dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80071e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80071e2:	f7ff ff26 	bl	8007032 <__exponent>
 80071e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071e8:	1813      	adds	r3, r2, r0
 80071ea:	2a01      	cmp	r2, #1
 80071ec:	4681      	mov	r9, r0
 80071ee:	6123      	str	r3, [r4, #16]
 80071f0:	dc02      	bgt.n	80071f8 <_printf_float+0x150>
 80071f2:	6822      	ldr	r2, [r4, #0]
 80071f4:	07d2      	lsls	r2, r2, #31
 80071f6:	d501      	bpl.n	80071fc <_printf_float+0x154>
 80071f8:	3301      	adds	r3, #1
 80071fa:	6123      	str	r3, [r4, #16]
 80071fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007200:	2b00      	cmp	r3, #0
 8007202:	d0a2      	beq.n	800714a <_printf_float+0xa2>
 8007204:	232d      	movs	r3, #45	@ 0x2d
 8007206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800720a:	e79e      	b.n	800714a <_printf_float+0xa2>
 800720c:	9a06      	ldr	r2, [sp, #24]
 800720e:	2a47      	cmp	r2, #71	@ 0x47
 8007210:	d1c2      	bne.n	8007198 <_printf_float+0xf0>
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1c0      	bne.n	8007198 <_printf_float+0xf0>
 8007216:	2301      	movs	r3, #1
 8007218:	e7bd      	b.n	8007196 <_printf_float+0xee>
 800721a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800721e:	d9db      	bls.n	80071d8 <_printf_float+0x130>
 8007220:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007224:	d118      	bne.n	8007258 <_printf_float+0x1b0>
 8007226:	2900      	cmp	r1, #0
 8007228:	6863      	ldr	r3, [r4, #4]
 800722a:	dd0b      	ble.n	8007244 <_printf_float+0x19c>
 800722c:	6121      	str	r1, [r4, #16]
 800722e:	b913      	cbnz	r3, 8007236 <_printf_float+0x18e>
 8007230:	6822      	ldr	r2, [r4, #0]
 8007232:	07d0      	lsls	r0, r2, #31
 8007234:	d502      	bpl.n	800723c <_printf_float+0x194>
 8007236:	3301      	adds	r3, #1
 8007238:	440b      	add	r3, r1
 800723a:	6123      	str	r3, [r4, #16]
 800723c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800723e:	f04f 0900 	mov.w	r9, #0
 8007242:	e7db      	b.n	80071fc <_printf_float+0x154>
 8007244:	b913      	cbnz	r3, 800724c <_printf_float+0x1a4>
 8007246:	6822      	ldr	r2, [r4, #0]
 8007248:	07d2      	lsls	r2, r2, #31
 800724a:	d501      	bpl.n	8007250 <_printf_float+0x1a8>
 800724c:	3302      	adds	r3, #2
 800724e:	e7f4      	b.n	800723a <_printf_float+0x192>
 8007250:	2301      	movs	r3, #1
 8007252:	e7f2      	b.n	800723a <_printf_float+0x192>
 8007254:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800725a:	4299      	cmp	r1, r3
 800725c:	db05      	blt.n	800726a <_printf_float+0x1c2>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	6121      	str	r1, [r4, #16]
 8007262:	07d8      	lsls	r0, r3, #31
 8007264:	d5ea      	bpl.n	800723c <_printf_float+0x194>
 8007266:	1c4b      	adds	r3, r1, #1
 8007268:	e7e7      	b.n	800723a <_printf_float+0x192>
 800726a:	2900      	cmp	r1, #0
 800726c:	bfd4      	ite	le
 800726e:	f1c1 0202 	rsble	r2, r1, #2
 8007272:	2201      	movgt	r2, #1
 8007274:	4413      	add	r3, r2
 8007276:	e7e0      	b.n	800723a <_printf_float+0x192>
 8007278:	6823      	ldr	r3, [r4, #0]
 800727a:	055a      	lsls	r2, r3, #21
 800727c:	d407      	bmi.n	800728e <_printf_float+0x1e6>
 800727e:	6923      	ldr	r3, [r4, #16]
 8007280:	4642      	mov	r2, r8
 8007282:	4631      	mov	r1, r6
 8007284:	4628      	mov	r0, r5
 8007286:	47b8      	blx	r7
 8007288:	3001      	adds	r0, #1
 800728a:	d12b      	bne.n	80072e4 <_printf_float+0x23c>
 800728c:	e767      	b.n	800715e <_printf_float+0xb6>
 800728e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007292:	f240 80dd 	bls.w	8007450 <_printf_float+0x3a8>
 8007296:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800729a:	2200      	movs	r2, #0
 800729c:	2300      	movs	r3, #0
 800729e:	f7f9 fc1b 	bl	8000ad8 <__aeabi_dcmpeq>
 80072a2:	2800      	cmp	r0, #0
 80072a4:	d033      	beq.n	800730e <_printf_float+0x266>
 80072a6:	4a37      	ldr	r2, [pc, #220]	@ (8007384 <_printf_float+0x2dc>)
 80072a8:	2301      	movs	r3, #1
 80072aa:	4631      	mov	r1, r6
 80072ac:	4628      	mov	r0, r5
 80072ae:	47b8      	blx	r7
 80072b0:	3001      	adds	r0, #1
 80072b2:	f43f af54 	beq.w	800715e <_printf_float+0xb6>
 80072b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80072ba:	4543      	cmp	r3, r8
 80072bc:	db02      	blt.n	80072c4 <_printf_float+0x21c>
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	07d8      	lsls	r0, r3, #31
 80072c2:	d50f      	bpl.n	80072e4 <_printf_float+0x23c>
 80072c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072c8:	4631      	mov	r1, r6
 80072ca:	4628      	mov	r0, r5
 80072cc:	47b8      	blx	r7
 80072ce:	3001      	adds	r0, #1
 80072d0:	f43f af45 	beq.w	800715e <_printf_float+0xb6>
 80072d4:	f04f 0900 	mov.w	r9, #0
 80072d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80072dc:	f104 0a1a 	add.w	sl, r4, #26
 80072e0:	45c8      	cmp	r8, r9
 80072e2:	dc09      	bgt.n	80072f8 <_printf_float+0x250>
 80072e4:	6823      	ldr	r3, [r4, #0]
 80072e6:	079b      	lsls	r3, r3, #30
 80072e8:	f100 8103 	bmi.w	80074f2 <_printf_float+0x44a>
 80072ec:	68e0      	ldr	r0, [r4, #12]
 80072ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072f0:	4298      	cmp	r0, r3
 80072f2:	bfb8      	it	lt
 80072f4:	4618      	movlt	r0, r3
 80072f6:	e734      	b.n	8007162 <_printf_float+0xba>
 80072f8:	2301      	movs	r3, #1
 80072fa:	4652      	mov	r2, sl
 80072fc:	4631      	mov	r1, r6
 80072fe:	4628      	mov	r0, r5
 8007300:	47b8      	blx	r7
 8007302:	3001      	adds	r0, #1
 8007304:	f43f af2b 	beq.w	800715e <_printf_float+0xb6>
 8007308:	f109 0901 	add.w	r9, r9, #1
 800730c:	e7e8      	b.n	80072e0 <_printf_float+0x238>
 800730e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007310:	2b00      	cmp	r3, #0
 8007312:	dc39      	bgt.n	8007388 <_printf_float+0x2e0>
 8007314:	4a1b      	ldr	r2, [pc, #108]	@ (8007384 <_printf_float+0x2dc>)
 8007316:	2301      	movs	r3, #1
 8007318:	4631      	mov	r1, r6
 800731a:	4628      	mov	r0, r5
 800731c:	47b8      	blx	r7
 800731e:	3001      	adds	r0, #1
 8007320:	f43f af1d 	beq.w	800715e <_printf_float+0xb6>
 8007324:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007328:	ea59 0303 	orrs.w	r3, r9, r3
 800732c:	d102      	bne.n	8007334 <_printf_float+0x28c>
 800732e:	6823      	ldr	r3, [r4, #0]
 8007330:	07d9      	lsls	r1, r3, #31
 8007332:	d5d7      	bpl.n	80072e4 <_printf_float+0x23c>
 8007334:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007338:	4631      	mov	r1, r6
 800733a:	4628      	mov	r0, r5
 800733c:	47b8      	blx	r7
 800733e:	3001      	adds	r0, #1
 8007340:	f43f af0d 	beq.w	800715e <_printf_float+0xb6>
 8007344:	f04f 0a00 	mov.w	sl, #0
 8007348:	f104 0b1a 	add.w	fp, r4, #26
 800734c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800734e:	425b      	negs	r3, r3
 8007350:	4553      	cmp	r3, sl
 8007352:	dc01      	bgt.n	8007358 <_printf_float+0x2b0>
 8007354:	464b      	mov	r3, r9
 8007356:	e793      	b.n	8007280 <_printf_float+0x1d8>
 8007358:	2301      	movs	r3, #1
 800735a:	465a      	mov	r2, fp
 800735c:	4631      	mov	r1, r6
 800735e:	4628      	mov	r0, r5
 8007360:	47b8      	blx	r7
 8007362:	3001      	adds	r0, #1
 8007364:	f43f aefb 	beq.w	800715e <_printf_float+0xb6>
 8007368:	f10a 0a01 	add.w	sl, sl, #1
 800736c:	e7ee      	b.n	800734c <_printf_float+0x2a4>
 800736e:	bf00      	nop
 8007370:	7fefffff 	.word	0x7fefffff
 8007374:	0800b6f0 	.word	0x0800b6f0
 8007378:	0800b6ec 	.word	0x0800b6ec
 800737c:	0800b6f8 	.word	0x0800b6f8
 8007380:	0800b6f4 	.word	0x0800b6f4
 8007384:	0800b6fc 	.word	0x0800b6fc
 8007388:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800738a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800738e:	4553      	cmp	r3, sl
 8007390:	bfa8      	it	ge
 8007392:	4653      	movge	r3, sl
 8007394:	2b00      	cmp	r3, #0
 8007396:	4699      	mov	r9, r3
 8007398:	dc36      	bgt.n	8007408 <_printf_float+0x360>
 800739a:	f04f 0b00 	mov.w	fp, #0
 800739e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073a2:	f104 021a 	add.w	r2, r4, #26
 80073a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80073a8:	9306      	str	r3, [sp, #24]
 80073aa:	eba3 0309 	sub.w	r3, r3, r9
 80073ae:	455b      	cmp	r3, fp
 80073b0:	dc31      	bgt.n	8007416 <_printf_float+0x36e>
 80073b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073b4:	459a      	cmp	sl, r3
 80073b6:	dc3a      	bgt.n	800742e <_printf_float+0x386>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	07da      	lsls	r2, r3, #31
 80073bc:	d437      	bmi.n	800742e <_printf_float+0x386>
 80073be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c0:	ebaa 0903 	sub.w	r9, sl, r3
 80073c4:	9b06      	ldr	r3, [sp, #24]
 80073c6:	ebaa 0303 	sub.w	r3, sl, r3
 80073ca:	4599      	cmp	r9, r3
 80073cc:	bfa8      	it	ge
 80073ce:	4699      	movge	r9, r3
 80073d0:	f1b9 0f00 	cmp.w	r9, #0
 80073d4:	dc33      	bgt.n	800743e <_printf_float+0x396>
 80073d6:	f04f 0800 	mov.w	r8, #0
 80073da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073de:	f104 0b1a 	add.w	fp, r4, #26
 80073e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e4:	ebaa 0303 	sub.w	r3, sl, r3
 80073e8:	eba3 0309 	sub.w	r3, r3, r9
 80073ec:	4543      	cmp	r3, r8
 80073ee:	f77f af79 	ble.w	80072e4 <_printf_float+0x23c>
 80073f2:	2301      	movs	r3, #1
 80073f4:	465a      	mov	r2, fp
 80073f6:	4631      	mov	r1, r6
 80073f8:	4628      	mov	r0, r5
 80073fa:	47b8      	blx	r7
 80073fc:	3001      	adds	r0, #1
 80073fe:	f43f aeae 	beq.w	800715e <_printf_float+0xb6>
 8007402:	f108 0801 	add.w	r8, r8, #1
 8007406:	e7ec      	b.n	80073e2 <_printf_float+0x33a>
 8007408:	4642      	mov	r2, r8
 800740a:	4631      	mov	r1, r6
 800740c:	4628      	mov	r0, r5
 800740e:	47b8      	blx	r7
 8007410:	3001      	adds	r0, #1
 8007412:	d1c2      	bne.n	800739a <_printf_float+0x2f2>
 8007414:	e6a3      	b.n	800715e <_printf_float+0xb6>
 8007416:	2301      	movs	r3, #1
 8007418:	4631      	mov	r1, r6
 800741a:	4628      	mov	r0, r5
 800741c:	9206      	str	r2, [sp, #24]
 800741e:	47b8      	blx	r7
 8007420:	3001      	adds	r0, #1
 8007422:	f43f ae9c 	beq.w	800715e <_printf_float+0xb6>
 8007426:	9a06      	ldr	r2, [sp, #24]
 8007428:	f10b 0b01 	add.w	fp, fp, #1
 800742c:	e7bb      	b.n	80073a6 <_printf_float+0x2fe>
 800742e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007432:	4631      	mov	r1, r6
 8007434:	4628      	mov	r0, r5
 8007436:	47b8      	blx	r7
 8007438:	3001      	adds	r0, #1
 800743a:	d1c0      	bne.n	80073be <_printf_float+0x316>
 800743c:	e68f      	b.n	800715e <_printf_float+0xb6>
 800743e:	9a06      	ldr	r2, [sp, #24]
 8007440:	464b      	mov	r3, r9
 8007442:	4442      	add	r2, r8
 8007444:	4631      	mov	r1, r6
 8007446:	4628      	mov	r0, r5
 8007448:	47b8      	blx	r7
 800744a:	3001      	adds	r0, #1
 800744c:	d1c3      	bne.n	80073d6 <_printf_float+0x32e>
 800744e:	e686      	b.n	800715e <_printf_float+0xb6>
 8007450:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007454:	f1ba 0f01 	cmp.w	sl, #1
 8007458:	dc01      	bgt.n	800745e <_printf_float+0x3b6>
 800745a:	07db      	lsls	r3, r3, #31
 800745c:	d536      	bpl.n	80074cc <_printf_float+0x424>
 800745e:	2301      	movs	r3, #1
 8007460:	4642      	mov	r2, r8
 8007462:	4631      	mov	r1, r6
 8007464:	4628      	mov	r0, r5
 8007466:	47b8      	blx	r7
 8007468:	3001      	adds	r0, #1
 800746a:	f43f ae78 	beq.w	800715e <_printf_float+0xb6>
 800746e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007472:	4631      	mov	r1, r6
 8007474:	4628      	mov	r0, r5
 8007476:	47b8      	blx	r7
 8007478:	3001      	adds	r0, #1
 800747a:	f43f ae70 	beq.w	800715e <_printf_float+0xb6>
 800747e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007482:	2200      	movs	r2, #0
 8007484:	2300      	movs	r3, #0
 8007486:	f10a 3aff 	add.w	sl, sl, #4294967295
 800748a:	f7f9 fb25 	bl	8000ad8 <__aeabi_dcmpeq>
 800748e:	b9c0      	cbnz	r0, 80074c2 <_printf_float+0x41a>
 8007490:	4653      	mov	r3, sl
 8007492:	f108 0201 	add.w	r2, r8, #1
 8007496:	4631      	mov	r1, r6
 8007498:	4628      	mov	r0, r5
 800749a:	47b8      	blx	r7
 800749c:	3001      	adds	r0, #1
 800749e:	d10c      	bne.n	80074ba <_printf_float+0x412>
 80074a0:	e65d      	b.n	800715e <_printf_float+0xb6>
 80074a2:	2301      	movs	r3, #1
 80074a4:	465a      	mov	r2, fp
 80074a6:	4631      	mov	r1, r6
 80074a8:	4628      	mov	r0, r5
 80074aa:	47b8      	blx	r7
 80074ac:	3001      	adds	r0, #1
 80074ae:	f43f ae56 	beq.w	800715e <_printf_float+0xb6>
 80074b2:	f108 0801 	add.w	r8, r8, #1
 80074b6:	45d0      	cmp	r8, sl
 80074b8:	dbf3      	blt.n	80074a2 <_printf_float+0x3fa>
 80074ba:	464b      	mov	r3, r9
 80074bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80074c0:	e6df      	b.n	8007282 <_printf_float+0x1da>
 80074c2:	f04f 0800 	mov.w	r8, #0
 80074c6:	f104 0b1a 	add.w	fp, r4, #26
 80074ca:	e7f4      	b.n	80074b6 <_printf_float+0x40e>
 80074cc:	2301      	movs	r3, #1
 80074ce:	4642      	mov	r2, r8
 80074d0:	e7e1      	b.n	8007496 <_printf_float+0x3ee>
 80074d2:	2301      	movs	r3, #1
 80074d4:	464a      	mov	r2, r9
 80074d6:	4631      	mov	r1, r6
 80074d8:	4628      	mov	r0, r5
 80074da:	47b8      	blx	r7
 80074dc:	3001      	adds	r0, #1
 80074de:	f43f ae3e 	beq.w	800715e <_printf_float+0xb6>
 80074e2:	f108 0801 	add.w	r8, r8, #1
 80074e6:	68e3      	ldr	r3, [r4, #12]
 80074e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80074ea:	1a5b      	subs	r3, r3, r1
 80074ec:	4543      	cmp	r3, r8
 80074ee:	dcf0      	bgt.n	80074d2 <_printf_float+0x42a>
 80074f0:	e6fc      	b.n	80072ec <_printf_float+0x244>
 80074f2:	f04f 0800 	mov.w	r8, #0
 80074f6:	f104 0919 	add.w	r9, r4, #25
 80074fa:	e7f4      	b.n	80074e6 <_printf_float+0x43e>

080074fc <_printf_common>:
 80074fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007500:	4616      	mov	r6, r2
 8007502:	4698      	mov	r8, r3
 8007504:	688a      	ldr	r2, [r1, #8]
 8007506:	690b      	ldr	r3, [r1, #16]
 8007508:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800750c:	4293      	cmp	r3, r2
 800750e:	bfb8      	it	lt
 8007510:	4613      	movlt	r3, r2
 8007512:	6033      	str	r3, [r6, #0]
 8007514:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007518:	4607      	mov	r7, r0
 800751a:	460c      	mov	r4, r1
 800751c:	b10a      	cbz	r2, 8007522 <_printf_common+0x26>
 800751e:	3301      	adds	r3, #1
 8007520:	6033      	str	r3, [r6, #0]
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	0699      	lsls	r1, r3, #26
 8007526:	bf42      	ittt	mi
 8007528:	6833      	ldrmi	r3, [r6, #0]
 800752a:	3302      	addmi	r3, #2
 800752c:	6033      	strmi	r3, [r6, #0]
 800752e:	6825      	ldr	r5, [r4, #0]
 8007530:	f015 0506 	ands.w	r5, r5, #6
 8007534:	d106      	bne.n	8007544 <_printf_common+0x48>
 8007536:	f104 0a19 	add.w	sl, r4, #25
 800753a:	68e3      	ldr	r3, [r4, #12]
 800753c:	6832      	ldr	r2, [r6, #0]
 800753e:	1a9b      	subs	r3, r3, r2
 8007540:	42ab      	cmp	r3, r5
 8007542:	dc26      	bgt.n	8007592 <_printf_common+0x96>
 8007544:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007548:	6822      	ldr	r2, [r4, #0]
 800754a:	3b00      	subs	r3, #0
 800754c:	bf18      	it	ne
 800754e:	2301      	movne	r3, #1
 8007550:	0692      	lsls	r2, r2, #26
 8007552:	d42b      	bmi.n	80075ac <_printf_common+0xb0>
 8007554:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007558:	4641      	mov	r1, r8
 800755a:	4638      	mov	r0, r7
 800755c:	47c8      	blx	r9
 800755e:	3001      	adds	r0, #1
 8007560:	d01e      	beq.n	80075a0 <_printf_common+0xa4>
 8007562:	6823      	ldr	r3, [r4, #0]
 8007564:	6922      	ldr	r2, [r4, #16]
 8007566:	f003 0306 	and.w	r3, r3, #6
 800756a:	2b04      	cmp	r3, #4
 800756c:	bf02      	ittt	eq
 800756e:	68e5      	ldreq	r5, [r4, #12]
 8007570:	6833      	ldreq	r3, [r6, #0]
 8007572:	1aed      	subeq	r5, r5, r3
 8007574:	68a3      	ldr	r3, [r4, #8]
 8007576:	bf0c      	ite	eq
 8007578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800757c:	2500      	movne	r5, #0
 800757e:	4293      	cmp	r3, r2
 8007580:	bfc4      	itt	gt
 8007582:	1a9b      	subgt	r3, r3, r2
 8007584:	18ed      	addgt	r5, r5, r3
 8007586:	2600      	movs	r6, #0
 8007588:	341a      	adds	r4, #26
 800758a:	42b5      	cmp	r5, r6
 800758c:	d11a      	bne.n	80075c4 <_printf_common+0xc8>
 800758e:	2000      	movs	r0, #0
 8007590:	e008      	b.n	80075a4 <_printf_common+0xa8>
 8007592:	2301      	movs	r3, #1
 8007594:	4652      	mov	r2, sl
 8007596:	4641      	mov	r1, r8
 8007598:	4638      	mov	r0, r7
 800759a:	47c8      	blx	r9
 800759c:	3001      	adds	r0, #1
 800759e:	d103      	bne.n	80075a8 <_printf_common+0xac>
 80075a0:	f04f 30ff 	mov.w	r0, #4294967295
 80075a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a8:	3501      	adds	r5, #1
 80075aa:	e7c6      	b.n	800753a <_printf_common+0x3e>
 80075ac:	18e1      	adds	r1, r4, r3
 80075ae:	1c5a      	adds	r2, r3, #1
 80075b0:	2030      	movs	r0, #48	@ 0x30
 80075b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075b6:	4422      	add	r2, r4
 80075b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075c0:	3302      	adds	r3, #2
 80075c2:	e7c7      	b.n	8007554 <_printf_common+0x58>
 80075c4:	2301      	movs	r3, #1
 80075c6:	4622      	mov	r2, r4
 80075c8:	4641      	mov	r1, r8
 80075ca:	4638      	mov	r0, r7
 80075cc:	47c8      	blx	r9
 80075ce:	3001      	adds	r0, #1
 80075d0:	d0e6      	beq.n	80075a0 <_printf_common+0xa4>
 80075d2:	3601      	adds	r6, #1
 80075d4:	e7d9      	b.n	800758a <_printf_common+0x8e>
	...

080075d8 <_printf_i>:
 80075d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075dc:	7e0f      	ldrb	r7, [r1, #24]
 80075de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075e0:	2f78      	cmp	r7, #120	@ 0x78
 80075e2:	4691      	mov	r9, r2
 80075e4:	4680      	mov	r8, r0
 80075e6:	460c      	mov	r4, r1
 80075e8:	469a      	mov	sl, r3
 80075ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075ee:	d807      	bhi.n	8007600 <_printf_i+0x28>
 80075f0:	2f62      	cmp	r7, #98	@ 0x62
 80075f2:	d80a      	bhi.n	800760a <_printf_i+0x32>
 80075f4:	2f00      	cmp	r7, #0
 80075f6:	f000 80d1 	beq.w	800779c <_printf_i+0x1c4>
 80075fa:	2f58      	cmp	r7, #88	@ 0x58
 80075fc:	f000 80b8 	beq.w	8007770 <_printf_i+0x198>
 8007600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007604:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007608:	e03a      	b.n	8007680 <_printf_i+0xa8>
 800760a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800760e:	2b15      	cmp	r3, #21
 8007610:	d8f6      	bhi.n	8007600 <_printf_i+0x28>
 8007612:	a101      	add	r1, pc, #4	@ (adr r1, 8007618 <_printf_i+0x40>)
 8007614:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007618:	08007671 	.word	0x08007671
 800761c:	08007685 	.word	0x08007685
 8007620:	08007601 	.word	0x08007601
 8007624:	08007601 	.word	0x08007601
 8007628:	08007601 	.word	0x08007601
 800762c:	08007601 	.word	0x08007601
 8007630:	08007685 	.word	0x08007685
 8007634:	08007601 	.word	0x08007601
 8007638:	08007601 	.word	0x08007601
 800763c:	08007601 	.word	0x08007601
 8007640:	08007601 	.word	0x08007601
 8007644:	08007783 	.word	0x08007783
 8007648:	080076af 	.word	0x080076af
 800764c:	0800773d 	.word	0x0800773d
 8007650:	08007601 	.word	0x08007601
 8007654:	08007601 	.word	0x08007601
 8007658:	080077a5 	.word	0x080077a5
 800765c:	08007601 	.word	0x08007601
 8007660:	080076af 	.word	0x080076af
 8007664:	08007601 	.word	0x08007601
 8007668:	08007601 	.word	0x08007601
 800766c:	08007745 	.word	0x08007745
 8007670:	6833      	ldr	r3, [r6, #0]
 8007672:	1d1a      	adds	r2, r3, #4
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	6032      	str	r2, [r6, #0]
 8007678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800767c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007680:	2301      	movs	r3, #1
 8007682:	e09c      	b.n	80077be <_printf_i+0x1e6>
 8007684:	6833      	ldr	r3, [r6, #0]
 8007686:	6820      	ldr	r0, [r4, #0]
 8007688:	1d19      	adds	r1, r3, #4
 800768a:	6031      	str	r1, [r6, #0]
 800768c:	0606      	lsls	r6, r0, #24
 800768e:	d501      	bpl.n	8007694 <_printf_i+0xbc>
 8007690:	681d      	ldr	r5, [r3, #0]
 8007692:	e003      	b.n	800769c <_printf_i+0xc4>
 8007694:	0645      	lsls	r5, r0, #25
 8007696:	d5fb      	bpl.n	8007690 <_printf_i+0xb8>
 8007698:	f9b3 5000 	ldrsh.w	r5, [r3]
 800769c:	2d00      	cmp	r5, #0
 800769e:	da03      	bge.n	80076a8 <_printf_i+0xd0>
 80076a0:	232d      	movs	r3, #45	@ 0x2d
 80076a2:	426d      	negs	r5, r5
 80076a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076a8:	4858      	ldr	r0, [pc, #352]	@ (800780c <_printf_i+0x234>)
 80076aa:	230a      	movs	r3, #10
 80076ac:	e011      	b.n	80076d2 <_printf_i+0xfa>
 80076ae:	6821      	ldr	r1, [r4, #0]
 80076b0:	6833      	ldr	r3, [r6, #0]
 80076b2:	0608      	lsls	r0, r1, #24
 80076b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80076b8:	d402      	bmi.n	80076c0 <_printf_i+0xe8>
 80076ba:	0649      	lsls	r1, r1, #25
 80076bc:	bf48      	it	mi
 80076be:	b2ad      	uxthmi	r5, r5
 80076c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80076c2:	4852      	ldr	r0, [pc, #328]	@ (800780c <_printf_i+0x234>)
 80076c4:	6033      	str	r3, [r6, #0]
 80076c6:	bf14      	ite	ne
 80076c8:	230a      	movne	r3, #10
 80076ca:	2308      	moveq	r3, #8
 80076cc:	2100      	movs	r1, #0
 80076ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076d2:	6866      	ldr	r6, [r4, #4]
 80076d4:	60a6      	str	r6, [r4, #8]
 80076d6:	2e00      	cmp	r6, #0
 80076d8:	db05      	blt.n	80076e6 <_printf_i+0x10e>
 80076da:	6821      	ldr	r1, [r4, #0]
 80076dc:	432e      	orrs	r6, r5
 80076de:	f021 0104 	bic.w	r1, r1, #4
 80076e2:	6021      	str	r1, [r4, #0]
 80076e4:	d04b      	beq.n	800777e <_printf_i+0x1a6>
 80076e6:	4616      	mov	r6, r2
 80076e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80076ec:	fb03 5711 	mls	r7, r3, r1, r5
 80076f0:	5dc7      	ldrb	r7, [r0, r7]
 80076f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076f6:	462f      	mov	r7, r5
 80076f8:	42bb      	cmp	r3, r7
 80076fa:	460d      	mov	r5, r1
 80076fc:	d9f4      	bls.n	80076e8 <_printf_i+0x110>
 80076fe:	2b08      	cmp	r3, #8
 8007700:	d10b      	bne.n	800771a <_printf_i+0x142>
 8007702:	6823      	ldr	r3, [r4, #0]
 8007704:	07df      	lsls	r7, r3, #31
 8007706:	d508      	bpl.n	800771a <_printf_i+0x142>
 8007708:	6923      	ldr	r3, [r4, #16]
 800770a:	6861      	ldr	r1, [r4, #4]
 800770c:	4299      	cmp	r1, r3
 800770e:	bfde      	ittt	le
 8007710:	2330      	movle	r3, #48	@ 0x30
 8007712:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007716:	f106 36ff 	addle.w	r6, r6, #4294967295
 800771a:	1b92      	subs	r2, r2, r6
 800771c:	6122      	str	r2, [r4, #16]
 800771e:	f8cd a000 	str.w	sl, [sp]
 8007722:	464b      	mov	r3, r9
 8007724:	aa03      	add	r2, sp, #12
 8007726:	4621      	mov	r1, r4
 8007728:	4640      	mov	r0, r8
 800772a:	f7ff fee7 	bl	80074fc <_printf_common>
 800772e:	3001      	adds	r0, #1
 8007730:	d14a      	bne.n	80077c8 <_printf_i+0x1f0>
 8007732:	f04f 30ff 	mov.w	r0, #4294967295
 8007736:	b004      	add	sp, #16
 8007738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	f043 0320 	orr.w	r3, r3, #32
 8007742:	6023      	str	r3, [r4, #0]
 8007744:	4832      	ldr	r0, [pc, #200]	@ (8007810 <_printf_i+0x238>)
 8007746:	2778      	movs	r7, #120	@ 0x78
 8007748:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	6831      	ldr	r1, [r6, #0]
 8007750:	061f      	lsls	r7, r3, #24
 8007752:	f851 5b04 	ldr.w	r5, [r1], #4
 8007756:	d402      	bmi.n	800775e <_printf_i+0x186>
 8007758:	065f      	lsls	r7, r3, #25
 800775a:	bf48      	it	mi
 800775c:	b2ad      	uxthmi	r5, r5
 800775e:	6031      	str	r1, [r6, #0]
 8007760:	07d9      	lsls	r1, r3, #31
 8007762:	bf44      	itt	mi
 8007764:	f043 0320 	orrmi.w	r3, r3, #32
 8007768:	6023      	strmi	r3, [r4, #0]
 800776a:	b11d      	cbz	r5, 8007774 <_printf_i+0x19c>
 800776c:	2310      	movs	r3, #16
 800776e:	e7ad      	b.n	80076cc <_printf_i+0xf4>
 8007770:	4826      	ldr	r0, [pc, #152]	@ (800780c <_printf_i+0x234>)
 8007772:	e7e9      	b.n	8007748 <_printf_i+0x170>
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	f023 0320 	bic.w	r3, r3, #32
 800777a:	6023      	str	r3, [r4, #0]
 800777c:	e7f6      	b.n	800776c <_printf_i+0x194>
 800777e:	4616      	mov	r6, r2
 8007780:	e7bd      	b.n	80076fe <_printf_i+0x126>
 8007782:	6833      	ldr	r3, [r6, #0]
 8007784:	6825      	ldr	r5, [r4, #0]
 8007786:	6961      	ldr	r1, [r4, #20]
 8007788:	1d18      	adds	r0, r3, #4
 800778a:	6030      	str	r0, [r6, #0]
 800778c:	062e      	lsls	r6, r5, #24
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	d501      	bpl.n	8007796 <_printf_i+0x1be>
 8007792:	6019      	str	r1, [r3, #0]
 8007794:	e002      	b.n	800779c <_printf_i+0x1c4>
 8007796:	0668      	lsls	r0, r5, #25
 8007798:	d5fb      	bpl.n	8007792 <_printf_i+0x1ba>
 800779a:	8019      	strh	r1, [r3, #0]
 800779c:	2300      	movs	r3, #0
 800779e:	6123      	str	r3, [r4, #16]
 80077a0:	4616      	mov	r6, r2
 80077a2:	e7bc      	b.n	800771e <_printf_i+0x146>
 80077a4:	6833      	ldr	r3, [r6, #0]
 80077a6:	1d1a      	adds	r2, r3, #4
 80077a8:	6032      	str	r2, [r6, #0]
 80077aa:	681e      	ldr	r6, [r3, #0]
 80077ac:	6862      	ldr	r2, [r4, #4]
 80077ae:	2100      	movs	r1, #0
 80077b0:	4630      	mov	r0, r6
 80077b2:	f7f8 fd15 	bl	80001e0 <memchr>
 80077b6:	b108      	cbz	r0, 80077bc <_printf_i+0x1e4>
 80077b8:	1b80      	subs	r0, r0, r6
 80077ba:	6060      	str	r0, [r4, #4]
 80077bc:	6863      	ldr	r3, [r4, #4]
 80077be:	6123      	str	r3, [r4, #16]
 80077c0:	2300      	movs	r3, #0
 80077c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077c6:	e7aa      	b.n	800771e <_printf_i+0x146>
 80077c8:	6923      	ldr	r3, [r4, #16]
 80077ca:	4632      	mov	r2, r6
 80077cc:	4649      	mov	r1, r9
 80077ce:	4640      	mov	r0, r8
 80077d0:	47d0      	blx	sl
 80077d2:	3001      	adds	r0, #1
 80077d4:	d0ad      	beq.n	8007732 <_printf_i+0x15a>
 80077d6:	6823      	ldr	r3, [r4, #0]
 80077d8:	079b      	lsls	r3, r3, #30
 80077da:	d413      	bmi.n	8007804 <_printf_i+0x22c>
 80077dc:	68e0      	ldr	r0, [r4, #12]
 80077de:	9b03      	ldr	r3, [sp, #12]
 80077e0:	4298      	cmp	r0, r3
 80077e2:	bfb8      	it	lt
 80077e4:	4618      	movlt	r0, r3
 80077e6:	e7a6      	b.n	8007736 <_printf_i+0x15e>
 80077e8:	2301      	movs	r3, #1
 80077ea:	4632      	mov	r2, r6
 80077ec:	4649      	mov	r1, r9
 80077ee:	4640      	mov	r0, r8
 80077f0:	47d0      	blx	sl
 80077f2:	3001      	adds	r0, #1
 80077f4:	d09d      	beq.n	8007732 <_printf_i+0x15a>
 80077f6:	3501      	adds	r5, #1
 80077f8:	68e3      	ldr	r3, [r4, #12]
 80077fa:	9903      	ldr	r1, [sp, #12]
 80077fc:	1a5b      	subs	r3, r3, r1
 80077fe:	42ab      	cmp	r3, r5
 8007800:	dcf2      	bgt.n	80077e8 <_printf_i+0x210>
 8007802:	e7eb      	b.n	80077dc <_printf_i+0x204>
 8007804:	2500      	movs	r5, #0
 8007806:	f104 0619 	add.w	r6, r4, #25
 800780a:	e7f5      	b.n	80077f8 <_printf_i+0x220>
 800780c:	0800b6fe 	.word	0x0800b6fe
 8007810:	0800b70f 	.word	0x0800b70f

08007814 <_scanf_float>:
 8007814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007818:	b087      	sub	sp, #28
 800781a:	4691      	mov	r9, r2
 800781c:	9303      	str	r3, [sp, #12]
 800781e:	688b      	ldr	r3, [r1, #8]
 8007820:	1e5a      	subs	r2, r3, #1
 8007822:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007826:	bf81      	itttt	hi
 8007828:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800782c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007830:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007834:	608b      	strhi	r3, [r1, #8]
 8007836:	680b      	ldr	r3, [r1, #0]
 8007838:	460a      	mov	r2, r1
 800783a:	f04f 0500 	mov.w	r5, #0
 800783e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007842:	f842 3b1c 	str.w	r3, [r2], #28
 8007846:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800784a:	4680      	mov	r8, r0
 800784c:	460c      	mov	r4, r1
 800784e:	bf98      	it	ls
 8007850:	f04f 0b00 	movls.w	fp, #0
 8007854:	9201      	str	r2, [sp, #4]
 8007856:	4616      	mov	r6, r2
 8007858:	46aa      	mov	sl, r5
 800785a:	462f      	mov	r7, r5
 800785c:	9502      	str	r5, [sp, #8]
 800785e:	68a2      	ldr	r2, [r4, #8]
 8007860:	b15a      	cbz	r2, 800787a <_scanf_float+0x66>
 8007862:	f8d9 3000 	ldr.w	r3, [r9]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	2b4e      	cmp	r3, #78	@ 0x4e
 800786a:	d863      	bhi.n	8007934 <_scanf_float+0x120>
 800786c:	2b40      	cmp	r3, #64	@ 0x40
 800786e:	d83b      	bhi.n	80078e8 <_scanf_float+0xd4>
 8007870:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007874:	b2c8      	uxtb	r0, r1
 8007876:	280e      	cmp	r0, #14
 8007878:	d939      	bls.n	80078ee <_scanf_float+0xda>
 800787a:	b11f      	cbz	r7, 8007884 <_scanf_float+0x70>
 800787c:	6823      	ldr	r3, [r4, #0]
 800787e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007882:	6023      	str	r3, [r4, #0]
 8007884:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007888:	f1ba 0f01 	cmp.w	sl, #1
 800788c:	f200 8114 	bhi.w	8007ab8 <_scanf_float+0x2a4>
 8007890:	9b01      	ldr	r3, [sp, #4]
 8007892:	429e      	cmp	r6, r3
 8007894:	f200 8105 	bhi.w	8007aa2 <_scanf_float+0x28e>
 8007898:	2001      	movs	r0, #1
 800789a:	b007      	add	sp, #28
 800789c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078a0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80078a4:	2a0d      	cmp	r2, #13
 80078a6:	d8e8      	bhi.n	800787a <_scanf_float+0x66>
 80078a8:	a101      	add	r1, pc, #4	@ (adr r1, 80078b0 <_scanf_float+0x9c>)
 80078aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80078ae:	bf00      	nop
 80078b0:	080079f9 	.word	0x080079f9
 80078b4:	0800787b 	.word	0x0800787b
 80078b8:	0800787b 	.word	0x0800787b
 80078bc:	0800787b 	.word	0x0800787b
 80078c0:	08007a55 	.word	0x08007a55
 80078c4:	08007a2f 	.word	0x08007a2f
 80078c8:	0800787b 	.word	0x0800787b
 80078cc:	0800787b 	.word	0x0800787b
 80078d0:	08007a07 	.word	0x08007a07
 80078d4:	0800787b 	.word	0x0800787b
 80078d8:	0800787b 	.word	0x0800787b
 80078dc:	0800787b 	.word	0x0800787b
 80078e0:	0800787b 	.word	0x0800787b
 80078e4:	080079c3 	.word	0x080079c3
 80078e8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80078ec:	e7da      	b.n	80078a4 <_scanf_float+0x90>
 80078ee:	290e      	cmp	r1, #14
 80078f0:	d8c3      	bhi.n	800787a <_scanf_float+0x66>
 80078f2:	a001      	add	r0, pc, #4	@ (adr r0, 80078f8 <_scanf_float+0xe4>)
 80078f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80078f8:	080079b3 	.word	0x080079b3
 80078fc:	0800787b 	.word	0x0800787b
 8007900:	080079b3 	.word	0x080079b3
 8007904:	08007a43 	.word	0x08007a43
 8007908:	0800787b 	.word	0x0800787b
 800790c:	08007955 	.word	0x08007955
 8007910:	08007999 	.word	0x08007999
 8007914:	08007999 	.word	0x08007999
 8007918:	08007999 	.word	0x08007999
 800791c:	08007999 	.word	0x08007999
 8007920:	08007999 	.word	0x08007999
 8007924:	08007999 	.word	0x08007999
 8007928:	08007999 	.word	0x08007999
 800792c:	08007999 	.word	0x08007999
 8007930:	08007999 	.word	0x08007999
 8007934:	2b6e      	cmp	r3, #110	@ 0x6e
 8007936:	d809      	bhi.n	800794c <_scanf_float+0x138>
 8007938:	2b60      	cmp	r3, #96	@ 0x60
 800793a:	d8b1      	bhi.n	80078a0 <_scanf_float+0x8c>
 800793c:	2b54      	cmp	r3, #84	@ 0x54
 800793e:	d07b      	beq.n	8007a38 <_scanf_float+0x224>
 8007940:	2b59      	cmp	r3, #89	@ 0x59
 8007942:	d19a      	bne.n	800787a <_scanf_float+0x66>
 8007944:	2d07      	cmp	r5, #7
 8007946:	d198      	bne.n	800787a <_scanf_float+0x66>
 8007948:	2508      	movs	r5, #8
 800794a:	e02f      	b.n	80079ac <_scanf_float+0x198>
 800794c:	2b74      	cmp	r3, #116	@ 0x74
 800794e:	d073      	beq.n	8007a38 <_scanf_float+0x224>
 8007950:	2b79      	cmp	r3, #121	@ 0x79
 8007952:	e7f6      	b.n	8007942 <_scanf_float+0x12e>
 8007954:	6821      	ldr	r1, [r4, #0]
 8007956:	05c8      	lsls	r0, r1, #23
 8007958:	d51e      	bpl.n	8007998 <_scanf_float+0x184>
 800795a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800795e:	6021      	str	r1, [r4, #0]
 8007960:	3701      	adds	r7, #1
 8007962:	f1bb 0f00 	cmp.w	fp, #0
 8007966:	d003      	beq.n	8007970 <_scanf_float+0x15c>
 8007968:	3201      	adds	r2, #1
 800796a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800796e:	60a2      	str	r2, [r4, #8]
 8007970:	68a3      	ldr	r3, [r4, #8]
 8007972:	3b01      	subs	r3, #1
 8007974:	60a3      	str	r3, [r4, #8]
 8007976:	6923      	ldr	r3, [r4, #16]
 8007978:	3301      	adds	r3, #1
 800797a:	6123      	str	r3, [r4, #16]
 800797c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007980:	3b01      	subs	r3, #1
 8007982:	2b00      	cmp	r3, #0
 8007984:	f8c9 3004 	str.w	r3, [r9, #4]
 8007988:	f340 8082 	ble.w	8007a90 <_scanf_float+0x27c>
 800798c:	f8d9 3000 	ldr.w	r3, [r9]
 8007990:	3301      	adds	r3, #1
 8007992:	f8c9 3000 	str.w	r3, [r9]
 8007996:	e762      	b.n	800785e <_scanf_float+0x4a>
 8007998:	eb1a 0105 	adds.w	r1, sl, r5
 800799c:	f47f af6d 	bne.w	800787a <_scanf_float+0x66>
 80079a0:	6822      	ldr	r2, [r4, #0]
 80079a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80079a6:	6022      	str	r2, [r4, #0]
 80079a8:	460d      	mov	r5, r1
 80079aa:	468a      	mov	sl, r1
 80079ac:	f806 3b01 	strb.w	r3, [r6], #1
 80079b0:	e7de      	b.n	8007970 <_scanf_float+0x15c>
 80079b2:	6822      	ldr	r2, [r4, #0]
 80079b4:	0610      	lsls	r0, r2, #24
 80079b6:	f57f af60 	bpl.w	800787a <_scanf_float+0x66>
 80079ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079be:	6022      	str	r2, [r4, #0]
 80079c0:	e7f4      	b.n	80079ac <_scanf_float+0x198>
 80079c2:	f1ba 0f00 	cmp.w	sl, #0
 80079c6:	d10c      	bne.n	80079e2 <_scanf_float+0x1ce>
 80079c8:	b977      	cbnz	r7, 80079e8 <_scanf_float+0x1d4>
 80079ca:	6822      	ldr	r2, [r4, #0]
 80079cc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80079d0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80079d4:	d108      	bne.n	80079e8 <_scanf_float+0x1d4>
 80079d6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80079da:	6022      	str	r2, [r4, #0]
 80079dc:	f04f 0a01 	mov.w	sl, #1
 80079e0:	e7e4      	b.n	80079ac <_scanf_float+0x198>
 80079e2:	f1ba 0f02 	cmp.w	sl, #2
 80079e6:	d050      	beq.n	8007a8a <_scanf_float+0x276>
 80079e8:	2d01      	cmp	r5, #1
 80079ea:	d002      	beq.n	80079f2 <_scanf_float+0x1de>
 80079ec:	2d04      	cmp	r5, #4
 80079ee:	f47f af44 	bne.w	800787a <_scanf_float+0x66>
 80079f2:	3501      	adds	r5, #1
 80079f4:	b2ed      	uxtb	r5, r5
 80079f6:	e7d9      	b.n	80079ac <_scanf_float+0x198>
 80079f8:	f1ba 0f01 	cmp.w	sl, #1
 80079fc:	f47f af3d 	bne.w	800787a <_scanf_float+0x66>
 8007a00:	f04f 0a02 	mov.w	sl, #2
 8007a04:	e7d2      	b.n	80079ac <_scanf_float+0x198>
 8007a06:	b975      	cbnz	r5, 8007a26 <_scanf_float+0x212>
 8007a08:	2f00      	cmp	r7, #0
 8007a0a:	f47f af37 	bne.w	800787c <_scanf_float+0x68>
 8007a0e:	6822      	ldr	r2, [r4, #0]
 8007a10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007a14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007a18:	f040 8103 	bne.w	8007c22 <_scanf_float+0x40e>
 8007a1c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a20:	6022      	str	r2, [r4, #0]
 8007a22:	2501      	movs	r5, #1
 8007a24:	e7c2      	b.n	80079ac <_scanf_float+0x198>
 8007a26:	2d03      	cmp	r5, #3
 8007a28:	d0e3      	beq.n	80079f2 <_scanf_float+0x1de>
 8007a2a:	2d05      	cmp	r5, #5
 8007a2c:	e7df      	b.n	80079ee <_scanf_float+0x1da>
 8007a2e:	2d02      	cmp	r5, #2
 8007a30:	f47f af23 	bne.w	800787a <_scanf_float+0x66>
 8007a34:	2503      	movs	r5, #3
 8007a36:	e7b9      	b.n	80079ac <_scanf_float+0x198>
 8007a38:	2d06      	cmp	r5, #6
 8007a3a:	f47f af1e 	bne.w	800787a <_scanf_float+0x66>
 8007a3e:	2507      	movs	r5, #7
 8007a40:	e7b4      	b.n	80079ac <_scanf_float+0x198>
 8007a42:	6822      	ldr	r2, [r4, #0]
 8007a44:	0591      	lsls	r1, r2, #22
 8007a46:	f57f af18 	bpl.w	800787a <_scanf_float+0x66>
 8007a4a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007a4e:	6022      	str	r2, [r4, #0]
 8007a50:	9702      	str	r7, [sp, #8]
 8007a52:	e7ab      	b.n	80079ac <_scanf_float+0x198>
 8007a54:	6822      	ldr	r2, [r4, #0]
 8007a56:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007a5a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007a5e:	d005      	beq.n	8007a6c <_scanf_float+0x258>
 8007a60:	0550      	lsls	r0, r2, #21
 8007a62:	f57f af0a 	bpl.w	800787a <_scanf_float+0x66>
 8007a66:	2f00      	cmp	r7, #0
 8007a68:	f000 80db 	beq.w	8007c22 <_scanf_float+0x40e>
 8007a6c:	0591      	lsls	r1, r2, #22
 8007a6e:	bf58      	it	pl
 8007a70:	9902      	ldrpl	r1, [sp, #8]
 8007a72:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a76:	bf58      	it	pl
 8007a78:	1a79      	subpl	r1, r7, r1
 8007a7a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007a7e:	bf58      	it	pl
 8007a80:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007a84:	6022      	str	r2, [r4, #0]
 8007a86:	2700      	movs	r7, #0
 8007a88:	e790      	b.n	80079ac <_scanf_float+0x198>
 8007a8a:	f04f 0a03 	mov.w	sl, #3
 8007a8e:	e78d      	b.n	80079ac <_scanf_float+0x198>
 8007a90:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007a94:	4649      	mov	r1, r9
 8007a96:	4640      	mov	r0, r8
 8007a98:	4798      	blx	r3
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	f43f aedf 	beq.w	800785e <_scanf_float+0x4a>
 8007aa0:	e6eb      	b.n	800787a <_scanf_float+0x66>
 8007aa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007aa6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007aaa:	464a      	mov	r2, r9
 8007aac:	4640      	mov	r0, r8
 8007aae:	4798      	blx	r3
 8007ab0:	6923      	ldr	r3, [r4, #16]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	6123      	str	r3, [r4, #16]
 8007ab6:	e6eb      	b.n	8007890 <_scanf_float+0x7c>
 8007ab8:	1e6b      	subs	r3, r5, #1
 8007aba:	2b06      	cmp	r3, #6
 8007abc:	d824      	bhi.n	8007b08 <_scanf_float+0x2f4>
 8007abe:	2d02      	cmp	r5, #2
 8007ac0:	d836      	bhi.n	8007b30 <_scanf_float+0x31c>
 8007ac2:	9b01      	ldr	r3, [sp, #4]
 8007ac4:	429e      	cmp	r6, r3
 8007ac6:	f67f aee7 	bls.w	8007898 <_scanf_float+0x84>
 8007aca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ace:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ad2:	464a      	mov	r2, r9
 8007ad4:	4640      	mov	r0, r8
 8007ad6:	4798      	blx	r3
 8007ad8:	6923      	ldr	r3, [r4, #16]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	6123      	str	r3, [r4, #16]
 8007ade:	e7f0      	b.n	8007ac2 <_scanf_float+0x2ae>
 8007ae0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ae4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007ae8:	464a      	mov	r2, r9
 8007aea:	4640      	mov	r0, r8
 8007aec:	4798      	blx	r3
 8007aee:	6923      	ldr	r3, [r4, #16]
 8007af0:	3b01      	subs	r3, #1
 8007af2:	6123      	str	r3, [r4, #16]
 8007af4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007af8:	fa5f fa8a 	uxtb.w	sl, sl
 8007afc:	f1ba 0f02 	cmp.w	sl, #2
 8007b00:	d1ee      	bne.n	8007ae0 <_scanf_float+0x2cc>
 8007b02:	3d03      	subs	r5, #3
 8007b04:	b2ed      	uxtb	r5, r5
 8007b06:	1b76      	subs	r6, r6, r5
 8007b08:	6823      	ldr	r3, [r4, #0]
 8007b0a:	05da      	lsls	r2, r3, #23
 8007b0c:	d530      	bpl.n	8007b70 <_scanf_float+0x35c>
 8007b0e:	055b      	lsls	r3, r3, #21
 8007b10:	d511      	bpl.n	8007b36 <_scanf_float+0x322>
 8007b12:	9b01      	ldr	r3, [sp, #4]
 8007b14:	429e      	cmp	r6, r3
 8007b16:	f67f aebf 	bls.w	8007898 <_scanf_float+0x84>
 8007b1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b22:	464a      	mov	r2, r9
 8007b24:	4640      	mov	r0, r8
 8007b26:	4798      	blx	r3
 8007b28:	6923      	ldr	r3, [r4, #16]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	6123      	str	r3, [r4, #16]
 8007b2e:	e7f0      	b.n	8007b12 <_scanf_float+0x2fe>
 8007b30:	46aa      	mov	sl, r5
 8007b32:	46b3      	mov	fp, r6
 8007b34:	e7de      	b.n	8007af4 <_scanf_float+0x2e0>
 8007b36:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007b3a:	6923      	ldr	r3, [r4, #16]
 8007b3c:	2965      	cmp	r1, #101	@ 0x65
 8007b3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b42:	f106 35ff 	add.w	r5, r6, #4294967295
 8007b46:	6123      	str	r3, [r4, #16]
 8007b48:	d00c      	beq.n	8007b64 <_scanf_float+0x350>
 8007b4a:	2945      	cmp	r1, #69	@ 0x45
 8007b4c:	d00a      	beq.n	8007b64 <_scanf_float+0x350>
 8007b4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b52:	464a      	mov	r2, r9
 8007b54:	4640      	mov	r0, r8
 8007b56:	4798      	blx	r3
 8007b58:	6923      	ldr	r3, [r4, #16]
 8007b5a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	1eb5      	subs	r5, r6, #2
 8007b62:	6123      	str	r3, [r4, #16]
 8007b64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b68:	464a      	mov	r2, r9
 8007b6a:	4640      	mov	r0, r8
 8007b6c:	4798      	blx	r3
 8007b6e:	462e      	mov	r6, r5
 8007b70:	6822      	ldr	r2, [r4, #0]
 8007b72:	f012 0210 	ands.w	r2, r2, #16
 8007b76:	d001      	beq.n	8007b7c <_scanf_float+0x368>
 8007b78:	2000      	movs	r0, #0
 8007b7a:	e68e      	b.n	800789a <_scanf_float+0x86>
 8007b7c:	7032      	strb	r2, [r6, #0]
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b88:	d125      	bne.n	8007bd6 <_scanf_float+0x3c2>
 8007b8a:	9b02      	ldr	r3, [sp, #8]
 8007b8c:	429f      	cmp	r7, r3
 8007b8e:	d00a      	beq.n	8007ba6 <_scanf_float+0x392>
 8007b90:	1bda      	subs	r2, r3, r7
 8007b92:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007b96:	429e      	cmp	r6, r3
 8007b98:	bf28      	it	cs
 8007b9a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007b9e:	4922      	ldr	r1, [pc, #136]	@ (8007c28 <_scanf_float+0x414>)
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	f000 f93d 	bl	8007e20 <siprintf>
 8007ba6:	9901      	ldr	r1, [sp, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	4640      	mov	r0, r8
 8007bac:	f002 fc28 	bl	800a400 <_strtod_r>
 8007bb0:	9b03      	ldr	r3, [sp, #12]
 8007bb2:	6821      	ldr	r1, [r4, #0]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f011 0f02 	tst.w	r1, #2
 8007bba:	ec57 6b10 	vmov	r6, r7, d0
 8007bbe:	f103 0204 	add.w	r2, r3, #4
 8007bc2:	d015      	beq.n	8007bf0 <_scanf_float+0x3dc>
 8007bc4:	9903      	ldr	r1, [sp, #12]
 8007bc6:	600a      	str	r2, [r1, #0]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	e9c3 6700 	strd	r6, r7, [r3]
 8007bce:	68e3      	ldr	r3, [r4, #12]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	60e3      	str	r3, [r4, #12]
 8007bd4:	e7d0      	b.n	8007b78 <_scanf_float+0x364>
 8007bd6:	9b04      	ldr	r3, [sp, #16]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d0e4      	beq.n	8007ba6 <_scanf_float+0x392>
 8007bdc:	9905      	ldr	r1, [sp, #20]
 8007bde:	230a      	movs	r3, #10
 8007be0:	3101      	adds	r1, #1
 8007be2:	4640      	mov	r0, r8
 8007be4:	f002 fc8c 	bl	800a500 <_strtol_r>
 8007be8:	9b04      	ldr	r3, [sp, #16]
 8007bea:	9e05      	ldr	r6, [sp, #20]
 8007bec:	1ac2      	subs	r2, r0, r3
 8007bee:	e7d0      	b.n	8007b92 <_scanf_float+0x37e>
 8007bf0:	f011 0f04 	tst.w	r1, #4
 8007bf4:	9903      	ldr	r1, [sp, #12]
 8007bf6:	600a      	str	r2, [r1, #0]
 8007bf8:	d1e6      	bne.n	8007bc8 <_scanf_float+0x3b4>
 8007bfa:	681d      	ldr	r5, [r3, #0]
 8007bfc:	4632      	mov	r2, r6
 8007bfe:	463b      	mov	r3, r7
 8007c00:	4630      	mov	r0, r6
 8007c02:	4639      	mov	r1, r7
 8007c04:	f7f8 ff9a 	bl	8000b3c <__aeabi_dcmpun>
 8007c08:	b128      	cbz	r0, 8007c16 <_scanf_float+0x402>
 8007c0a:	4808      	ldr	r0, [pc, #32]	@ (8007c2c <_scanf_float+0x418>)
 8007c0c:	f000 f9ee 	bl	8007fec <nanf>
 8007c10:	ed85 0a00 	vstr	s0, [r5]
 8007c14:	e7db      	b.n	8007bce <_scanf_float+0x3ba>
 8007c16:	4630      	mov	r0, r6
 8007c18:	4639      	mov	r1, r7
 8007c1a:	f7f8 ffed 	bl	8000bf8 <__aeabi_d2f>
 8007c1e:	6028      	str	r0, [r5, #0]
 8007c20:	e7d5      	b.n	8007bce <_scanf_float+0x3ba>
 8007c22:	2700      	movs	r7, #0
 8007c24:	e62e      	b.n	8007884 <_scanf_float+0x70>
 8007c26:	bf00      	nop
 8007c28:	0800b720 	.word	0x0800b720
 8007c2c:	0800b861 	.word	0x0800b861

08007c30 <std>:
 8007c30:	2300      	movs	r3, #0
 8007c32:	b510      	push	{r4, lr}
 8007c34:	4604      	mov	r4, r0
 8007c36:	e9c0 3300 	strd	r3, r3, [r0]
 8007c3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c3e:	6083      	str	r3, [r0, #8]
 8007c40:	8181      	strh	r1, [r0, #12]
 8007c42:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c44:	81c2      	strh	r2, [r0, #14]
 8007c46:	6183      	str	r3, [r0, #24]
 8007c48:	4619      	mov	r1, r3
 8007c4a:	2208      	movs	r2, #8
 8007c4c:	305c      	adds	r0, #92	@ 0x5c
 8007c4e:	f000 f94c 	bl	8007eea <memset>
 8007c52:	4b0d      	ldr	r3, [pc, #52]	@ (8007c88 <std+0x58>)
 8007c54:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c56:	4b0d      	ldr	r3, [pc, #52]	@ (8007c8c <std+0x5c>)
 8007c58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c90 <std+0x60>)
 8007c5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c94 <std+0x64>)
 8007c60:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c62:	4b0d      	ldr	r3, [pc, #52]	@ (8007c98 <std+0x68>)
 8007c64:	6224      	str	r4, [r4, #32]
 8007c66:	429c      	cmp	r4, r3
 8007c68:	d006      	beq.n	8007c78 <std+0x48>
 8007c6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c6e:	4294      	cmp	r4, r2
 8007c70:	d002      	beq.n	8007c78 <std+0x48>
 8007c72:	33d0      	adds	r3, #208	@ 0xd0
 8007c74:	429c      	cmp	r4, r3
 8007c76:	d105      	bne.n	8007c84 <std+0x54>
 8007c78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c80:	f000 b9b0 	b.w	8007fe4 <__retarget_lock_init_recursive>
 8007c84:	bd10      	pop	{r4, pc}
 8007c86:	bf00      	nop
 8007c88:	08007e65 	.word	0x08007e65
 8007c8c:	08007e87 	.word	0x08007e87
 8007c90:	08007ebf 	.word	0x08007ebf
 8007c94:	08007ee3 	.word	0x08007ee3
 8007c98:	20000420 	.word	0x20000420

08007c9c <stdio_exit_handler>:
 8007c9c:	4a02      	ldr	r2, [pc, #8]	@ (8007ca8 <stdio_exit_handler+0xc>)
 8007c9e:	4903      	ldr	r1, [pc, #12]	@ (8007cac <stdio_exit_handler+0x10>)
 8007ca0:	4803      	ldr	r0, [pc, #12]	@ (8007cb0 <stdio_exit_handler+0x14>)
 8007ca2:	f000 b869 	b.w	8007d78 <_fwalk_sglue>
 8007ca6:	bf00      	nop
 8007ca8:	20000020 	.word	0x20000020
 8007cac:	0800a8bd 	.word	0x0800a8bd
 8007cb0:	20000030 	.word	0x20000030

08007cb4 <cleanup_stdio>:
 8007cb4:	6841      	ldr	r1, [r0, #4]
 8007cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ce8 <cleanup_stdio+0x34>)
 8007cb8:	4299      	cmp	r1, r3
 8007cba:	b510      	push	{r4, lr}
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	d001      	beq.n	8007cc4 <cleanup_stdio+0x10>
 8007cc0:	f002 fdfc 	bl	800a8bc <_fflush_r>
 8007cc4:	68a1      	ldr	r1, [r4, #8]
 8007cc6:	4b09      	ldr	r3, [pc, #36]	@ (8007cec <cleanup_stdio+0x38>)
 8007cc8:	4299      	cmp	r1, r3
 8007cca:	d002      	beq.n	8007cd2 <cleanup_stdio+0x1e>
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f002 fdf5 	bl	800a8bc <_fflush_r>
 8007cd2:	68e1      	ldr	r1, [r4, #12]
 8007cd4:	4b06      	ldr	r3, [pc, #24]	@ (8007cf0 <cleanup_stdio+0x3c>)
 8007cd6:	4299      	cmp	r1, r3
 8007cd8:	d004      	beq.n	8007ce4 <cleanup_stdio+0x30>
 8007cda:	4620      	mov	r0, r4
 8007cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ce0:	f002 bdec 	b.w	800a8bc <_fflush_r>
 8007ce4:	bd10      	pop	{r4, pc}
 8007ce6:	bf00      	nop
 8007ce8:	20000420 	.word	0x20000420
 8007cec:	20000488 	.word	0x20000488
 8007cf0:	200004f0 	.word	0x200004f0

08007cf4 <global_stdio_init.part.0>:
 8007cf4:	b510      	push	{r4, lr}
 8007cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8007d24 <global_stdio_init.part.0+0x30>)
 8007cf8:	4c0b      	ldr	r4, [pc, #44]	@ (8007d28 <global_stdio_init.part.0+0x34>)
 8007cfa:	4a0c      	ldr	r2, [pc, #48]	@ (8007d2c <global_stdio_init.part.0+0x38>)
 8007cfc:	601a      	str	r2, [r3, #0]
 8007cfe:	4620      	mov	r0, r4
 8007d00:	2200      	movs	r2, #0
 8007d02:	2104      	movs	r1, #4
 8007d04:	f7ff ff94 	bl	8007c30 <std>
 8007d08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	2109      	movs	r1, #9
 8007d10:	f7ff ff8e 	bl	8007c30 <std>
 8007d14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d18:	2202      	movs	r2, #2
 8007d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d1e:	2112      	movs	r1, #18
 8007d20:	f7ff bf86 	b.w	8007c30 <std>
 8007d24:	20000558 	.word	0x20000558
 8007d28:	20000420 	.word	0x20000420
 8007d2c:	08007c9d 	.word	0x08007c9d

08007d30 <__sfp_lock_acquire>:
 8007d30:	4801      	ldr	r0, [pc, #4]	@ (8007d38 <__sfp_lock_acquire+0x8>)
 8007d32:	f000 b958 	b.w	8007fe6 <__retarget_lock_acquire_recursive>
 8007d36:	bf00      	nop
 8007d38:	20000561 	.word	0x20000561

08007d3c <__sfp_lock_release>:
 8007d3c:	4801      	ldr	r0, [pc, #4]	@ (8007d44 <__sfp_lock_release+0x8>)
 8007d3e:	f000 b953 	b.w	8007fe8 <__retarget_lock_release_recursive>
 8007d42:	bf00      	nop
 8007d44:	20000561 	.word	0x20000561

08007d48 <__sinit>:
 8007d48:	b510      	push	{r4, lr}
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	f7ff fff0 	bl	8007d30 <__sfp_lock_acquire>
 8007d50:	6a23      	ldr	r3, [r4, #32]
 8007d52:	b11b      	cbz	r3, 8007d5c <__sinit+0x14>
 8007d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d58:	f7ff bff0 	b.w	8007d3c <__sfp_lock_release>
 8007d5c:	4b04      	ldr	r3, [pc, #16]	@ (8007d70 <__sinit+0x28>)
 8007d5e:	6223      	str	r3, [r4, #32]
 8007d60:	4b04      	ldr	r3, [pc, #16]	@ (8007d74 <__sinit+0x2c>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d1f5      	bne.n	8007d54 <__sinit+0xc>
 8007d68:	f7ff ffc4 	bl	8007cf4 <global_stdio_init.part.0>
 8007d6c:	e7f2      	b.n	8007d54 <__sinit+0xc>
 8007d6e:	bf00      	nop
 8007d70:	08007cb5 	.word	0x08007cb5
 8007d74:	20000558 	.word	0x20000558

08007d78 <_fwalk_sglue>:
 8007d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d7c:	4607      	mov	r7, r0
 8007d7e:	4688      	mov	r8, r1
 8007d80:	4614      	mov	r4, r2
 8007d82:	2600      	movs	r6, #0
 8007d84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d88:	f1b9 0901 	subs.w	r9, r9, #1
 8007d8c:	d505      	bpl.n	8007d9a <_fwalk_sglue+0x22>
 8007d8e:	6824      	ldr	r4, [r4, #0]
 8007d90:	2c00      	cmp	r4, #0
 8007d92:	d1f7      	bne.n	8007d84 <_fwalk_sglue+0xc>
 8007d94:	4630      	mov	r0, r6
 8007d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d9a:	89ab      	ldrh	r3, [r5, #12]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d907      	bls.n	8007db0 <_fwalk_sglue+0x38>
 8007da0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007da4:	3301      	adds	r3, #1
 8007da6:	d003      	beq.n	8007db0 <_fwalk_sglue+0x38>
 8007da8:	4629      	mov	r1, r5
 8007daa:	4638      	mov	r0, r7
 8007dac:	47c0      	blx	r8
 8007dae:	4306      	orrs	r6, r0
 8007db0:	3568      	adds	r5, #104	@ 0x68
 8007db2:	e7e9      	b.n	8007d88 <_fwalk_sglue+0x10>

08007db4 <sniprintf>:
 8007db4:	b40c      	push	{r2, r3}
 8007db6:	b530      	push	{r4, r5, lr}
 8007db8:	4b18      	ldr	r3, [pc, #96]	@ (8007e1c <sniprintf+0x68>)
 8007dba:	1e0c      	subs	r4, r1, #0
 8007dbc:	681d      	ldr	r5, [r3, #0]
 8007dbe:	b09d      	sub	sp, #116	@ 0x74
 8007dc0:	da08      	bge.n	8007dd4 <sniprintf+0x20>
 8007dc2:	238b      	movs	r3, #139	@ 0x8b
 8007dc4:	602b      	str	r3, [r5, #0]
 8007dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dca:	b01d      	add	sp, #116	@ 0x74
 8007dcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007dd0:	b002      	add	sp, #8
 8007dd2:	4770      	bx	lr
 8007dd4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007dd8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ddc:	f04f 0300 	mov.w	r3, #0
 8007de0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007de2:	bf14      	ite	ne
 8007de4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007de8:	4623      	moveq	r3, r4
 8007dea:	9304      	str	r3, [sp, #16]
 8007dec:	9307      	str	r3, [sp, #28]
 8007dee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007df2:	9002      	str	r0, [sp, #8]
 8007df4:	9006      	str	r0, [sp, #24]
 8007df6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007dfa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007dfc:	ab21      	add	r3, sp, #132	@ 0x84
 8007dfe:	a902      	add	r1, sp, #8
 8007e00:	4628      	mov	r0, r5
 8007e02:	9301      	str	r3, [sp, #4]
 8007e04:	f002 fbda 	bl	800a5bc <_svfiprintf_r>
 8007e08:	1c43      	adds	r3, r0, #1
 8007e0a:	bfbc      	itt	lt
 8007e0c:	238b      	movlt	r3, #139	@ 0x8b
 8007e0e:	602b      	strlt	r3, [r5, #0]
 8007e10:	2c00      	cmp	r4, #0
 8007e12:	d0da      	beq.n	8007dca <sniprintf+0x16>
 8007e14:	9b02      	ldr	r3, [sp, #8]
 8007e16:	2200      	movs	r2, #0
 8007e18:	701a      	strb	r2, [r3, #0]
 8007e1a:	e7d6      	b.n	8007dca <sniprintf+0x16>
 8007e1c:	2000002c 	.word	0x2000002c

08007e20 <siprintf>:
 8007e20:	b40e      	push	{r1, r2, r3}
 8007e22:	b510      	push	{r4, lr}
 8007e24:	b09d      	sub	sp, #116	@ 0x74
 8007e26:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007e28:	9002      	str	r0, [sp, #8]
 8007e2a:	9006      	str	r0, [sp, #24]
 8007e2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e30:	480a      	ldr	r0, [pc, #40]	@ (8007e5c <siprintf+0x3c>)
 8007e32:	9107      	str	r1, [sp, #28]
 8007e34:	9104      	str	r1, [sp, #16]
 8007e36:	490a      	ldr	r1, [pc, #40]	@ (8007e60 <siprintf+0x40>)
 8007e38:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e3c:	9105      	str	r1, [sp, #20]
 8007e3e:	2400      	movs	r4, #0
 8007e40:	a902      	add	r1, sp, #8
 8007e42:	6800      	ldr	r0, [r0, #0]
 8007e44:	9301      	str	r3, [sp, #4]
 8007e46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007e48:	f002 fbb8 	bl	800a5bc <_svfiprintf_r>
 8007e4c:	9b02      	ldr	r3, [sp, #8]
 8007e4e:	701c      	strb	r4, [r3, #0]
 8007e50:	b01d      	add	sp, #116	@ 0x74
 8007e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e56:	b003      	add	sp, #12
 8007e58:	4770      	bx	lr
 8007e5a:	bf00      	nop
 8007e5c:	2000002c 	.word	0x2000002c
 8007e60:	ffff0208 	.word	0xffff0208

08007e64 <__sread>:
 8007e64:	b510      	push	{r4, lr}
 8007e66:	460c      	mov	r4, r1
 8007e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e6c:	f000 f86c 	bl	8007f48 <_read_r>
 8007e70:	2800      	cmp	r0, #0
 8007e72:	bfab      	itete	ge
 8007e74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e76:	89a3      	ldrhlt	r3, [r4, #12]
 8007e78:	181b      	addge	r3, r3, r0
 8007e7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e7e:	bfac      	ite	ge
 8007e80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e82:	81a3      	strhlt	r3, [r4, #12]
 8007e84:	bd10      	pop	{r4, pc}

08007e86 <__swrite>:
 8007e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e8a:	461f      	mov	r7, r3
 8007e8c:	898b      	ldrh	r3, [r1, #12]
 8007e8e:	05db      	lsls	r3, r3, #23
 8007e90:	4605      	mov	r5, r0
 8007e92:	460c      	mov	r4, r1
 8007e94:	4616      	mov	r6, r2
 8007e96:	d505      	bpl.n	8007ea4 <__swrite+0x1e>
 8007e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f000 f840 	bl	8007f24 <_lseek_r>
 8007ea4:	89a3      	ldrh	r3, [r4, #12]
 8007ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007eaa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007eae:	81a3      	strh	r3, [r4, #12]
 8007eb0:	4632      	mov	r2, r6
 8007eb2:	463b      	mov	r3, r7
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eba:	f000 b857 	b.w	8007f6c <_write_r>

08007ebe <__sseek>:
 8007ebe:	b510      	push	{r4, lr}
 8007ec0:	460c      	mov	r4, r1
 8007ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec6:	f000 f82d 	bl	8007f24 <_lseek_r>
 8007eca:	1c43      	adds	r3, r0, #1
 8007ecc:	89a3      	ldrh	r3, [r4, #12]
 8007ece:	bf15      	itete	ne
 8007ed0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ed2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ed6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007eda:	81a3      	strheq	r3, [r4, #12]
 8007edc:	bf18      	it	ne
 8007ede:	81a3      	strhne	r3, [r4, #12]
 8007ee0:	bd10      	pop	{r4, pc}

08007ee2 <__sclose>:
 8007ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee6:	f000 b80d 	b.w	8007f04 <_close_r>

08007eea <memset>:
 8007eea:	4402      	add	r2, r0
 8007eec:	4603      	mov	r3, r0
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d100      	bne.n	8007ef4 <memset+0xa>
 8007ef2:	4770      	bx	lr
 8007ef4:	f803 1b01 	strb.w	r1, [r3], #1
 8007ef8:	e7f9      	b.n	8007eee <memset+0x4>
	...

08007efc <_localeconv_r>:
 8007efc:	4800      	ldr	r0, [pc, #0]	@ (8007f00 <_localeconv_r+0x4>)
 8007efe:	4770      	bx	lr
 8007f00:	2000016c 	.word	0x2000016c

08007f04 <_close_r>:
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	4d06      	ldr	r5, [pc, #24]	@ (8007f20 <_close_r+0x1c>)
 8007f08:	2300      	movs	r3, #0
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	4608      	mov	r0, r1
 8007f0e:	602b      	str	r3, [r5, #0]
 8007f10:	f7f9 fd46 	bl	80019a0 <_close>
 8007f14:	1c43      	adds	r3, r0, #1
 8007f16:	d102      	bne.n	8007f1e <_close_r+0x1a>
 8007f18:	682b      	ldr	r3, [r5, #0]
 8007f1a:	b103      	cbz	r3, 8007f1e <_close_r+0x1a>
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	bd38      	pop	{r3, r4, r5, pc}
 8007f20:	2000055c 	.word	0x2000055c

08007f24 <_lseek_r>:
 8007f24:	b538      	push	{r3, r4, r5, lr}
 8007f26:	4d07      	ldr	r5, [pc, #28]	@ (8007f44 <_lseek_r+0x20>)
 8007f28:	4604      	mov	r4, r0
 8007f2a:	4608      	mov	r0, r1
 8007f2c:	4611      	mov	r1, r2
 8007f2e:	2200      	movs	r2, #0
 8007f30:	602a      	str	r2, [r5, #0]
 8007f32:	461a      	mov	r2, r3
 8007f34:	f7f9 fd5b 	bl	80019ee <_lseek>
 8007f38:	1c43      	adds	r3, r0, #1
 8007f3a:	d102      	bne.n	8007f42 <_lseek_r+0x1e>
 8007f3c:	682b      	ldr	r3, [r5, #0]
 8007f3e:	b103      	cbz	r3, 8007f42 <_lseek_r+0x1e>
 8007f40:	6023      	str	r3, [r4, #0]
 8007f42:	bd38      	pop	{r3, r4, r5, pc}
 8007f44:	2000055c 	.word	0x2000055c

08007f48 <_read_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4d07      	ldr	r5, [pc, #28]	@ (8007f68 <_read_r+0x20>)
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	4608      	mov	r0, r1
 8007f50:	4611      	mov	r1, r2
 8007f52:	2200      	movs	r2, #0
 8007f54:	602a      	str	r2, [r5, #0]
 8007f56:	461a      	mov	r2, r3
 8007f58:	f7f9 fce9 	bl	800192e <_read>
 8007f5c:	1c43      	adds	r3, r0, #1
 8007f5e:	d102      	bne.n	8007f66 <_read_r+0x1e>
 8007f60:	682b      	ldr	r3, [r5, #0]
 8007f62:	b103      	cbz	r3, 8007f66 <_read_r+0x1e>
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	bd38      	pop	{r3, r4, r5, pc}
 8007f68:	2000055c 	.word	0x2000055c

08007f6c <_write_r>:
 8007f6c:	b538      	push	{r3, r4, r5, lr}
 8007f6e:	4d07      	ldr	r5, [pc, #28]	@ (8007f8c <_write_r+0x20>)
 8007f70:	4604      	mov	r4, r0
 8007f72:	4608      	mov	r0, r1
 8007f74:	4611      	mov	r1, r2
 8007f76:	2200      	movs	r2, #0
 8007f78:	602a      	str	r2, [r5, #0]
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	f7f9 fcf4 	bl	8001968 <_write>
 8007f80:	1c43      	adds	r3, r0, #1
 8007f82:	d102      	bne.n	8007f8a <_write_r+0x1e>
 8007f84:	682b      	ldr	r3, [r5, #0]
 8007f86:	b103      	cbz	r3, 8007f8a <_write_r+0x1e>
 8007f88:	6023      	str	r3, [r4, #0]
 8007f8a:	bd38      	pop	{r3, r4, r5, pc}
 8007f8c:	2000055c 	.word	0x2000055c

08007f90 <__errno>:
 8007f90:	4b01      	ldr	r3, [pc, #4]	@ (8007f98 <__errno+0x8>)
 8007f92:	6818      	ldr	r0, [r3, #0]
 8007f94:	4770      	bx	lr
 8007f96:	bf00      	nop
 8007f98:	2000002c 	.word	0x2000002c

08007f9c <__libc_init_array>:
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	4d0d      	ldr	r5, [pc, #52]	@ (8007fd4 <__libc_init_array+0x38>)
 8007fa0:	4c0d      	ldr	r4, [pc, #52]	@ (8007fd8 <__libc_init_array+0x3c>)
 8007fa2:	1b64      	subs	r4, r4, r5
 8007fa4:	10a4      	asrs	r4, r4, #2
 8007fa6:	2600      	movs	r6, #0
 8007fa8:	42a6      	cmp	r6, r4
 8007faa:	d109      	bne.n	8007fc0 <__libc_init_array+0x24>
 8007fac:	4d0b      	ldr	r5, [pc, #44]	@ (8007fdc <__libc_init_array+0x40>)
 8007fae:	4c0c      	ldr	r4, [pc, #48]	@ (8007fe0 <__libc_init_array+0x44>)
 8007fb0:	f003 fb74 	bl	800b69c <_init>
 8007fb4:	1b64      	subs	r4, r4, r5
 8007fb6:	10a4      	asrs	r4, r4, #2
 8007fb8:	2600      	movs	r6, #0
 8007fba:	42a6      	cmp	r6, r4
 8007fbc:	d105      	bne.n	8007fca <__libc_init_array+0x2e>
 8007fbe:	bd70      	pop	{r4, r5, r6, pc}
 8007fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fc4:	4798      	blx	r3
 8007fc6:	3601      	adds	r6, #1
 8007fc8:	e7ee      	b.n	8007fa8 <__libc_init_array+0xc>
 8007fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fce:	4798      	blx	r3
 8007fd0:	3601      	adds	r6, #1
 8007fd2:	e7f2      	b.n	8007fba <__libc_init_array+0x1e>
 8007fd4:	0800bb1c 	.word	0x0800bb1c
 8007fd8:	0800bb1c 	.word	0x0800bb1c
 8007fdc:	0800bb1c 	.word	0x0800bb1c
 8007fe0:	0800bb20 	.word	0x0800bb20

08007fe4 <__retarget_lock_init_recursive>:
 8007fe4:	4770      	bx	lr

08007fe6 <__retarget_lock_acquire_recursive>:
 8007fe6:	4770      	bx	lr

08007fe8 <__retarget_lock_release_recursive>:
 8007fe8:	4770      	bx	lr
	...

08007fec <nanf>:
 8007fec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007ff4 <nanf+0x8>
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	7fc00000 	.word	0x7fc00000

08007ff8 <quorem>:
 8007ff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffc:	6903      	ldr	r3, [r0, #16]
 8007ffe:	690c      	ldr	r4, [r1, #16]
 8008000:	42a3      	cmp	r3, r4
 8008002:	4607      	mov	r7, r0
 8008004:	db7e      	blt.n	8008104 <quorem+0x10c>
 8008006:	3c01      	subs	r4, #1
 8008008:	f101 0814 	add.w	r8, r1, #20
 800800c:	00a3      	lsls	r3, r4, #2
 800800e:	f100 0514 	add.w	r5, r0, #20
 8008012:	9300      	str	r3, [sp, #0]
 8008014:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008018:	9301      	str	r3, [sp, #4]
 800801a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800801e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008022:	3301      	adds	r3, #1
 8008024:	429a      	cmp	r2, r3
 8008026:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800802a:	fbb2 f6f3 	udiv	r6, r2, r3
 800802e:	d32e      	bcc.n	800808e <quorem+0x96>
 8008030:	f04f 0a00 	mov.w	sl, #0
 8008034:	46c4      	mov	ip, r8
 8008036:	46ae      	mov	lr, r5
 8008038:	46d3      	mov	fp, sl
 800803a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800803e:	b298      	uxth	r0, r3
 8008040:	fb06 a000 	mla	r0, r6, r0, sl
 8008044:	0c02      	lsrs	r2, r0, #16
 8008046:	0c1b      	lsrs	r3, r3, #16
 8008048:	fb06 2303 	mla	r3, r6, r3, r2
 800804c:	f8de 2000 	ldr.w	r2, [lr]
 8008050:	b280      	uxth	r0, r0
 8008052:	b292      	uxth	r2, r2
 8008054:	1a12      	subs	r2, r2, r0
 8008056:	445a      	add	r2, fp
 8008058:	f8de 0000 	ldr.w	r0, [lr]
 800805c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008060:	b29b      	uxth	r3, r3
 8008062:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008066:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800806a:	b292      	uxth	r2, r2
 800806c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008070:	45e1      	cmp	r9, ip
 8008072:	f84e 2b04 	str.w	r2, [lr], #4
 8008076:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800807a:	d2de      	bcs.n	800803a <quorem+0x42>
 800807c:	9b00      	ldr	r3, [sp, #0]
 800807e:	58eb      	ldr	r3, [r5, r3]
 8008080:	b92b      	cbnz	r3, 800808e <quorem+0x96>
 8008082:	9b01      	ldr	r3, [sp, #4]
 8008084:	3b04      	subs	r3, #4
 8008086:	429d      	cmp	r5, r3
 8008088:	461a      	mov	r2, r3
 800808a:	d32f      	bcc.n	80080ec <quorem+0xf4>
 800808c:	613c      	str	r4, [r7, #16]
 800808e:	4638      	mov	r0, r7
 8008090:	f001 f9c6 	bl	8009420 <__mcmp>
 8008094:	2800      	cmp	r0, #0
 8008096:	db25      	blt.n	80080e4 <quorem+0xec>
 8008098:	4629      	mov	r1, r5
 800809a:	2000      	movs	r0, #0
 800809c:	f858 2b04 	ldr.w	r2, [r8], #4
 80080a0:	f8d1 c000 	ldr.w	ip, [r1]
 80080a4:	fa1f fe82 	uxth.w	lr, r2
 80080a8:	fa1f f38c 	uxth.w	r3, ip
 80080ac:	eba3 030e 	sub.w	r3, r3, lr
 80080b0:	4403      	add	r3, r0
 80080b2:	0c12      	lsrs	r2, r2, #16
 80080b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80080b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80080bc:	b29b      	uxth	r3, r3
 80080be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080c2:	45c1      	cmp	r9, r8
 80080c4:	f841 3b04 	str.w	r3, [r1], #4
 80080c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80080cc:	d2e6      	bcs.n	800809c <quorem+0xa4>
 80080ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080d6:	b922      	cbnz	r2, 80080e2 <quorem+0xea>
 80080d8:	3b04      	subs	r3, #4
 80080da:	429d      	cmp	r5, r3
 80080dc:	461a      	mov	r2, r3
 80080de:	d30b      	bcc.n	80080f8 <quorem+0x100>
 80080e0:	613c      	str	r4, [r7, #16]
 80080e2:	3601      	adds	r6, #1
 80080e4:	4630      	mov	r0, r6
 80080e6:	b003      	add	sp, #12
 80080e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080ec:	6812      	ldr	r2, [r2, #0]
 80080ee:	3b04      	subs	r3, #4
 80080f0:	2a00      	cmp	r2, #0
 80080f2:	d1cb      	bne.n	800808c <quorem+0x94>
 80080f4:	3c01      	subs	r4, #1
 80080f6:	e7c6      	b.n	8008086 <quorem+0x8e>
 80080f8:	6812      	ldr	r2, [r2, #0]
 80080fa:	3b04      	subs	r3, #4
 80080fc:	2a00      	cmp	r2, #0
 80080fe:	d1ef      	bne.n	80080e0 <quorem+0xe8>
 8008100:	3c01      	subs	r4, #1
 8008102:	e7ea      	b.n	80080da <quorem+0xe2>
 8008104:	2000      	movs	r0, #0
 8008106:	e7ee      	b.n	80080e6 <quorem+0xee>

08008108 <_dtoa_r>:
 8008108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800810c:	69c7      	ldr	r7, [r0, #28]
 800810e:	b097      	sub	sp, #92	@ 0x5c
 8008110:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008114:	ec55 4b10 	vmov	r4, r5, d0
 8008118:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800811a:	9107      	str	r1, [sp, #28]
 800811c:	4681      	mov	r9, r0
 800811e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008120:	9311      	str	r3, [sp, #68]	@ 0x44
 8008122:	b97f      	cbnz	r7, 8008144 <_dtoa_r+0x3c>
 8008124:	2010      	movs	r0, #16
 8008126:	f000 fe09 	bl	8008d3c <malloc>
 800812a:	4602      	mov	r2, r0
 800812c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008130:	b920      	cbnz	r0, 800813c <_dtoa_r+0x34>
 8008132:	4ba9      	ldr	r3, [pc, #676]	@ (80083d8 <_dtoa_r+0x2d0>)
 8008134:	21ef      	movs	r1, #239	@ 0xef
 8008136:	48a9      	ldr	r0, [pc, #676]	@ (80083dc <_dtoa_r+0x2d4>)
 8008138:	f002 fc3a 	bl	800a9b0 <__assert_func>
 800813c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008140:	6007      	str	r7, [r0, #0]
 8008142:	60c7      	str	r7, [r0, #12]
 8008144:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008148:	6819      	ldr	r1, [r3, #0]
 800814a:	b159      	cbz	r1, 8008164 <_dtoa_r+0x5c>
 800814c:	685a      	ldr	r2, [r3, #4]
 800814e:	604a      	str	r2, [r1, #4]
 8008150:	2301      	movs	r3, #1
 8008152:	4093      	lsls	r3, r2
 8008154:	608b      	str	r3, [r1, #8]
 8008156:	4648      	mov	r0, r9
 8008158:	f000 fee6 	bl	8008f28 <_Bfree>
 800815c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008160:	2200      	movs	r2, #0
 8008162:	601a      	str	r2, [r3, #0]
 8008164:	1e2b      	subs	r3, r5, #0
 8008166:	bfb9      	ittee	lt
 8008168:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800816c:	9305      	strlt	r3, [sp, #20]
 800816e:	2300      	movge	r3, #0
 8008170:	6033      	strge	r3, [r6, #0]
 8008172:	9f05      	ldr	r7, [sp, #20]
 8008174:	4b9a      	ldr	r3, [pc, #616]	@ (80083e0 <_dtoa_r+0x2d8>)
 8008176:	bfbc      	itt	lt
 8008178:	2201      	movlt	r2, #1
 800817a:	6032      	strlt	r2, [r6, #0]
 800817c:	43bb      	bics	r3, r7
 800817e:	d112      	bne.n	80081a6 <_dtoa_r+0x9e>
 8008180:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008182:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008186:	6013      	str	r3, [r2, #0]
 8008188:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800818c:	4323      	orrs	r3, r4
 800818e:	f000 855a 	beq.w	8008c46 <_dtoa_r+0xb3e>
 8008192:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008194:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80083f4 <_dtoa_r+0x2ec>
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 855c 	beq.w	8008c56 <_dtoa_r+0xb4e>
 800819e:	f10a 0303 	add.w	r3, sl, #3
 80081a2:	f000 bd56 	b.w	8008c52 <_dtoa_r+0xb4a>
 80081a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80081aa:	2200      	movs	r2, #0
 80081ac:	ec51 0b17 	vmov	r0, r1, d7
 80081b0:	2300      	movs	r3, #0
 80081b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80081b6:	f7f8 fc8f 	bl	8000ad8 <__aeabi_dcmpeq>
 80081ba:	4680      	mov	r8, r0
 80081bc:	b158      	cbz	r0, 80081d6 <_dtoa_r+0xce>
 80081be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80081c0:	2301      	movs	r3, #1
 80081c2:	6013      	str	r3, [r2, #0]
 80081c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80081c6:	b113      	cbz	r3, 80081ce <_dtoa_r+0xc6>
 80081c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80081ca:	4b86      	ldr	r3, [pc, #536]	@ (80083e4 <_dtoa_r+0x2dc>)
 80081cc:	6013      	str	r3, [r2, #0]
 80081ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80083f8 <_dtoa_r+0x2f0>
 80081d2:	f000 bd40 	b.w	8008c56 <_dtoa_r+0xb4e>
 80081d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80081da:	aa14      	add	r2, sp, #80	@ 0x50
 80081dc:	a915      	add	r1, sp, #84	@ 0x54
 80081de:	4648      	mov	r0, r9
 80081e0:	f001 fa3e 	bl	8009660 <__d2b>
 80081e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80081e8:	9002      	str	r0, [sp, #8]
 80081ea:	2e00      	cmp	r6, #0
 80081ec:	d078      	beq.n	80082e0 <_dtoa_r+0x1d8>
 80081ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80081f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008200:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008204:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008208:	4619      	mov	r1, r3
 800820a:	2200      	movs	r2, #0
 800820c:	4b76      	ldr	r3, [pc, #472]	@ (80083e8 <_dtoa_r+0x2e0>)
 800820e:	f7f8 f843 	bl	8000298 <__aeabi_dsub>
 8008212:	a36b      	add	r3, pc, #428	@ (adr r3, 80083c0 <_dtoa_r+0x2b8>)
 8008214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008218:	f7f8 f9f6 	bl	8000608 <__aeabi_dmul>
 800821c:	a36a      	add	r3, pc, #424	@ (adr r3, 80083c8 <_dtoa_r+0x2c0>)
 800821e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008222:	f7f8 f83b 	bl	800029c <__adddf3>
 8008226:	4604      	mov	r4, r0
 8008228:	4630      	mov	r0, r6
 800822a:	460d      	mov	r5, r1
 800822c:	f7f8 f982 	bl	8000534 <__aeabi_i2d>
 8008230:	a367      	add	r3, pc, #412	@ (adr r3, 80083d0 <_dtoa_r+0x2c8>)
 8008232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008236:	f7f8 f9e7 	bl	8000608 <__aeabi_dmul>
 800823a:	4602      	mov	r2, r0
 800823c:	460b      	mov	r3, r1
 800823e:	4620      	mov	r0, r4
 8008240:	4629      	mov	r1, r5
 8008242:	f7f8 f82b 	bl	800029c <__adddf3>
 8008246:	4604      	mov	r4, r0
 8008248:	460d      	mov	r5, r1
 800824a:	f7f8 fc8d 	bl	8000b68 <__aeabi_d2iz>
 800824e:	2200      	movs	r2, #0
 8008250:	4607      	mov	r7, r0
 8008252:	2300      	movs	r3, #0
 8008254:	4620      	mov	r0, r4
 8008256:	4629      	mov	r1, r5
 8008258:	f7f8 fc48 	bl	8000aec <__aeabi_dcmplt>
 800825c:	b140      	cbz	r0, 8008270 <_dtoa_r+0x168>
 800825e:	4638      	mov	r0, r7
 8008260:	f7f8 f968 	bl	8000534 <__aeabi_i2d>
 8008264:	4622      	mov	r2, r4
 8008266:	462b      	mov	r3, r5
 8008268:	f7f8 fc36 	bl	8000ad8 <__aeabi_dcmpeq>
 800826c:	b900      	cbnz	r0, 8008270 <_dtoa_r+0x168>
 800826e:	3f01      	subs	r7, #1
 8008270:	2f16      	cmp	r7, #22
 8008272:	d852      	bhi.n	800831a <_dtoa_r+0x212>
 8008274:	4b5d      	ldr	r3, [pc, #372]	@ (80083ec <_dtoa_r+0x2e4>)
 8008276:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008282:	f7f8 fc33 	bl	8000aec <__aeabi_dcmplt>
 8008286:	2800      	cmp	r0, #0
 8008288:	d049      	beq.n	800831e <_dtoa_r+0x216>
 800828a:	3f01      	subs	r7, #1
 800828c:	2300      	movs	r3, #0
 800828e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008290:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008292:	1b9b      	subs	r3, r3, r6
 8008294:	1e5a      	subs	r2, r3, #1
 8008296:	bf45      	ittet	mi
 8008298:	f1c3 0301 	rsbmi	r3, r3, #1
 800829c:	9300      	strmi	r3, [sp, #0]
 800829e:	2300      	movpl	r3, #0
 80082a0:	2300      	movmi	r3, #0
 80082a2:	9206      	str	r2, [sp, #24]
 80082a4:	bf54      	ite	pl
 80082a6:	9300      	strpl	r3, [sp, #0]
 80082a8:	9306      	strmi	r3, [sp, #24]
 80082aa:	2f00      	cmp	r7, #0
 80082ac:	db39      	blt.n	8008322 <_dtoa_r+0x21a>
 80082ae:	9b06      	ldr	r3, [sp, #24]
 80082b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80082b2:	443b      	add	r3, r7
 80082b4:	9306      	str	r3, [sp, #24]
 80082b6:	2300      	movs	r3, #0
 80082b8:	9308      	str	r3, [sp, #32]
 80082ba:	9b07      	ldr	r3, [sp, #28]
 80082bc:	2b09      	cmp	r3, #9
 80082be:	d863      	bhi.n	8008388 <_dtoa_r+0x280>
 80082c0:	2b05      	cmp	r3, #5
 80082c2:	bfc4      	itt	gt
 80082c4:	3b04      	subgt	r3, #4
 80082c6:	9307      	strgt	r3, [sp, #28]
 80082c8:	9b07      	ldr	r3, [sp, #28]
 80082ca:	f1a3 0302 	sub.w	r3, r3, #2
 80082ce:	bfcc      	ite	gt
 80082d0:	2400      	movgt	r4, #0
 80082d2:	2401      	movle	r4, #1
 80082d4:	2b03      	cmp	r3, #3
 80082d6:	d863      	bhi.n	80083a0 <_dtoa_r+0x298>
 80082d8:	e8df f003 	tbb	[pc, r3]
 80082dc:	2b375452 	.word	0x2b375452
 80082e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80082e4:	441e      	add	r6, r3
 80082e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80082ea:	2b20      	cmp	r3, #32
 80082ec:	bfc1      	itttt	gt
 80082ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80082f2:	409f      	lslgt	r7, r3
 80082f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80082f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80082fc:	bfd6      	itet	le
 80082fe:	f1c3 0320 	rsble	r3, r3, #32
 8008302:	ea47 0003 	orrgt.w	r0, r7, r3
 8008306:	fa04 f003 	lslle.w	r0, r4, r3
 800830a:	f7f8 f903 	bl	8000514 <__aeabi_ui2d>
 800830e:	2201      	movs	r2, #1
 8008310:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008314:	3e01      	subs	r6, #1
 8008316:	9212      	str	r2, [sp, #72]	@ 0x48
 8008318:	e776      	b.n	8008208 <_dtoa_r+0x100>
 800831a:	2301      	movs	r3, #1
 800831c:	e7b7      	b.n	800828e <_dtoa_r+0x186>
 800831e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008320:	e7b6      	b.n	8008290 <_dtoa_r+0x188>
 8008322:	9b00      	ldr	r3, [sp, #0]
 8008324:	1bdb      	subs	r3, r3, r7
 8008326:	9300      	str	r3, [sp, #0]
 8008328:	427b      	negs	r3, r7
 800832a:	9308      	str	r3, [sp, #32]
 800832c:	2300      	movs	r3, #0
 800832e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008330:	e7c3      	b.n	80082ba <_dtoa_r+0x1b2>
 8008332:	2301      	movs	r3, #1
 8008334:	9309      	str	r3, [sp, #36]	@ 0x24
 8008336:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008338:	eb07 0b03 	add.w	fp, r7, r3
 800833c:	f10b 0301 	add.w	r3, fp, #1
 8008340:	2b01      	cmp	r3, #1
 8008342:	9303      	str	r3, [sp, #12]
 8008344:	bfb8      	it	lt
 8008346:	2301      	movlt	r3, #1
 8008348:	e006      	b.n	8008358 <_dtoa_r+0x250>
 800834a:	2301      	movs	r3, #1
 800834c:	9309      	str	r3, [sp, #36]	@ 0x24
 800834e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008350:	2b00      	cmp	r3, #0
 8008352:	dd28      	ble.n	80083a6 <_dtoa_r+0x29e>
 8008354:	469b      	mov	fp, r3
 8008356:	9303      	str	r3, [sp, #12]
 8008358:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800835c:	2100      	movs	r1, #0
 800835e:	2204      	movs	r2, #4
 8008360:	f102 0514 	add.w	r5, r2, #20
 8008364:	429d      	cmp	r5, r3
 8008366:	d926      	bls.n	80083b6 <_dtoa_r+0x2ae>
 8008368:	6041      	str	r1, [r0, #4]
 800836a:	4648      	mov	r0, r9
 800836c:	f000 fd9c 	bl	8008ea8 <_Balloc>
 8008370:	4682      	mov	sl, r0
 8008372:	2800      	cmp	r0, #0
 8008374:	d142      	bne.n	80083fc <_dtoa_r+0x2f4>
 8008376:	4b1e      	ldr	r3, [pc, #120]	@ (80083f0 <_dtoa_r+0x2e8>)
 8008378:	4602      	mov	r2, r0
 800837a:	f240 11af 	movw	r1, #431	@ 0x1af
 800837e:	e6da      	b.n	8008136 <_dtoa_r+0x2e>
 8008380:	2300      	movs	r3, #0
 8008382:	e7e3      	b.n	800834c <_dtoa_r+0x244>
 8008384:	2300      	movs	r3, #0
 8008386:	e7d5      	b.n	8008334 <_dtoa_r+0x22c>
 8008388:	2401      	movs	r4, #1
 800838a:	2300      	movs	r3, #0
 800838c:	9307      	str	r3, [sp, #28]
 800838e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008390:	f04f 3bff 	mov.w	fp, #4294967295
 8008394:	2200      	movs	r2, #0
 8008396:	f8cd b00c 	str.w	fp, [sp, #12]
 800839a:	2312      	movs	r3, #18
 800839c:	920c      	str	r2, [sp, #48]	@ 0x30
 800839e:	e7db      	b.n	8008358 <_dtoa_r+0x250>
 80083a0:	2301      	movs	r3, #1
 80083a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80083a4:	e7f4      	b.n	8008390 <_dtoa_r+0x288>
 80083a6:	f04f 0b01 	mov.w	fp, #1
 80083aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80083ae:	465b      	mov	r3, fp
 80083b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80083b4:	e7d0      	b.n	8008358 <_dtoa_r+0x250>
 80083b6:	3101      	adds	r1, #1
 80083b8:	0052      	lsls	r2, r2, #1
 80083ba:	e7d1      	b.n	8008360 <_dtoa_r+0x258>
 80083bc:	f3af 8000 	nop.w
 80083c0:	636f4361 	.word	0x636f4361
 80083c4:	3fd287a7 	.word	0x3fd287a7
 80083c8:	8b60c8b3 	.word	0x8b60c8b3
 80083cc:	3fc68a28 	.word	0x3fc68a28
 80083d0:	509f79fb 	.word	0x509f79fb
 80083d4:	3fd34413 	.word	0x3fd34413
 80083d8:	0800b732 	.word	0x0800b732
 80083dc:	0800b749 	.word	0x0800b749
 80083e0:	7ff00000 	.word	0x7ff00000
 80083e4:	0800b6fd 	.word	0x0800b6fd
 80083e8:	3ff80000 	.word	0x3ff80000
 80083ec:	0800b8f8 	.word	0x0800b8f8
 80083f0:	0800b7a1 	.word	0x0800b7a1
 80083f4:	0800b72e 	.word	0x0800b72e
 80083f8:	0800b6fc 	.word	0x0800b6fc
 80083fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008400:	6018      	str	r0, [r3, #0]
 8008402:	9b03      	ldr	r3, [sp, #12]
 8008404:	2b0e      	cmp	r3, #14
 8008406:	f200 80a1 	bhi.w	800854c <_dtoa_r+0x444>
 800840a:	2c00      	cmp	r4, #0
 800840c:	f000 809e 	beq.w	800854c <_dtoa_r+0x444>
 8008410:	2f00      	cmp	r7, #0
 8008412:	dd33      	ble.n	800847c <_dtoa_r+0x374>
 8008414:	4b9c      	ldr	r3, [pc, #624]	@ (8008688 <_dtoa_r+0x580>)
 8008416:	f007 020f 	and.w	r2, r7, #15
 800841a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800841e:	ed93 7b00 	vldr	d7, [r3]
 8008422:	05f8      	lsls	r0, r7, #23
 8008424:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008428:	ea4f 1427 	mov.w	r4, r7, asr #4
 800842c:	d516      	bpl.n	800845c <_dtoa_r+0x354>
 800842e:	4b97      	ldr	r3, [pc, #604]	@ (800868c <_dtoa_r+0x584>)
 8008430:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008434:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008438:	f7f8 fa10 	bl	800085c <__aeabi_ddiv>
 800843c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008440:	f004 040f 	and.w	r4, r4, #15
 8008444:	2603      	movs	r6, #3
 8008446:	4d91      	ldr	r5, [pc, #580]	@ (800868c <_dtoa_r+0x584>)
 8008448:	b954      	cbnz	r4, 8008460 <_dtoa_r+0x358>
 800844a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800844e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008452:	f7f8 fa03 	bl	800085c <__aeabi_ddiv>
 8008456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800845a:	e028      	b.n	80084ae <_dtoa_r+0x3a6>
 800845c:	2602      	movs	r6, #2
 800845e:	e7f2      	b.n	8008446 <_dtoa_r+0x33e>
 8008460:	07e1      	lsls	r1, r4, #31
 8008462:	d508      	bpl.n	8008476 <_dtoa_r+0x36e>
 8008464:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008468:	e9d5 2300 	ldrd	r2, r3, [r5]
 800846c:	f7f8 f8cc 	bl	8000608 <__aeabi_dmul>
 8008470:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008474:	3601      	adds	r6, #1
 8008476:	1064      	asrs	r4, r4, #1
 8008478:	3508      	adds	r5, #8
 800847a:	e7e5      	b.n	8008448 <_dtoa_r+0x340>
 800847c:	f000 80af 	beq.w	80085de <_dtoa_r+0x4d6>
 8008480:	427c      	negs	r4, r7
 8008482:	4b81      	ldr	r3, [pc, #516]	@ (8008688 <_dtoa_r+0x580>)
 8008484:	4d81      	ldr	r5, [pc, #516]	@ (800868c <_dtoa_r+0x584>)
 8008486:	f004 020f 	and.w	r2, r4, #15
 800848a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800848e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008492:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008496:	f7f8 f8b7 	bl	8000608 <__aeabi_dmul>
 800849a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800849e:	1124      	asrs	r4, r4, #4
 80084a0:	2300      	movs	r3, #0
 80084a2:	2602      	movs	r6, #2
 80084a4:	2c00      	cmp	r4, #0
 80084a6:	f040 808f 	bne.w	80085c8 <_dtoa_r+0x4c0>
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1d3      	bne.n	8008456 <_dtoa_r+0x34e>
 80084ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	f000 8094 	beq.w	80085e2 <_dtoa_r+0x4da>
 80084ba:	4b75      	ldr	r3, [pc, #468]	@ (8008690 <_dtoa_r+0x588>)
 80084bc:	2200      	movs	r2, #0
 80084be:	4620      	mov	r0, r4
 80084c0:	4629      	mov	r1, r5
 80084c2:	f7f8 fb13 	bl	8000aec <__aeabi_dcmplt>
 80084c6:	2800      	cmp	r0, #0
 80084c8:	f000 808b 	beq.w	80085e2 <_dtoa_r+0x4da>
 80084cc:	9b03      	ldr	r3, [sp, #12]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f000 8087 	beq.w	80085e2 <_dtoa_r+0x4da>
 80084d4:	f1bb 0f00 	cmp.w	fp, #0
 80084d8:	dd34      	ble.n	8008544 <_dtoa_r+0x43c>
 80084da:	4620      	mov	r0, r4
 80084dc:	4b6d      	ldr	r3, [pc, #436]	@ (8008694 <_dtoa_r+0x58c>)
 80084de:	2200      	movs	r2, #0
 80084e0:	4629      	mov	r1, r5
 80084e2:	f7f8 f891 	bl	8000608 <__aeabi_dmul>
 80084e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084ea:	f107 38ff 	add.w	r8, r7, #4294967295
 80084ee:	3601      	adds	r6, #1
 80084f0:	465c      	mov	r4, fp
 80084f2:	4630      	mov	r0, r6
 80084f4:	f7f8 f81e 	bl	8000534 <__aeabi_i2d>
 80084f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084fc:	f7f8 f884 	bl	8000608 <__aeabi_dmul>
 8008500:	4b65      	ldr	r3, [pc, #404]	@ (8008698 <_dtoa_r+0x590>)
 8008502:	2200      	movs	r2, #0
 8008504:	f7f7 feca 	bl	800029c <__adddf3>
 8008508:	4605      	mov	r5, r0
 800850a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800850e:	2c00      	cmp	r4, #0
 8008510:	d16a      	bne.n	80085e8 <_dtoa_r+0x4e0>
 8008512:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008516:	4b61      	ldr	r3, [pc, #388]	@ (800869c <_dtoa_r+0x594>)
 8008518:	2200      	movs	r2, #0
 800851a:	f7f7 febd 	bl	8000298 <__aeabi_dsub>
 800851e:	4602      	mov	r2, r0
 8008520:	460b      	mov	r3, r1
 8008522:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008526:	462a      	mov	r2, r5
 8008528:	4633      	mov	r3, r6
 800852a:	f7f8 fafd 	bl	8000b28 <__aeabi_dcmpgt>
 800852e:	2800      	cmp	r0, #0
 8008530:	f040 8298 	bne.w	8008a64 <_dtoa_r+0x95c>
 8008534:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008538:	462a      	mov	r2, r5
 800853a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800853e:	f7f8 fad5 	bl	8000aec <__aeabi_dcmplt>
 8008542:	bb38      	cbnz	r0, 8008594 <_dtoa_r+0x48c>
 8008544:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008548:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800854c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800854e:	2b00      	cmp	r3, #0
 8008550:	f2c0 8157 	blt.w	8008802 <_dtoa_r+0x6fa>
 8008554:	2f0e      	cmp	r7, #14
 8008556:	f300 8154 	bgt.w	8008802 <_dtoa_r+0x6fa>
 800855a:	4b4b      	ldr	r3, [pc, #300]	@ (8008688 <_dtoa_r+0x580>)
 800855c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008560:	ed93 7b00 	vldr	d7, [r3]
 8008564:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008566:	2b00      	cmp	r3, #0
 8008568:	ed8d 7b00 	vstr	d7, [sp]
 800856c:	f280 80e5 	bge.w	800873a <_dtoa_r+0x632>
 8008570:	9b03      	ldr	r3, [sp, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	f300 80e1 	bgt.w	800873a <_dtoa_r+0x632>
 8008578:	d10c      	bne.n	8008594 <_dtoa_r+0x48c>
 800857a:	4b48      	ldr	r3, [pc, #288]	@ (800869c <_dtoa_r+0x594>)
 800857c:	2200      	movs	r2, #0
 800857e:	ec51 0b17 	vmov	r0, r1, d7
 8008582:	f7f8 f841 	bl	8000608 <__aeabi_dmul>
 8008586:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800858a:	f7f8 fac3 	bl	8000b14 <__aeabi_dcmpge>
 800858e:	2800      	cmp	r0, #0
 8008590:	f000 8266 	beq.w	8008a60 <_dtoa_r+0x958>
 8008594:	2400      	movs	r4, #0
 8008596:	4625      	mov	r5, r4
 8008598:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800859a:	4656      	mov	r6, sl
 800859c:	ea6f 0803 	mvn.w	r8, r3
 80085a0:	2700      	movs	r7, #0
 80085a2:	4621      	mov	r1, r4
 80085a4:	4648      	mov	r0, r9
 80085a6:	f000 fcbf 	bl	8008f28 <_Bfree>
 80085aa:	2d00      	cmp	r5, #0
 80085ac:	f000 80bd 	beq.w	800872a <_dtoa_r+0x622>
 80085b0:	b12f      	cbz	r7, 80085be <_dtoa_r+0x4b6>
 80085b2:	42af      	cmp	r7, r5
 80085b4:	d003      	beq.n	80085be <_dtoa_r+0x4b6>
 80085b6:	4639      	mov	r1, r7
 80085b8:	4648      	mov	r0, r9
 80085ba:	f000 fcb5 	bl	8008f28 <_Bfree>
 80085be:	4629      	mov	r1, r5
 80085c0:	4648      	mov	r0, r9
 80085c2:	f000 fcb1 	bl	8008f28 <_Bfree>
 80085c6:	e0b0      	b.n	800872a <_dtoa_r+0x622>
 80085c8:	07e2      	lsls	r2, r4, #31
 80085ca:	d505      	bpl.n	80085d8 <_dtoa_r+0x4d0>
 80085cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085d0:	f7f8 f81a 	bl	8000608 <__aeabi_dmul>
 80085d4:	3601      	adds	r6, #1
 80085d6:	2301      	movs	r3, #1
 80085d8:	1064      	asrs	r4, r4, #1
 80085da:	3508      	adds	r5, #8
 80085dc:	e762      	b.n	80084a4 <_dtoa_r+0x39c>
 80085de:	2602      	movs	r6, #2
 80085e0:	e765      	b.n	80084ae <_dtoa_r+0x3a6>
 80085e2:	9c03      	ldr	r4, [sp, #12]
 80085e4:	46b8      	mov	r8, r7
 80085e6:	e784      	b.n	80084f2 <_dtoa_r+0x3ea>
 80085e8:	4b27      	ldr	r3, [pc, #156]	@ (8008688 <_dtoa_r+0x580>)
 80085ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80085ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085f4:	4454      	add	r4, sl
 80085f6:	2900      	cmp	r1, #0
 80085f8:	d054      	beq.n	80086a4 <_dtoa_r+0x59c>
 80085fa:	4929      	ldr	r1, [pc, #164]	@ (80086a0 <_dtoa_r+0x598>)
 80085fc:	2000      	movs	r0, #0
 80085fe:	f7f8 f92d 	bl	800085c <__aeabi_ddiv>
 8008602:	4633      	mov	r3, r6
 8008604:	462a      	mov	r2, r5
 8008606:	f7f7 fe47 	bl	8000298 <__aeabi_dsub>
 800860a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800860e:	4656      	mov	r6, sl
 8008610:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008614:	f7f8 faa8 	bl	8000b68 <__aeabi_d2iz>
 8008618:	4605      	mov	r5, r0
 800861a:	f7f7 ff8b 	bl	8000534 <__aeabi_i2d>
 800861e:	4602      	mov	r2, r0
 8008620:	460b      	mov	r3, r1
 8008622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008626:	f7f7 fe37 	bl	8000298 <__aeabi_dsub>
 800862a:	3530      	adds	r5, #48	@ 0x30
 800862c:	4602      	mov	r2, r0
 800862e:	460b      	mov	r3, r1
 8008630:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008634:	f806 5b01 	strb.w	r5, [r6], #1
 8008638:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800863c:	f7f8 fa56 	bl	8000aec <__aeabi_dcmplt>
 8008640:	2800      	cmp	r0, #0
 8008642:	d172      	bne.n	800872a <_dtoa_r+0x622>
 8008644:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008648:	4911      	ldr	r1, [pc, #68]	@ (8008690 <_dtoa_r+0x588>)
 800864a:	2000      	movs	r0, #0
 800864c:	f7f7 fe24 	bl	8000298 <__aeabi_dsub>
 8008650:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008654:	f7f8 fa4a 	bl	8000aec <__aeabi_dcmplt>
 8008658:	2800      	cmp	r0, #0
 800865a:	f040 80b4 	bne.w	80087c6 <_dtoa_r+0x6be>
 800865e:	42a6      	cmp	r6, r4
 8008660:	f43f af70 	beq.w	8008544 <_dtoa_r+0x43c>
 8008664:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008668:	4b0a      	ldr	r3, [pc, #40]	@ (8008694 <_dtoa_r+0x58c>)
 800866a:	2200      	movs	r2, #0
 800866c:	f7f7 ffcc 	bl	8000608 <__aeabi_dmul>
 8008670:	4b08      	ldr	r3, [pc, #32]	@ (8008694 <_dtoa_r+0x58c>)
 8008672:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008676:	2200      	movs	r2, #0
 8008678:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800867c:	f7f7 ffc4 	bl	8000608 <__aeabi_dmul>
 8008680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008684:	e7c4      	b.n	8008610 <_dtoa_r+0x508>
 8008686:	bf00      	nop
 8008688:	0800b8f8 	.word	0x0800b8f8
 800868c:	0800b8d0 	.word	0x0800b8d0
 8008690:	3ff00000 	.word	0x3ff00000
 8008694:	40240000 	.word	0x40240000
 8008698:	401c0000 	.word	0x401c0000
 800869c:	40140000 	.word	0x40140000
 80086a0:	3fe00000 	.word	0x3fe00000
 80086a4:	4631      	mov	r1, r6
 80086a6:	4628      	mov	r0, r5
 80086a8:	f7f7 ffae 	bl	8000608 <__aeabi_dmul>
 80086ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80086b2:	4656      	mov	r6, sl
 80086b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086b8:	f7f8 fa56 	bl	8000b68 <__aeabi_d2iz>
 80086bc:	4605      	mov	r5, r0
 80086be:	f7f7 ff39 	bl	8000534 <__aeabi_i2d>
 80086c2:	4602      	mov	r2, r0
 80086c4:	460b      	mov	r3, r1
 80086c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086ca:	f7f7 fde5 	bl	8000298 <__aeabi_dsub>
 80086ce:	3530      	adds	r5, #48	@ 0x30
 80086d0:	f806 5b01 	strb.w	r5, [r6], #1
 80086d4:	4602      	mov	r2, r0
 80086d6:	460b      	mov	r3, r1
 80086d8:	42a6      	cmp	r6, r4
 80086da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80086de:	f04f 0200 	mov.w	r2, #0
 80086e2:	d124      	bne.n	800872e <_dtoa_r+0x626>
 80086e4:	4baf      	ldr	r3, [pc, #700]	@ (80089a4 <_dtoa_r+0x89c>)
 80086e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086ea:	f7f7 fdd7 	bl	800029c <__adddf3>
 80086ee:	4602      	mov	r2, r0
 80086f0:	460b      	mov	r3, r1
 80086f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086f6:	f7f8 fa17 	bl	8000b28 <__aeabi_dcmpgt>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	d163      	bne.n	80087c6 <_dtoa_r+0x6be>
 80086fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008702:	49a8      	ldr	r1, [pc, #672]	@ (80089a4 <_dtoa_r+0x89c>)
 8008704:	2000      	movs	r0, #0
 8008706:	f7f7 fdc7 	bl	8000298 <__aeabi_dsub>
 800870a:	4602      	mov	r2, r0
 800870c:	460b      	mov	r3, r1
 800870e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008712:	f7f8 f9eb 	bl	8000aec <__aeabi_dcmplt>
 8008716:	2800      	cmp	r0, #0
 8008718:	f43f af14 	beq.w	8008544 <_dtoa_r+0x43c>
 800871c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800871e:	1e73      	subs	r3, r6, #1
 8008720:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008722:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008726:	2b30      	cmp	r3, #48	@ 0x30
 8008728:	d0f8      	beq.n	800871c <_dtoa_r+0x614>
 800872a:	4647      	mov	r7, r8
 800872c:	e03b      	b.n	80087a6 <_dtoa_r+0x69e>
 800872e:	4b9e      	ldr	r3, [pc, #632]	@ (80089a8 <_dtoa_r+0x8a0>)
 8008730:	f7f7 ff6a 	bl	8000608 <__aeabi_dmul>
 8008734:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008738:	e7bc      	b.n	80086b4 <_dtoa_r+0x5ac>
 800873a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800873e:	4656      	mov	r6, sl
 8008740:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008744:	4620      	mov	r0, r4
 8008746:	4629      	mov	r1, r5
 8008748:	f7f8 f888 	bl	800085c <__aeabi_ddiv>
 800874c:	f7f8 fa0c 	bl	8000b68 <__aeabi_d2iz>
 8008750:	4680      	mov	r8, r0
 8008752:	f7f7 feef 	bl	8000534 <__aeabi_i2d>
 8008756:	e9dd 2300 	ldrd	r2, r3, [sp]
 800875a:	f7f7 ff55 	bl	8000608 <__aeabi_dmul>
 800875e:	4602      	mov	r2, r0
 8008760:	460b      	mov	r3, r1
 8008762:	4620      	mov	r0, r4
 8008764:	4629      	mov	r1, r5
 8008766:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800876a:	f7f7 fd95 	bl	8000298 <__aeabi_dsub>
 800876e:	f806 4b01 	strb.w	r4, [r6], #1
 8008772:	9d03      	ldr	r5, [sp, #12]
 8008774:	eba6 040a 	sub.w	r4, r6, sl
 8008778:	42a5      	cmp	r5, r4
 800877a:	4602      	mov	r2, r0
 800877c:	460b      	mov	r3, r1
 800877e:	d133      	bne.n	80087e8 <_dtoa_r+0x6e0>
 8008780:	f7f7 fd8c 	bl	800029c <__adddf3>
 8008784:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008788:	4604      	mov	r4, r0
 800878a:	460d      	mov	r5, r1
 800878c:	f7f8 f9cc 	bl	8000b28 <__aeabi_dcmpgt>
 8008790:	b9c0      	cbnz	r0, 80087c4 <_dtoa_r+0x6bc>
 8008792:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008796:	4620      	mov	r0, r4
 8008798:	4629      	mov	r1, r5
 800879a:	f7f8 f99d 	bl	8000ad8 <__aeabi_dcmpeq>
 800879e:	b110      	cbz	r0, 80087a6 <_dtoa_r+0x69e>
 80087a0:	f018 0f01 	tst.w	r8, #1
 80087a4:	d10e      	bne.n	80087c4 <_dtoa_r+0x6bc>
 80087a6:	9902      	ldr	r1, [sp, #8]
 80087a8:	4648      	mov	r0, r9
 80087aa:	f000 fbbd 	bl	8008f28 <_Bfree>
 80087ae:	2300      	movs	r3, #0
 80087b0:	7033      	strb	r3, [r6, #0]
 80087b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80087b4:	3701      	adds	r7, #1
 80087b6:	601f      	str	r7, [r3, #0]
 80087b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	f000 824b 	beq.w	8008c56 <_dtoa_r+0xb4e>
 80087c0:	601e      	str	r6, [r3, #0]
 80087c2:	e248      	b.n	8008c56 <_dtoa_r+0xb4e>
 80087c4:	46b8      	mov	r8, r7
 80087c6:	4633      	mov	r3, r6
 80087c8:	461e      	mov	r6, r3
 80087ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087ce:	2a39      	cmp	r2, #57	@ 0x39
 80087d0:	d106      	bne.n	80087e0 <_dtoa_r+0x6d8>
 80087d2:	459a      	cmp	sl, r3
 80087d4:	d1f8      	bne.n	80087c8 <_dtoa_r+0x6c0>
 80087d6:	2230      	movs	r2, #48	@ 0x30
 80087d8:	f108 0801 	add.w	r8, r8, #1
 80087dc:	f88a 2000 	strb.w	r2, [sl]
 80087e0:	781a      	ldrb	r2, [r3, #0]
 80087e2:	3201      	adds	r2, #1
 80087e4:	701a      	strb	r2, [r3, #0]
 80087e6:	e7a0      	b.n	800872a <_dtoa_r+0x622>
 80087e8:	4b6f      	ldr	r3, [pc, #444]	@ (80089a8 <_dtoa_r+0x8a0>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	f7f7 ff0c 	bl	8000608 <__aeabi_dmul>
 80087f0:	2200      	movs	r2, #0
 80087f2:	2300      	movs	r3, #0
 80087f4:	4604      	mov	r4, r0
 80087f6:	460d      	mov	r5, r1
 80087f8:	f7f8 f96e 	bl	8000ad8 <__aeabi_dcmpeq>
 80087fc:	2800      	cmp	r0, #0
 80087fe:	d09f      	beq.n	8008740 <_dtoa_r+0x638>
 8008800:	e7d1      	b.n	80087a6 <_dtoa_r+0x69e>
 8008802:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008804:	2a00      	cmp	r2, #0
 8008806:	f000 80ea 	beq.w	80089de <_dtoa_r+0x8d6>
 800880a:	9a07      	ldr	r2, [sp, #28]
 800880c:	2a01      	cmp	r2, #1
 800880e:	f300 80cd 	bgt.w	80089ac <_dtoa_r+0x8a4>
 8008812:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008814:	2a00      	cmp	r2, #0
 8008816:	f000 80c1 	beq.w	800899c <_dtoa_r+0x894>
 800881a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800881e:	9c08      	ldr	r4, [sp, #32]
 8008820:	9e00      	ldr	r6, [sp, #0]
 8008822:	9a00      	ldr	r2, [sp, #0]
 8008824:	441a      	add	r2, r3
 8008826:	9200      	str	r2, [sp, #0]
 8008828:	9a06      	ldr	r2, [sp, #24]
 800882a:	2101      	movs	r1, #1
 800882c:	441a      	add	r2, r3
 800882e:	4648      	mov	r0, r9
 8008830:	9206      	str	r2, [sp, #24]
 8008832:	f000 fc77 	bl	8009124 <__i2b>
 8008836:	4605      	mov	r5, r0
 8008838:	b166      	cbz	r6, 8008854 <_dtoa_r+0x74c>
 800883a:	9b06      	ldr	r3, [sp, #24]
 800883c:	2b00      	cmp	r3, #0
 800883e:	dd09      	ble.n	8008854 <_dtoa_r+0x74c>
 8008840:	42b3      	cmp	r3, r6
 8008842:	9a00      	ldr	r2, [sp, #0]
 8008844:	bfa8      	it	ge
 8008846:	4633      	movge	r3, r6
 8008848:	1ad2      	subs	r2, r2, r3
 800884a:	9200      	str	r2, [sp, #0]
 800884c:	9a06      	ldr	r2, [sp, #24]
 800884e:	1af6      	subs	r6, r6, r3
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	9306      	str	r3, [sp, #24]
 8008854:	9b08      	ldr	r3, [sp, #32]
 8008856:	b30b      	cbz	r3, 800889c <_dtoa_r+0x794>
 8008858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800885a:	2b00      	cmp	r3, #0
 800885c:	f000 80c6 	beq.w	80089ec <_dtoa_r+0x8e4>
 8008860:	2c00      	cmp	r4, #0
 8008862:	f000 80c0 	beq.w	80089e6 <_dtoa_r+0x8de>
 8008866:	4629      	mov	r1, r5
 8008868:	4622      	mov	r2, r4
 800886a:	4648      	mov	r0, r9
 800886c:	f000 fd12 	bl	8009294 <__pow5mult>
 8008870:	9a02      	ldr	r2, [sp, #8]
 8008872:	4601      	mov	r1, r0
 8008874:	4605      	mov	r5, r0
 8008876:	4648      	mov	r0, r9
 8008878:	f000 fc6a 	bl	8009150 <__multiply>
 800887c:	9902      	ldr	r1, [sp, #8]
 800887e:	4680      	mov	r8, r0
 8008880:	4648      	mov	r0, r9
 8008882:	f000 fb51 	bl	8008f28 <_Bfree>
 8008886:	9b08      	ldr	r3, [sp, #32]
 8008888:	1b1b      	subs	r3, r3, r4
 800888a:	9308      	str	r3, [sp, #32]
 800888c:	f000 80b1 	beq.w	80089f2 <_dtoa_r+0x8ea>
 8008890:	9a08      	ldr	r2, [sp, #32]
 8008892:	4641      	mov	r1, r8
 8008894:	4648      	mov	r0, r9
 8008896:	f000 fcfd 	bl	8009294 <__pow5mult>
 800889a:	9002      	str	r0, [sp, #8]
 800889c:	2101      	movs	r1, #1
 800889e:	4648      	mov	r0, r9
 80088a0:	f000 fc40 	bl	8009124 <__i2b>
 80088a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088a6:	4604      	mov	r4, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 81d8 	beq.w	8008c5e <_dtoa_r+0xb56>
 80088ae:	461a      	mov	r2, r3
 80088b0:	4601      	mov	r1, r0
 80088b2:	4648      	mov	r0, r9
 80088b4:	f000 fcee 	bl	8009294 <__pow5mult>
 80088b8:	9b07      	ldr	r3, [sp, #28]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	4604      	mov	r4, r0
 80088be:	f300 809f 	bgt.w	8008a00 <_dtoa_r+0x8f8>
 80088c2:	9b04      	ldr	r3, [sp, #16]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f040 8097 	bne.w	80089f8 <_dtoa_r+0x8f0>
 80088ca:	9b05      	ldr	r3, [sp, #20]
 80088cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	f040 8093 	bne.w	80089fc <_dtoa_r+0x8f4>
 80088d6:	9b05      	ldr	r3, [sp, #20]
 80088d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80088dc:	0d1b      	lsrs	r3, r3, #20
 80088de:	051b      	lsls	r3, r3, #20
 80088e0:	b133      	cbz	r3, 80088f0 <_dtoa_r+0x7e8>
 80088e2:	9b00      	ldr	r3, [sp, #0]
 80088e4:	3301      	adds	r3, #1
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	9b06      	ldr	r3, [sp, #24]
 80088ea:	3301      	adds	r3, #1
 80088ec:	9306      	str	r3, [sp, #24]
 80088ee:	2301      	movs	r3, #1
 80088f0:	9308      	str	r3, [sp, #32]
 80088f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f000 81b8 	beq.w	8008c6a <_dtoa_r+0xb62>
 80088fa:	6923      	ldr	r3, [r4, #16]
 80088fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008900:	6918      	ldr	r0, [r3, #16]
 8008902:	f000 fbc3 	bl	800908c <__hi0bits>
 8008906:	f1c0 0020 	rsb	r0, r0, #32
 800890a:	9b06      	ldr	r3, [sp, #24]
 800890c:	4418      	add	r0, r3
 800890e:	f010 001f 	ands.w	r0, r0, #31
 8008912:	f000 8082 	beq.w	8008a1a <_dtoa_r+0x912>
 8008916:	f1c0 0320 	rsb	r3, r0, #32
 800891a:	2b04      	cmp	r3, #4
 800891c:	dd73      	ble.n	8008a06 <_dtoa_r+0x8fe>
 800891e:	9b00      	ldr	r3, [sp, #0]
 8008920:	f1c0 001c 	rsb	r0, r0, #28
 8008924:	4403      	add	r3, r0
 8008926:	9300      	str	r3, [sp, #0]
 8008928:	9b06      	ldr	r3, [sp, #24]
 800892a:	4403      	add	r3, r0
 800892c:	4406      	add	r6, r0
 800892e:	9306      	str	r3, [sp, #24]
 8008930:	9b00      	ldr	r3, [sp, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	dd05      	ble.n	8008942 <_dtoa_r+0x83a>
 8008936:	9902      	ldr	r1, [sp, #8]
 8008938:	461a      	mov	r2, r3
 800893a:	4648      	mov	r0, r9
 800893c:	f000 fd04 	bl	8009348 <__lshift>
 8008940:	9002      	str	r0, [sp, #8]
 8008942:	9b06      	ldr	r3, [sp, #24]
 8008944:	2b00      	cmp	r3, #0
 8008946:	dd05      	ble.n	8008954 <_dtoa_r+0x84c>
 8008948:	4621      	mov	r1, r4
 800894a:	461a      	mov	r2, r3
 800894c:	4648      	mov	r0, r9
 800894e:	f000 fcfb 	bl	8009348 <__lshift>
 8008952:	4604      	mov	r4, r0
 8008954:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008956:	2b00      	cmp	r3, #0
 8008958:	d061      	beq.n	8008a1e <_dtoa_r+0x916>
 800895a:	9802      	ldr	r0, [sp, #8]
 800895c:	4621      	mov	r1, r4
 800895e:	f000 fd5f 	bl	8009420 <__mcmp>
 8008962:	2800      	cmp	r0, #0
 8008964:	da5b      	bge.n	8008a1e <_dtoa_r+0x916>
 8008966:	2300      	movs	r3, #0
 8008968:	9902      	ldr	r1, [sp, #8]
 800896a:	220a      	movs	r2, #10
 800896c:	4648      	mov	r0, r9
 800896e:	f000 fafd 	bl	8008f6c <__multadd>
 8008972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008974:	9002      	str	r0, [sp, #8]
 8008976:	f107 38ff 	add.w	r8, r7, #4294967295
 800897a:	2b00      	cmp	r3, #0
 800897c:	f000 8177 	beq.w	8008c6e <_dtoa_r+0xb66>
 8008980:	4629      	mov	r1, r5
 8008982:	2300      	movs	r3, #0
 8008984:	220a      	movs	r2, #10
 8008986:	4648      	mov	r0, r9
 8008988:	f000 faf0 	bl	8008f6c <__multadd>
 800898c:	f1bb 0f00 	cmp.w	fp, #0
 8008990:	4605      	mov	r5, r0
 8008992:	dc6f      	bgt.n	8008a74 <_dtoa_r+0x96c>
 8008994:	9b07      	ldr	r3, [sp, #28]
 8008996:	2b02      	cmp	r3, #2
 8008998:	dc49      	bgt.n	8008a2e <_dtoa_r+0x926>
 800899a:	e06b      	b.n	8008a74 <_dtoa_r+0x96c>
 800899c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800899e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80089a2:	e73c      	b.n	800881e <_dtoa_r+0x716>
 80089a4:	3fe00000 	.word	0x3fe00000
 80089a8:	40240000 	.word	0x40240000
 80089ac:	9b03      	ldr	r3, [sp, #12]
 80089ae:	1e5c      	subs	r4, r3, #1
 80089b0:	9b08      	ldr	r3, [sp, #32]
 80089b2:	42a3      	cmp	r3, r4
 80089b4:	db09      	blt.n	80089ca <_dtoa_r+0x8c2>
 80089b6:	1b1c      	subs	r4, r3, r4
 80089b8:	9b03      	ldr	r3, [sp, #12]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f6bf af30 	bge.w	8008820 <_dtoa_r+0x718>
 80089c0:	9b00      	ldr	r3, [sp, #0]
 80089c2:	9a03      	ldr	r2, [sp, #12]
 80089c4:	1a9e      	subs	r6, r3, r2
 80089c6:	2300      	movs	r3, #0
 80089c8:	e72b      	b.n	8008822 <_dtoa_r+0x71a>
 80089ca:	9b08      	ldr	r3, [sp, #32]
 80089cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80089ce:	9408      	str	r4, [sp, #32]
 80089d0:	1ae3      	subs	r3, r4, r3
 80089d2:	441a      	add	r2, r3
 80089d4:	9e00      	ldr	r6, [sp, #0]
 80089d6:	9b03      	ldr	r3, [sp, #12]
 80089d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80089da:	2400      	movs	r4, #0
 80089dc:	e721      	b.n	8008822 <_dtoa_r+0x71a>
 80089de:	9c08      	ldr	r4, [sp, #32]
 80089e0:	9e00      	ldr	r6, [sp, #0]
 80089e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80089e4:	e728      	b.n	8008838 <_dtoa_r+0x730>
 80089e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80089ea:	e751      	b.n	8008890 <_dtoa_r+0x788>
 80089ec:	9a08      	ldr	r2, [sp, #32]
 80089ee:	9902      	ldr	r1, [sp, #8]
 80089f0:	e750      	b.n	8008894 <_dtoa_r+0x78c>
 80089f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80089f6:	e751      	b.n	800889c <_dtoa_r+0x794>
 80089f8:	2300      	movs	r3, #0
 80089fa:	e779      	b.n	80088f0 <_dtoa_r+0x7e8>
 80089fc:	9b04      	ldr	r3, [sp, #16]
 80089fe:	e777      	b.n	80088f0 <_dtoa_r+0x7e8>
 8008a00:	2300      	movs	r3, #0
 8008a02:	9308      	str	r3, [sp, #32]
 8008a04:	e779      	b.n	80088fa <_dtoa_r+0x7f2>
 8008a06:	d093      	beq.n	8008930 <_dtoa_r+0x828>
 8008a08:	9a00      	ldr	r2, [sp, #0]
 8008a0a:	331c      	adds	r3, #28
 8008a0c:	441a      	add	r2, r3
 8008a0e:	9200      	str	r2, [sp, #0]
 8008a10:	9a06      	ldr	r2, [sp, #24]
 8008a12:	441a      	add	r2, r3
 8008a14:	441e      	add	r6, r3
 8008a16:	9206      	str	r2, [sp, #24]
 8008a18:	e78a      	b.n	8008930 <_dtoa_r+0x828>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	e7f4      	b.n	8008a08 <_dtoa_r+0x900>
 8008a1e:	9b03      	ldr	r3, [sp, #12]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	46b8      	mov	r8, r7
 8008a24:	dc20      	bgt.n	8008a68 <_dtoa_r+0x960>
 8008a26:	469b      	mov	fp, r3
 8008a28:	9b07      	ldr	r3, [sp, #28]
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	dd1e      	ble.n	8008a6c <_dtoa_r+0x964>
 8008a2e:	f1bb 0f00 	cmp.w	fp, #0
 8008a32:	f47f adb1 	bne.w	8008598 <_dtoa_r+0x490>
 8008a36:	4621      	mov	r1, r4
 8008a38:	465b      	mov	r3, fp
 8008a3a:	2205      	movs	r2, #5
 8008a3c:	4648      	mov	r0, r9
 8008a3e:	f000 fa95 	bl	8008f6c <__multadd>
 8008a42:	4601      	mov	r1, r0
 8008a44:	4604      	mov	r4, r0
 8008a46:	9802      	ldr	r0, [sp, #8]
 8008a48:	f000 fcea 	bl	8009420 <__mcmp>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	f77f ada3 	ble.w	8008598 <_dtoa_r+0x490>
 8008a52:	4656      	mov	r6, sl
 8008a54:	2331      	movs	r3, #49	@ 0x31
 8008a56:	f806 3b01 	strb.w	r3, [r6], #1
 8008a5a:	f108 0801 	add.w	r8, r8, #1
 8008a5e:	e59f      	b.n	80085a0 <_dtoa_r+0x498>
 8008a60:	9c03      	ldr	r4, [sp, #12]
 8008a62:	46b8      	mov	r8, r7
 8008a64:	4625      	mov	r5, r4
 8008a66:	e7f4      	b.n	8008a52 <_dtoa_r+0x94a>
 8008a68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008a6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f000 8101 	beq.w	8008c76 <_dtoa_r+0xb6e>
 8008a74:	2e00      	cmp	r6, #0
 8008a76:	dd05      	ble.n	8008a84 <_dtoa_r+0x97c>
 8008a78:	4629      	mov	r1, r5
 8008a7a:	4632      	mov	r2, r6
 8008a7c:	4648      	mov	r0, r9
 8008a7e:	f000 fc63 	bl	8009348 <__lshift>
 8008a82:	4605      	mov	r5, r0
 8008a84:	9b08      	ldr	r3, [sp, #32]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d05c      	beq.n	8008b44 <_dtoa_r+0xa3c>
 8008a8a:	6869      	ldr	r1, [r5, #4]
 8008a8c:	4648      	mov	r0, r9
 8008a8e:	f000 fa0b 	bl	8008ea8 <_Balloc>
 8008a92:	4606      	mov	r6, r0
 8008a94:	b928      	cbnz	r0, 8008aa2 <_dtoa_r+0x99a>
 8008a96:	4b82      	ldr	r3, [pc, #520]	@ (8008ca0 <_dtoa_r+0xb98>)
 8008a98:	4602      	mov	r2, r0
 8008a9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008a9e:	f7ff bb4a 	b.w	8008136 <_dtoa_r+0x2e>
 8008aa2:	692a      	ldr	r2, [r5, #16]
 8008aa4:	3202      	adds	r2, #2
 8008aa6:	0092      	lsls	r2, r2, #2
 8008aa8:	f105 010c 	add.w	r1, r5, #12
 8008aac:	300c      	adds	r0, #12
 8008aae:	f001 ff69 	bl	800a984 <memcpy>
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	4631      	mov	r1, r6
 8008ab6:	4648      	mov	r0, r9
 8008ab8:	f000 fc46 	bl	8009348 <__lshift>
 8008abc:	f10a 0301 	add.w	r3, sl, #1
 8008ac0:	9300      	str	r3, [sp, #0]
 8008ac2:	eb0a 030b 	add.w	r3, sl, fp
 8008ac6:	9308      	str	r3, [sp, #32]
 8008ac8:	9b04      	ldr	r3, [sp, #16]
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	462f      	mov	r7, r5
 8008ad0:	9306      	str	r3, [sp, #24]
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	9b00      	ldr	r3, [sp, #0]
 8008ad6:	9802      	ldr	r0, [sp, #8]
 8008ad8:	4621      	mov	r1, r4
 8008ada:	f103 3bff 	add.w	fp, r3, #4294967295
 8008ade:	f7ff fa8b 	bl	8007ff8 <quorem>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	3330      	adds	r3, #48	@ 0x30
 8008ae6:	9003      	str	r0, [sp, #12]
 8008ae8:	4639      	mov	r1, r7
 8008aea:	9802      	ldr	r0, [sp, #8]
 8008aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aee:	f000 fc97 	bl	8009420 <__mcmp>
 8008af2:	462a      	mov	r2, r5
 8008af4:	9004      	str	r0, [sp, #16]
 8008af6:	4621      	mov	r1, r4
 8008af8:	4648      	mov	r0, r9
 8008afa:	f000 fcad 	bl	8009458 <__mdiff>
 8008afe:	68c2      	ldr	r2, [r0, #12]
 8008b00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b02:	4606      	mov	r6, r0
 8008b04:	bb02      	cbnz	r2, 8008b48 <_dtoa_r+0xa40>
 8008b06:	4601      	mov	r1, r0
 8008b08:	9802      	ldr	r0, [sp, #8]
 8008b0a:	f000 fc89 	bl	8009420 <__mcmp>
 8008b0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b10:	4602      	mov	r2, r0
 8008b12:	4631      	mov	r1, r6
 8008b14:	4648      	mov	r0, r9
 8008b16:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b18:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b1a:	f000 fa05 	bl	8008f28 <_Bfree>
 8008b1e:	9b07      	ldr	r3, [sp, #28]
 8008b20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008b22:	9e00      	ldr	r6, [sp, #0]
 8008b24:	ea42 0103 	orr.w	r1, r2, r3
 8008b28:	9b06      	ldr	r3, [sp, #24]
 8008b2a:	4319      	orrs	r1, r3
 8008b2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b2e:	d10d      	bne.n	8008b4c <_dtoa_r+0xa44>
 8008b30:	2b39      	cmp	r3, #57	@ 0x39
 8008b32:	d027      	beq.n	8008b84 <_dtoa_r+0xa7c>
 8008b34:	9a04      	ldr	r2, [sp, #16]
 8008b36:	2a00      	cmp	r2, #0
 8008b38:	dd01      	ble.n	8008b3e <_dtoa_r+0xa36>
 8008b3a:	9b03      	ldr	r3, [sp, #12]
 8008b3c:	3331      	adds	r3, #49	@ 0x31
 8008b3e:	f88b 3000 	strb.w	r3, [fp]
 8008b42:	e52e      	b.n	80085a2 <_dtoa_r+0x49a>
 8008b44:	4628      	mov	r0, r5
 8008b46:	e7b9      	b.n	8008abc <_dtoa_r+0x9b4>
 8008b48:	2201      	movs	r2, #1
 8008b4a:	e7e2      	b.n	8008b12 <_dtoa_r+0xa0a>
 8008b4c:	9904      	ldr	r1, [sp, #16]
 8008b4e:	2900      	cmp	r1, #0
 8008b50:	db04      	blt.n	8008b5c <_dtoa_r+0xa54>
 8008b52:	9807      	ldr	r0, [sp, #28]
 8008b54:	4301      	orrs	r1, r0
 8008b56:	9806      	ldr	r0, [sp, #24]
 8008b58:	4301      	orrs	r1, r0
 8008b5a:	d120      	bne.n	8008b9e <_dtoa_r+0xa96>
 8008b5c:	2a00      	cmp	r2, #0
 8008b5e:	ddee      	ble.n	8008b3e <_dtoa_r+0xa36>
 8008b60:	9902      	ldr	r1, [sp, #8]
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	2201      	movs	r2, #1
 8008b66:	4648      	mov	r0, r9
 8008b68:	f000 fbee 	bl	8009348 <__lshift>
 8008b6c:	4621      	mov	r1, r4
 8008b6e:	9002      	str	r0, [sp, #8]
 8008b70:	f000 fc56 	bl	8009420 <__mcmp>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	9b00      	ldr	r3, [sp, #0]
 8008b78:	dc02      	bgt.n	8008b80 <_dtoa_r+0xa78>
 8008b7a:	d1e0      	bne.n	8008b3e <_dtoa_r+0xa36>
 8008b7c:	07da      	lsls	r2, r3, #31
 8008b7e:	d5de      	bpl.n	8008b3e <_dtoa_r+0xa36>
 8008b80:	2b39      	cmp	r3, #57	@ 0x39
 8008b82:	d1da      	bne.n	8008b3a <_dtoa_r+0xa32>
 8008b84:	2339      	movs	r3, #57	@ 0x39
 8008b86:	f88b 3000 	strb.w	r3, [fp]
 8008b8a:	4633      	mov	r3, r6
 8008b8c:	461e      	mov	r6, r3
 8008b8e:	3b01      	subs	r3, #1
 8008b90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008b94:	2a39      	cmp	r2, #57	@ 0x39
 8008b96:	d04e      	beq.n	8008c36 <_dtoa_r+0xb2e>
 8008b98:	3201      	adds	r2, #1
 8008b9a:	701a      	strb	r2, [r3, #0]
 8008b9c:	e501      	b.n	80085a2 <_dtoa_r+0x49a>
 8008b9e:	2a00      	cmp	r2, #0
 8008ba0:	dd03      	ble.n	8008baa <_dtoa_r+0xaa2>
 8008ba2:	2b39      	cmp	r3, #57	@ 0x39
 8008ba4:	d0ee      	beq.n	8008b84 <_dtoa_r+0xa7c>
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	e7c9      	b.n	8008b3e <_dtoa_r+0xa36>
 8008baa:	9a00      	ldr	r2, [sp, #0]
 8008bac:	9908      	ldr	r1, [sp, #32]
 8008bae:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008bb2:	428a      	cmp	r2, r1
 8008bb4:	d028      	beq.n	8008c08 <_dtoa_r+0xb00>
 8008bb6:	9902      	ldr	r1, [sp, #8]
 8008bb8:	2300      	movs	r3, #0
 8008bba:	220a      	movs	r2, #10
 8008bbc:	4648      	mov	r0, r9
 8008bbe:	f000 f9d5 	bl	8008f6c <__multadd>
 8008bc2:	42af      	cmp	r7, r5
 8008bc4:	9002      	str	r0, [sp, #8]
 8008bc6:	f04f 0300 	mov.w	r3, #0
 8008bca:	f04f 020a 	mov.w	r2, #10
 8008bce:	4639      	mov	r1, r7
 8008bd0:	4648      	mov	r0, r9
 8008bd2:	d107      	bne.n	8008be4 <_dtoa_r+0xadc>
 8008bd4:	f000 f9ca 	bl	8008f6c <__multadd>
 8008bd8:	4607      	mov	r7, r0
 8008bda:	4605      	mov	r5, r0
 8008bdc:	9b00      	ldr	r3, [sp, #0]
 8008bde:	3301      	adds	r3, #1
 8008be0:	9300      	str	r3, [sp, #0]
 8008be2:	e777      	b.n	8008ad4 <_dtoa_r+0x9cc>
 8008be4:	f000 f9c2 	bl	8008f6c <__multadd>
 8008be8:	4629      	mov	r1, r5
 8008bea:	4607      	mov	r7, r0
 8008bec:	2300      	movs	r3, #0
 8008bee:	220a      	movs	r2, #10
 8008bf0:	4648      	mov	r0, r9
 8008bf2:	f000 f9bb 	bl	8008f6c <__multadd>
 8008bf6:	4605      	mov	r5, r0
 8008bf8:	e7f0      	b.n	8008bdc <_dtoa_r+0xad4>
 8008bfa:	f1bb 0f00 	cmp.w	fp, #0
 8008bfe:	bfcc      	ite	gt
 8008c00:	465e      	movgt	r6, fp
 8008c02:	2601      	movle	r6, #1
 8008c04:	4456      	add	r6, sl
 8008c06:	2700      	movs	r7, #0
 8008c08:	9902      	ldr	r1, [sp, #8]
 8008c0a:	9300      	str	r3, [sp, #0]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	4648      	mov	r0, r9
 8008c10:	f000 fb9a 	bl	8009348 <__lshift>
 8008c14:	4621      	mov	r1, r4
 8008c16:	9002      	str	r0, [sp, #8]
 8008c18:	f000 fc02 	bl	8009420 <__mcmp>
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	dcb4      	bgt.n	8008b8a <_dtoa_r+0xa82>
 8008c20:	d102      	bne.n	8008c28 <_dtoa_r+0xb20>
 8008c22:	9b00      	ldr	r3, [sp, #0]
 8008c24:	07db      	lsls	r3, r3, #31
 8008c26:	d4b0      	bmi.n	8008b8a <_dtoa_r+0xa82>
 8008c28:	4633      	mov	r3, r6
 8008c2a:	461e      	mov	r6, r3
 8008c2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c30:	2a30      	cmp	r2, #48	@ 0x30
 8008c32:	d0fa      	beq.n	8008c2a <_dtoa_r+0xb22>
 8008c34:	e4b5      	b.n	80085a2 <_dtoa_r+0x49a>
 8008c36:	459a      	cmp	sl, r3
 8008c38:	d1a8      	bne.n	8008b8c <_dtoa_r+0xa84>
 8008c3a:	2331      	movs	r3, #49	@ 0x31
 8008c3c:	f108 0801 	add.w	r8, r8, #1
 8008c40:	f88a 3000 	strb.w	r3, [sl]
 8008c44:	e4ad      	b.n	80085a2 <_dtoa_r+0x49a>
 8008c46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008ca4 <_dtoa_r+0xb9c>
 8008c4c:	b11b      	cbz	r3, 8008c56 <_dtoa_r+0xb4e>
 8008c4e:	f10a 0308 	add.w	r3, sl, #8
 8008c52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008c54:	6013      	str	r3, [r2, #0]
 8008c56:	4650      	mov	r0, sl
 8008c58:	b017      	add	sp, #92	@ 0x5c
 8008c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c5e:	9b07      	ldr	r3, [sp, #28]
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	f77f ae2e 	ble.w	80088c2 <_dtoa_r+0x7ba>
 8008c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c68:	9308      	str	r3, [sp, #32]
 8008c6a:	2001      	movs	r0, #1
 8008c6c:	e64d      	b.n	800890a <_dtoa_r+0x802>
 8008c6e:	f1bb 0f00 	cmp.w	fp, #0
 8008c72:	f77f aed9 	ble.w	8008a28 <_dtoa_r+0x920>
 8008c76:	4656      	mov	r6, sl
 8008c78:	9802      	ldr	r0, [sp, #8]
 8008c7a:	4621      	mov	r1, r4
 8008c7c:	f7ff f9bc 	bl	8007ff8 <quorem>
 8008c80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008c84:	f806 3b01 	strb.w	r3, [r6], #1
 8008c88:	eba6 020a 	sub.w	r2, r6, sl
 8008c8c:	4593      	cmp	fp, r2
 8008c8e:	ddb4      	ble.n	8008bfa <_dtoa_r+0xaf2>
 8008c90:	9902      	ldr	r1, [sp, #8]
 8008c92:	2300      	movs	r3, #0
 8008c94:	220a      	movs	r2, #10
 8008c96:	4648      	mov	r0, r9
 8008c98:	f000 f968 	bl	8008f6c <__multadd>
 8008c9c:	9002      	str	r0, [sp, #8]
 8008c9e:	e7eb      	b.n	8008c78 <_dtoa_r+0xb70>
 8008ca0:	0800b7a1 	.word	0x0800b7a1
 8008ca4:	0800b725 	.word	0x0800b725

08008ca8 <_free_r>:
 8008ca8:	b538      	push	{r3, r4, r5, lr}
 8008caa:	4605      	mov	r5, r0
 8008cac:	2900      	cmp	r1, #0
 8008cae:	d041      	beq.n	8008d34 <_free_r+0x8c>
 8008cb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cb4:	1f0c      	subs	r4, r1, #4
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	bfb8      	it	lt
 8008cba:	18e4      	addlt	r4, r4, r3
 8008cbc:	f000 f8e8 	bl	8008e90 <__malloc_lock>
 8008cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8008d38 <_free_r+0x90>)
 8008cc2:	6813      	ldr	r3, [r2, #0]
 8008cc4:	b933      	cbnz	r3, 8008cd4 <_free_r+0x2c>
 8008cc6:	6063      	str	r3, [r4, #4]
 8008cc8:	6014      	str	r4, [r2, #0]
 8008cca:	4628      	mov	r0, r5
 8008ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cd0:	f000 b8e4 	b.w	8008e9c <__malloc_unlock>
 8008cd4:	42a3      	cmp	r3, r4
 8008cd6:	d908      	bls.n	8008cea <_free_r+0x42>
 8008cd8:	6820      	ldr	r0, [r4, #0]
 8008cda:	1821      	adds	r1, r4, r0
 8008cdc:	428b      	cmp	r3, r1
 8008cde:	bf01      	itttt	eq
 8008ce0:	6819      	ldreq	r1, [r3, #0]
 8008ce2:	685b      	ldreq	r3, [r3, #4]
 8008ce4:	1809      	addeq	r1, r1, r0
 8008ce6:	6021      	streq	r1, [r4, #0]
 8008ce8:	e7ed      	b.n	8008cc6 <_free_r+0x1e>
 8008cea:	461a      	mov	r2, r3
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	b10b      	cbz	r3, 8008cf4 <_free_r+0x4c>
 8008cf0:	42a3      	cmp	r3, r4
 8008cf2:	d9fa      	bls.n	8008cea <_free_r+0x42>
 8008cf4:	6811      	ldr	r1, [r2, #0]
 8008cf6:	1850      	adds	r0, r2, r1
 8008cf8:	42a0      	cmp	r0, r4
 8008cfa:	d10b      	bne.n	8008d14 <_free_r+0x6c>
 8008cfc:	6820      	ldr	r0, [r4, #0]
 8008cfe:	4401      	add	r1, r0
 8008d00:	1850      	adds	r0, r2, r1
 8008d02:	4283      	cmp	r3, r0
 8008d04:	6011      	str	r1, [r2, #0]
 8008d06:	d1e0      	bne.n	8008cca <_free_r+0x22>
 8008d08:	6818      	ldr	r0, [r3, #0]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	6053      	str	r3, [r2, #4]
 8008d0e:	4408      	add	r0, r1
 8008d10:	6010      	str	r0, [r2, #0]
 8008d12:	e7da      	b.n	8008cca <_free_r+0x22>
 8008d14:	d902      	bls.n	8008d1c <_free_r+0x74>
 8008d16:	230c      	movs	r3, #12
 8008d18:	602b      	str	r3, [r5, #0]
 8008d1a:	e7d6      	b.n	8008cca <_free_r+0x22>
 8008d1c:	6820      	ldr	r0, [r4, #0]
 8008d1e:	1821      	adds	r1, r4, r0
 8008d20:	428b      	cmp	r3, r1
 8008d22:	bf04      	itt	eq
 8008d24:	6819      	ldreq	r1, [r3, #0]
 8008d26:	685b      	ldreq	r3, [r3, #4]
 8008d28:	6063      	str	r3, [r4, #4]
 8008d2a:	bf04      	itt	eq
 8008d2c:	1809      	addeq	r1, r1, r0
 8008d2e:	6021      	streq	r1, [r4, #0]
 8008d30:	6054      	str	r4, [r2, #4]
 8008d32:	e7ca      	b.n	8008cca <_free_r+0x22>
 8008d34:	bd38      	pop	{r3, r4, r5, pc}
 8008d36:	bf00      	nop
 8008d38:	20000568 	.word	0x20000568

08008d3c <malloc>:
 8008d3c:	4b02      	ldr	r3, [pc, #8]	@ (8008d48 <malloc+0xc>)
 8008d3e:	4601      	mov	r1, r0
 8008d40:	6818      	ldr	r0, [r3, #0]
 8008d42:	f000 b825 	b.w	8008d90 <_malloc_r>
 8008d46:	bf00      	nop
 8008d48:	2000002c 	.word	0x2000002c

08008d4c <sbrk_aligned>:
 8008d4c:	b570      	push	{r4, r5, r6, lr}
 8008d4e:	4e0f      	ldr	r6, [pc, #60]	@ (8008d8c <sbrk_aligned+0x40>)
 8008d50:	460c      	mov	r4, r1
 8008d52:	6831      	ldr	r1, [r6, #0]
 8008d54:	4605      	mov	r5, r0
 8008d56:	b911      	cbnz	r1, 8008d5e <sbrk_aligned+0x12>
 8008d58:	f001 fe04 	bl	800a964 <_sbrk_r>
 8008d5c:	6030      	str	r0, [r6, #0]
 8008d5e:	4621      	mov	r1, r4
 8008d60:	4628      	mov	r0, r5
 8008d62:	f001 fdff 	bl	800a964 <_sbrk_r>
 8008d66:	1c43      	adds	r3, r0, #1
 8008d68:	d103      	bne.n	8008d72 <sbrk_aligned+0x26>
 8008d6a:	f04f 34ff 	mov.w	r4, #4294967295
 8008d6e:	4620      	mov	r0, r4
 8008d70:	bd70      	pop	{r4, r5, r6, pc}
 8008d72:	1cc4      	adds	r4, r0, #3
 8008d74:	f024 0403 	bic.w	r4, r4, #3
 8008d78:	42a0      	cmp	r0, r4
 8008d7a:	d0f8      	beq.n	8008d6e <sbrk_aligned+0x22>
 8008d7c:	1a21      	subs	r1, r4, r0
 8008d7e:	4628      	mov	r0, r5
 8008d80:	f001 fdf0 	bl	800a964 <_sbrk_r>
 8008d84:	3001      	adds	r0, #1
 8008d86:	d1f2      	bne.n	8008d6e <sbrk_aligned+0x22>
 8008d88:	e7ef      	b.n	8008d6a <sbrk_aligned+0x1e>
 8008d8a:	bf00      	nop
 8008d8c:	20000564 	.word	0x20000564

08008d90 <_malloc_r>:
 8008d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d94:	1ccd      	adds	r5, r1, #3
 8008d96:	f025 0503 	bic.w	r5, r5, #3
 8008d9a:	3508      	adds	r5, #8
 8008d9c:	2d0c      	cmp	r5, #12
 8008d9e:	bf38      	it	cc
 8008da0:	250c      	movcc	r5, #12
 8008da2:	2d00      	cmp	r5, #0
 8008da4:	4606      	mov	r6, r0
 8008da6:	db01      	blt.n	8008dac <_malloc_r+0x1c>
 8008da8:	42a9      	cmp	r1, r5
 8008daa:	d904      	bls.n	8008db6 <_malloc_r+0x26>
 8008dac:	230c      	movs	r3, #12
 8008dae:	6033      	str	r3, [r6, #0]
 8008db0:	2000      	movs	r0, #0
 8008db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008db6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e8c <_malloc_r+0xfc>
 8008dba:	f000 f869 	bl	8008e90 <__malloc_lock>
 8008dbe:	f8d8 3000 	ldr.w	r3, [r8]
 8008dc2:	461c      	mov	r4, r3
 8008dc4:	bb44      	cbnz	r4, 8008e18 <_malloc_r+0x88>
 8008dc6:	4629      	mov	r1, r5
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f7ff ffbf 	bl	8008d4c <sbrk_aligned>
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	d158      	bne.n	8008e86 <_malloc_r+0xf6>
 8008dd4:	f8d8 4000 	ldr.w	r4, [r8]
 8008dd8:	4627      	mov	r7, r4
 8008dda:	2f00      	cmp	r7, #0
 8008ddc:	d143      	bne.n	8008e66 <_malloc_r+0xd6>
 8008dde:	2c00      	cmp	r4, #0
 8008de0:	d04b      	beq.n	8008e7a <_malloc_r+0xea>
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	4639      	mov	r1, r7
 8008de6:	4630      	mov	r0, r6
 8008de8:	eb04 0903 	add.w	r9, r4, r3
 8008dec:	f001 fdba 	bl	800a964 <_sbrk_r>
 8008df0:	4581      	cmp	r9, r0
 8008df2:	d142      	bne.n	8008e7a <_malloc_r+0xea>
 8008df4:	6821      	ldr	r1, [r4, #0]
 8008df6:	1a6d      	subs	r5, r5, r1
 8008df8:	4629      	mov	r1, r5
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f7ff ffa6 	bl	8008d4c <sbrk_aligned>
 8008e00:	3001      	adds	r0, #1
 8008e02:	d03a      	beq.n	8008e7a <_malloc_r+0xea>
 8008e04:	6823      	ldr	r3, [r4, #0]
 8008e06:	442b      	add	r3, r5
 8008e08:	6023      	str	r3, [r4, #0]
 8008e0a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e0e:	685a      	ldr	r2, [r3, #4]
 8008e10:	bb62      	cbnz	r2, 8008e6c <_malloc_r+0xdc>
 8008e12:	f8c8 7000 	str.w	r7, [r8]
 8008e16:	e00f      	b.n	8008e38 <_malloc_r+0xa8>
 8008e18:	6822      	ldr	r2, [r4, #0]
 8008e1a:	1b52      	subs	r2, r2, r5
 8008e1c:	d420      	bmi.n	8008e60 <_malloc_r+0xd0>
 8008e1e:	2a0b      	cmp	r2, #11
 8008e20:	d917      	bls.n	8008e52 <_malloc_r+0xc2>
 8008e22:	1961      	adds	r1, r4, r5
 8008e24:	42a3      	cmp	r3, r4
 8008e26:	6025      	str	r5, [r4, #0]
 8008e28:	bf18      	it	ne
 8008e2a:	6059      	strne	r1, [r3, #4]
 8008e2c:	6863      	ldr	r3, [r4, #4]
 8008e2e:	bf08      	it	eq
 8008e30:	f8c8 1000 	streq.w	r1, [r8]
 8008e34:	5162      	str	r2, [r4, r5]
 8008e36:	604b      	str	r3, [r1, #4]
 8008e38:	4630      	mov	r0, r6
 8008e3a:	f000 f82f 	bl	8008e9c <__malloc_unlock>
 8008e3e:	f104 000b 	add.w	r0, r4, #11
 8008e42:	1d23      	adds	r3, r4, #4
 8008e44:	f020 0007 	bic.w	r0, r0, #7
 8008e48:	1ac2      	subs	r2, r0, r3
 8008e4a:	bf1c      	itt	ne
 8008e4c:	1a1b      	subne	r3, r3, r0
 8008e4e:	50a3      	strne	r3, [r4, r2]
 8008e50:	e7af      	b.n	8008db2 <_malloc_r+0x22>
 8008e52:	6862      	ldr	r2, [r4, #4]
 8008e54:	42a3      	cmp	r3, r4
 8008e56:	bf0c      	ite	eq
 8008e58:	f8c8 2000 	streq.w	r2, [r8]
 8008e5c:	605a      	strne	r2, [r3, #4]
 8008e5e:	e7eb      	b.n	8008e38 <_malloc_r+0xa8>
 8008e60:	4623      	mov	r3, r4
 8008e62:	6864      	ldr	r4, [r4, #4]
 8008e64:	e7ae      	b.n	8008dc4 <_malloc_r+0x34>
 8008e66:	463c      	mov	r4, r7
 8008e68:	687f      	ldr	r7, [r7, #4]
 8008e6a:	e7b6      	b.n	8008dda <_malloc_r+0x4a>
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	42a3      	cmp	r3, r4
 8008e72:	d1fb      	bne.n	8008e6c <_malloc_r+0xdc>
 8008e74:	2300      	movs	r3, #0
 8008e76:	6053      	str	r3, [r2, #4]
 8008e78:	e7de      	b.n	8008e38 <_malloc_r+0xa8>
 8008e7a:	230c      	movs	r3, #12
 8008e7c:	6033      	str	r3, [r6, #0]
 8008e7e:	4630      	mov	r0, r6
 8008e80:	f000 f80c 	bl	8008e9c <__malloc_unlock>
 8008e84:	e794      	b.n	8008db0 <_malloc_r+0x20>
 8008e86:	6005      	str	r5, [r0, #0]
 8008e88:	e7d6      	b.n	8008e38 <_malloc_r+0xa8>
 8008e8a:	bf00      	nop
 8008e8c:	20000568 	.word	0x20000568

08008e90 <__malloc_lock>:
 8008e90:	4801      	ldr	r0, [pc, #4]	@ (8008e98 <__malloc_lock+0x8>)
 8008e92:	f7ff b8a8 	b.w	8007fe6 <__retarget_lock_acquire_recursive>
 8008e96:	bf00      	nop
 8008e98:	20000560 	.word	0x20000560

08008e9c <__malloc_unlock>:
 8008e9c:	4801      	ldr	r0, [pc, #4]	@ (8008ea4 <__malloc_unlock+0x8>)
 8008e9e:	f7ff b8a3 	b.w	8007fe8 <__retarget_lock_release_recursive>
 8008ea2:	bf00      	nop
 8008ea4:	20000560 	.word	0x20000560

08008ea8 <_Balloc>:
 8008ea8:	b570      	push	{r4, r5, r6, lr}
 8008eaa:	69c6      	ldr	r6, [r0, #28]
 8008eac:	4604      	mov	r4, r0
 8008eae:	460d      	mov	r5, r1
 8008eb0:	b976      	cbnz	r6, 8008ed0 <_Balloc+0x28>
 8008eb2:	2010      	movs	r0, #16
 8008eb4:	f7ff ff42 	bl	8008d3c <malloc>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	61e0      	str	r0, [r4, #28]
 8008ebc:	b920      	cbnz	r0, 8008ec8 <_Balloc+0x20>
 8008ebe:	4b18      	ldr	r3, [pc, #96]	@ (8008f20 <_Balloc+0x78>)
 8008ec0:	4818      	ldr	r0, [pc, #96]	@ (8008f24 <_Balloc+0x7c>)
 8008ec2:	216b      	movs	r1, #107	@ 0x6b
 8008ec4:	f001 fd74 	bl	800a9b0 <__assert_func>
 8008ec8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ecc:	6006      	str	r6, [r0, #0]
 8008ece:	60c6      	str	r6, [r0, #12]
 8008ed0:	69e6      	ldr	r6, [r4, #28]
 8008ed2:	68f3      	ldr	r3, [r6, #12]
 8008ed4:	b183      	cbz	r3, 8008ef8 <_Balloc+0x50>
 8008ed6:	69e3      	ldr	r3, [r4, #28]
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ede:	b9b8      	cbnz	r0, 8008f10 <_Balloc+0x68>
 8008ee0:	2101      	movs	r1, #1
 8008ee2:	fa01 f605 	lsl.w	r6, r1, r5
 8008ee6:	1d72      	adds	r2, r6, #5
 8008ee8:	0092      	lsls	r2, r2, #2
 8008eea:	4620      	mov	r0, r4
 8008eec:	f001 fd7e 	bl	800a9ec <_calloc_r>
 8008ef0:	b160      	cbz	r0, 8008f0c <_Balloc+0x64>
 8008ef2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ef6:	e00e      	b.n	8008f16 <_Balloc+0x6e>
 8008ef8:	2221      	movs	r2, #33	@ 0x21
 8008efa:	2104      	movs	r1, #4
 8008efc:	4620      	mov	r0, r4
 8008efe:	f001 fd75 	bl	800a9ec <_calloc_r>
 8008f02:	69e3      	ldr	r3, [r4, #28]
 8008f04:	60f0      	str	r0, [r6, #12]
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1e4      	bne.n	8008ed6 <_Balloc+0x2e>
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	bd70      	pop	{r4, r5, r6, pc}
 8008f10:	6802      	ldr	r2, [r0, #0]
 8008f12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f16:	2300      	movs	r3, #0
 8008f18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f1c:	e7f7      	b.n	8008f0e <_Balloc+0x66>
 8008f1e:	bf00      	nop
 8008f20:	0800b732 	.word	0x0800b732
 8008f24:	0800b7b2 	.word	0x0800b7b2

08008f28 <_Bfree>:
 8008f28:	b570      	push	{r4, r5, r6, lr}
 8008f2a:	69c6      	ldr	r6, [r0, #28]
 8008f2c:	4605      	mov	r5, r0
 8008f2e:	460c      	mov	r4, r1
 8008f30:	b976      	cbnz	r6, 8008f50 <_Bfree+0x28>
 8008f32:	2010      	movs	r0, #16
 8008f34:	f7ff ff02 	bl	8008d3c <malloc>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	61e8      	str	r0, [r5, #28]
 8008f3c:	b920      	cbnz	r0, 8008f48 <_Bfree+0x20>
 8008f3e:	4b09      	ldr	r3, [pc, #36]	@ (8008f64 <_Bfree+0x3c>)
 8008f40:	4809      	ldr	r0, [pc, #36]	@ (8008f68 <_Bfree+0x40>)
 8008f42:	218f      	movs	r1, #143	@ 0x8f
 8008f44:	f001 fd34 	bl	800a9b0 <__assert_func>
 8008f48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f4c:	6006      	str	r6, [r0, #0]
 8008f4e:	60c6      	str	r6, [r0, #12]
 8008f50:	b13c      	cbz	r4, 8008f62 <_Bfree+0x3a>
 8008f52:	69eb      	ldr	r3, [r5, #28]
 8008f54:	6862      	ldr	r2, [r4, #4]
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f5c:	6021      	str	r1, [r4, #0]
 8008f5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f62:	bd70      	pop	{r4, r5, r6, pc}
 8008f64:	0800b732 	.word	0x0800b732
 8008f68:	0800b7b2 	.word	0x0800b7b2

08008f6c <__multadd>:
 8008f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f70:	690d      	ldr	r5, [r1, #16]
 8008f72:	4607      	mov	r7, r0
 8008f74:	460c      	mov	r4, r1
 8008f76:	461e      	mov	r6, r3
 8008f78:	f101 0c14 	add.w	ip, r1, #20
 8008f7c:	2000      	movs	r0, #0
 8008f7e:	f8dc 3000 	ldr.w	r3, [ip]
 8008f82:	b299      	uxth	r1, r3
 8008f84:	fb02 6101 	mla	r1, r2, r1, r6
 8008f88:	0c1e      	lsrs	r6, r3, #16
 8008f8a:	0c0b      	lsrs	r3, r1, #16
 8008f8c:	fb02 3306 	mla	r3, r2, r6, r3
 8008f90:	b289      	uxth	r1, r1
 8008f92:	3001      	adds	r0, #1
 8008f94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f98:	4285      	cmp	r5, r0
 8008f9a:	f84c 1b04 	str.w	r1, [ip], #4
 8008f9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008fa2:	dcec      	bgt.n	8008f7e <__multadd+0x12>
 8008fa4:	b30e      	cbz	r6, 8008fea <__multadd+0x7e>
 8008fa6:	68a3      	ldr	r3, [r4, #8]
 8008fa8:	42ab      	cmp	r3, r5
 8008faa:	dc19      	bgt.n	8008fe0 <__multadd+0x74>
 8008fac:	6861      	ldr	r1, [r4, #4]
 8008fae:	4638      	mov	r0, r7
 8008fb0:	3101      	adds	r1, #1
 8008fb2:	f7ff ff79 	bl	8008ea8 <_Balloc>
 8008fb6:	4680      	mov	r8, r0
 8008fb8:	b928      	cbnz	r0, 8008fc6 <__multadd+0x5a>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8008ff0 <__multadd+0x84>)
 8008fbe:	480d      	ldr	r0, [pc, #52]	@ (8008ff4 <__multadd+0x88>)
 8008fc0:	21ba      	movs	r1, #186	@ 0xba
 8008fc2:	f001 fcf5 	bl	800a9b0 <__assert_func>
 8008fc6:	6922      	ldr	r2, [r4, #16]
 8008fc8:	3202      	adds	r2, #2
 8008fca:	f104 010c 	add.w	r1, r4, #12
 8008fce:	0092      	lsls	r2, r2, #2
 8008fd0:	300c      	adds	r0, #12
 8008fd2:	f001 fcd7 	bl	800a984 <memcpy>
 8008fd6:	4621      	mov	r1, r4
 8008fd8:	4638      	mov	r0, r7
 8008fda:	f7ff ffa5 	bl	8008f28 <_Bfree>
 8008fde:	4644      	mov	r4, r8
 8008fe0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fe4:	3501      	adds	r5, #1
 8008fe6:	615e      	str	r6, [r3, #20]
 8008fe8:	6125      	str	r5, [r4, #16]
 8008fea:	4620      	mov	r0, r4
 8008fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ff0:	0800b7a1 	.word	0x0800b7a1
 8008ff4:	0800b7b2 	.word	0x0800b7b2

08008ff8 <__s2b>:
 8008ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ffc:	460c      	mov	r4, r1
 8008ffe:	4615      	mov	r5, r2
 8009000:	461f      	mov	r7, r3
 8009002:	2209      	movs	r2, #9
 8009004:	3308      	adds	r3, #8
 8009006:	4606      	mov	r6, r0
 8009008:	fb93 f3f2 	sdiv	r3, r3, r2
 800900c:	2100      	movs	r1, #0
 800900e:	2201      	movs	r2, #1
 8009010:	429a      	cmp	r2, r3
 8009012:	db09      	blt.n	8009028 <__s2b+0x30>
 8009014:	4630      	mov	r0, r6
 8009016:	f7ff ff47 	bl	8008ea8 <_Balloc>
 800901a:	b940      	cbnz	r0, 800902e <__s2b+0x36>
 800901c:	4602      	mov	r2, r0
 800901e:	4b19      	ldr	r3, [pc, #100]	@ (8009084 <__s2b+0x8c>)
 8009020:	4819      	ldr	r0, [pc, #100]	@ (8009088 <__s2b+0x90>)
 8009022:	21d3      	movs	r1, #211	@ 0xd3
 8009024:	f001 fcc4 	bl	800a9b0 <__assert_func>
 8009028:	0052      	lsls	r2, r2, #1
 800902a:	3101      	adds	r1, #1
 800902c:	e7f0      	b.n	8009010 <__s2b+0x18>
 800902e:	9b08      	ldr	r3, [sp, #32]
 8009030:	6143      	str	r3, [r0, #20]
 8009032:	2d09      	cmp	r5, #9
 8009034:	f04f 0301 	mov.w	r3, #1
 8009038:	6103      	str	r3, [r0, #16]
 800903a:	dd16      	ble.n	800906a <__s2b+0x72>
 800903c:	f104 0909 	add.w	r9, r4, #9
 8009040:	46c8      	mov	r8, r9
 8009042:	442c      	add	r4, r5
 8009044:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009048:	4601      	mov	r1, r0
 800904a:	3b30      	subs	r3, #48	@ 0x30
 800904c:	220a      	movs	r2, #10
 800904e:	4630      	mov	r0, r6
 8009050:	f7ff ff8c 	bl	8008f6c <__multadd>
 8009054:	45a0      	cmp	r8, r4
 8009056:	d1f5      	bne.n	8009044 <__s2b+0x4c>
 8009058:	f1a5 0408 	sub.w	r4, r5, #8
 800905c:	444c      	add	r4, r9
 800905e:	1b2d      	subs	r5, r5, r4
 8009060:	1963      	adds	r3, r4, r5
 8009062:	42bb      	cmp	r3, r7
 8009064:	db04      	blt.n	8009070 <__s2b+0x78>
 8009066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800906a:	340a      	adds	r4, #10
 800906c:	2509      	movs	r5, #9
 800906e:	e7f6      	b.n	800905e <__s2b+0x66>
 8009070:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009074:	4601      	mov	r1, r0
 8009076:	3b30      	subs	r3, #48	@ 0x30
 8009078:	220a      	movs	r2, #10
 800907a:	4630      	mov	r0, r6
 800907c:	f7ff ff76 	bl	8008f6c <__multadd>
 8009080:	e7ee      	b.n	8009060 <__s2b+0x68>
 8009082:	bf00      	nop
 8009084:	0800b7a1 	.word	0x0800b7a1
 8009088:	0800b7b2 	.word	0x0800b7b2

0800908c <__hi0bits>:
 800908c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009090:	4603      	mov	r3, r0
 8009092:	bf36      	itet	cc
 8009094:	0403      	lslcc	r3, r0, #16
 8009096:	2000      	movcs	r0, #0
 8009098:	2010      	movcc	r0, #16
 800909a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800909e:	bf3c      	itt	cc
 80090a0:	021b      	lslcc	r3, r3, #8
 80090a2:	3008      	addcc	r0, #8
 80090a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090a8:	bf3c      	itt	cc
 80090aa:	011b      	lslcc	r3, r3, #4
 80090ac:	3004      	addcc	r0, #4
 80090ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090b2:	bf3c      	itt	cc
 80090b4:	009b      	lslcc	r3, r3, #2
 80090b6:	3002      	addcc	r0, #2
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	db05      	blt.n	80090c8 <__hi0bits+0x3c>
 80090bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80090c0:	f100 0001 	add.w	r0, r0, #1
 80090c4:	bf08      	it	eq
 80090c6:	2020      	moveq	r0, #32
 80090c8:	4770      	bx	lr

080090ca <__lo0bits>:
 80090ca:	6803      	ldr	r3, [r0, #0]
 80090cc:	4602      	mov	r2, r0
 80090ce:	f013 0007 	ands.w	r0, r3, #7
 80090d2:	d00b      	beq.n	80090ec <__lo0bits+0x22>
 80090d4:	07d9      	lsls	r1, r3, #31
 80090d6:	d421      	bmi.n	800911c <__lo0bits+0x52>
 80090d8:	0798      	lsls	r0, r3, #30
 80090da:	bf49      	itett	mi
 80090dc:	085b      	lsrmi	r3, r3, #1
 80090de:	089b      	lsrpl	r3, r3, #2
 80090e0:	2001      	movmi	r0, #1
 80090e2:	6013      	strmi	r3, [r2, #0]
 80090e4:	bf5c      	itt	pl
 80090e6:	6013      	strpl	r3, [r2, #0]
 80090e8:	2002      	movpl	r0, #2
 80090ea:	4770      	bx	lr
 80090ec:	b299      	uxth	r1, r3
 80090ee:	b909      	cbnz	r1, 80090f4 <__lo0bits+0x2a>
 80090f0:	0c1b      	lsrs	r3, r3, #16
 80090f2:	2010      	movs	r0, #16
 80090f4:	b2d9      	uxtb	r1, r3
 80090f6:	b909      	cbnz	r1, 80090fc <__lo0bits+0x32>
 80090f8:	3008      	adds	r0, #8
 80090fa:	0a1b      	lsrs	r3, r3, #8
 80090fc:	0719      	lsls	r1, r3, #28
 80090fe:	bf04      	itt	eq
 8009100:	091b      	lsreq	r3, r3, #4
 8009102:	3004      	addeq	r0, #4
 8009104:	0799      	lsls	r1, r3, #30
 8009106:	bf04      	itt	eq
 8009108:	089b      	lsreq	r3, r3, #2
 800910a:	3002      	addeq	r0, #2
 800910c:	07d9      	lsls	r1, r3, #31
 800910e:	d403      	bmi.n	8009118 <__lo0bits+0x4e>
 8009110:	085b      	lsrs	r3, r3, #1
 8009112:	f100 0001 	add.w	r0, r0, #1
 8009116:	d003      	beq.n	8009120 <__lo0bits+0x56>
 8009118:	6013      	str	r3, [r2, #0]
 800911a:	4770      	bx	lr
 800911c:	2000      	movs	r0, #0
 800911e:	4770      	bx	lr
 8009120:	2020      	movs	r0, #32
 8009122:	4770      	bx	lr

08009124 <__i2b>:
 8009124:	b510      	push	{r4, lr}
 8009126:	460c      	mov	r4, r1
 8009128:	2101      	movs	r1, #1
 800912a:	f7ff febd 	bl	8008ea8 <_Balloc>
 800912e:	4602      	mov	r2, r0
 8009130:	b928      	cbnz	r0, 800913e <__i2b+0x1a>
 8009132:	4b05      	ldr	r3, [pc, #20]	@ (8009148 <__i2b+0x24>)
 8009134:	4805      	ldr	r0, [pc, #20]	@ (800914c <__i2b+0x28>)
 8009136:	f240 1145 	movw	r1, #325	@ 0x145
 800913a:	f001 fc39 	bl	800a9b0 <__assert_func>
 800913e:	2301      	movs	r3, #1
 8009140:	6144      	str	r4, [r0, #20]
 8009142:	6103      	str	r3, [r0, #16]
 8009144:	bd10      	pop	{r4, pc}
 8009146:	bf00      	nop
 8009148:	0800b7a1 	.word	0x0800b7a1
 800914c:	0800b7b2 	.word	0x0800b7b2

08009150 <__multiply>:
 8009150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009154:	4617      	mov	r7, r2
 8009156:	690a      	ldr	r2, [r1, #16]
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	429a      	cmp	r2, r3
 800915c:	bfa8      	it	ge
 800915e:	463b      	movge	r3, r7
 8009160:	4689      	mov	r9, r1
 8009162:	bfa4      	itt	ge
 8009164:	460f      	movge	r7, r1
 8009166:	4699      	movge	r9, r3
 8009168:	693d      	ldr	r5, [r7, #16]
 800916a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	6879      	ldr	r1, [r7, #4]
 8009172:	eb05 060a 	add.w	r6, r5, sl
 8009176:	42b3      	cmp	r3, r6
 8009178:	b085      	sub	sp, #20
 800917a:	bfb8      	it	lt
 800917c:	3101      	addlt	r1, #1
 800917e:	f7ff fe93 	bl	8008ea8 <_Balloc>
 8009182:	b930      	cbnz	r0, 8009192 <__multiply+0x42>
 8009184:	4602      	mov	r2, r0
 8009186:	4b41      	ldr	r3, [pc, #260]	@ (800928c <__multiply+0x13c>)
 8009188:	4841      	ldr	r0, [pc, #260]	@ (8009290 <__multiply+0x140>)
 800918a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800918e:	f001 fc0f 	bl	800a9b0 <__assert_func>
 8009192:	f100 0414 	add.w	r4, r0, #20
 8009196:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800919a:	4623      	mov	r3, r4
 800919c:	2200      	movs	r2, #0
 800919e:	4573      	cmp	r3, lr
 80091a0:	d320      	bcc.n	80091e4 <__multiply+0x94>
 80091a2:	f107 0814 	add.w	r8, r7, #20
 80091a6:	f109 0114 	add.w	r1, r9, #20
 80091aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80091ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80091b2:	9302      	str	r3, [sp, #8]
 80091b4:	1beb      	subs	r3, r5, r7
 80091b6:	3b15      	subs	r3, #21
 80091b8:	f023 0303 	bic.w	r3, r3, #3
 80091bc:	3304      	adds	r3, #4
 80091be:	3715      	adds	r7, #21
 80091c0:	42bd      	cmp	r5, r7
 80091c2:	bf38      	it	cc
 80091c4:	2304      	movcc	r3, #4
 80091c6:	9301      	str	r3, [sp, #4]
 80091c8:	9b02      	ldr	r3, [sp, #8]
 80091ca:	9103      	str	r1, [sp, #12]
 80091cc:	428b      	cmp	r3, r1
 80091ce:	d80c      	bhi.n	80091ea <__multiply+0x9a>
 80091d0:	2e00      	cmp	r6, #0
 80091d2:	dd03      	ble.n	80091dc <__multiply+0x8c>
 80091d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d055      	beq.n	8009288 <__multiply+0x138>
 80091dc:	6106      	str	r6, [r0, #16]
 80091de:	b005      	add	sp, #20
 80091e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091e4:	f843 2b04 	str.w	r2, [r3], #4
 80091e8:	e7d9      	b.n	800919e <__multiply+0x4e>
 80091ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80091ee:	f1ba 0f00 	cmp.w	sl, #0
 80091f2:	d01f      	beq.n	8009234 <__multiply+0xe4>
 80091f4:	46c4      	mov	ip, r8
 80091f6:	46a1      	mov	r9, r4
 80091f8:	2700      	movs	r7, #0
 80091fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 80091fe:	f8d9 3000 	ldr.w	r3, [r9]
 8009202:	fa1f fb82 	uxth.w	fp, r2
 8009206:	b29b      	uxth	r3, r3
 8009208:	fb0a 330b 	mla	r3, sl, fp, r3
 800920c:	443b      	add	r3, r7
 800920e:	f8d9 7000 	ldr.w	r7, [r9]
 8009212:	0c12      	lsrs	r2, r2, #16
 8009214:	0c3f      	lsrs	r7, r7, #16
 8009216:	fb0a 7202 	mla	r2, sl, r2, r7
 800921a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800921e:	b29b      	uxth	r3, r3
 8009220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009224:	4565      	cmp	r5, ip
 8009226:	f849 3b04 	str.w	r3, [r9], #4
 800922a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800922e:	d8e4      	bhi.n	80091fa <__multiply+0xaa>
 8009230:	9b01      	ldr	r3, [sp, #4]
 8009232:	50e7      	str	r7, [r4, r3]
 8009234:	9b03      	ldr	r3, [sp, #12]
 8009236:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800923a:	3104      	adds	r1, #4
 800923c:	f1b9 0f00 	cmp.w	r9, #0
 8009240:	d020      	beq.n	8009284 <__multiply+0x134>
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	4647      	mov	r7, r8
 8009246:	46a4      	mov	ip, r4
 8009248:	f04f 0a00 	mov.w	sl, #0
 800924c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009250:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009254:	fb09 220b 	mla	r2, r9, fp, r2
 8009258:	4452      	add	r2, sl
 800925a:	b29b      	uxth	r3, r3
 800925c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009260:	f84c 3b04 	str.w	r3, [ip], #4
 8009264:	f857 3b04 	ldr.w	r3, [r7], #4
 8009268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800926c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009270:	fb09 330a 	mla	r3, r9, sl, r3
 8009274:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009278:	42bd      	cmp	r5, r7
 800927a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800927e:	d8e5      	bhi.n	800924c <__multiply+0xfc>
 8009280:	9a01      	ldr	r2, [sp, #4]
 8009282:	50a3      	str	r3, [r4, r2]
 8009284:	3404      	adds	r4, #4
 8009286:	e79f      	b.n	80091c8 <__multiply+0x78>
 8009288:	3e01      	subs	r6, #1
 800928a:	e7a1      	b.n	80091d0 <__multiply+0x80>
 800928c:	0800b7a1 	.word	0x0800b7a1
 8009290:	0800b7b2 	.word	0x0800b7b2

08009294 <__pow5mult>:
 8009294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009298:	4615      	mov	r5, r2
 800929a:	f012 0203 	ands.w	r2, r2, #3
 800929e:	4607      	mov	r7, r0
 80092a0:	460e      	mov	r6, r1
 80092a2:	d007      	beq.n	80092b4 <__pow5mult+0x20>
 80092a4:	4c25      	ldr	r4, [pc, #148]	@ (800933c <__pow5mult+0xa8>)
 80092a6:	3a01      	subs	r2, #1
 80092a8:	2300      	movs	r3, #0
 80092aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092ae:	f7ff fe5d 	bl	8008f6c <__multadd>
 80092b2:	4606      	mov	r6, r0
 80092b4:	10ad      	asrs	r5, r5, #2
 80092b6:	d03d      	beq.n	8009334 <__pow5mult+0xa0>
 80092b8:	69fc      	ldr	r4, [r7, #28]
 80092ba:	b97c      	cbnz	r4, 80092dc <__pow5mult+0x48>
 80092bc:	2010      	movs	r0, #16
 80092be:	f7ff fd3d 	bl	8008d3c <malloc>
 80092c2:	4602      	mov	r2, r0
 80092c4:	61f8      	str	r0, [r7, #28]
 80092c6:	b928      	cbnz	r0, 80092d4 <__pow5mult+0x40>
 80092c8:	4b1d      	ldr	r3, [pc, #116]	@ (8009340 <__pow5mult+0xac>)
 80092ca:	481e      	ldr	r0, [pc, #120]	@ (8009344 <__pow5mult+0xb0>)
 80092cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80092d0:	f001 fb6e 	bl	800a9b0 <__assert_func>
 80092d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092d8:	6004      	str	r4, [r0, #0]
 80092da:	60c4      	str	r4, [r0, #12]
 80092dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80092e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092e4:	b94c      	cbnz	r4, 80092fa <__pow5mult+0x66>
 80092e6:	f240 2171 	movw	r1, #625	@ 0x271
 80092ea:	4638      	mov	r0, r7
 80092ec:	f7ff ff1a 	bl	8009124 <__i2b>
 80092f0:	2300      	movs	r3, #0
 80092f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80092f6:	4604      	mov	r4, r0
 80092f8:	6003      	str	r3, [r0, #0]
 80092fa:	f04f 0900 	mov.w	r9, #0
 80092fe:	07eb      	lsls	r3, r5, #31
 8009300:	d50a      	bpl.n	8009318 <__pow5mult+0x84>
 8009302:	4631      	mov	r1, r6
 8009304:	4622      	mov	r2, r4
 8009306:	4638      	mov	r0, r7
 8009308:	f7ff ff22 	bl	8009150 <__multiply>
 800930c:	4631      	mov	r1, r6
 800930e:	4680      	mov	r8, r0
 8009310:	4638      	mov	r0, r7
 8009312:	f7ff fe09 	bl	8008f28 <_Bfree>
 8009316:	4646      	mov	r6, r8
 8009318:	106d      	asrs	r5, r5, #1
 800931a:	d00b      	beq.n	8009334 <__pow5mult+0xa0>
 800931c:	6820      	ldr	r0, [r4, #0]
 800931e:	b938      	cbnz	r0, 8009330 <__pow5mult+0x9c>
 8009320:	4622      	mov	r2, r4
 8009322:	4621      	mov	r1, r4
 8009324:	4638      	mov	r0, r7
 8009326:	f7ff ff13 	bl	8009150 <__multiply>
 800932a:	6020      	str	r0, [r4, #0]
 800932c:	f8c0 9000 	str.w	r9, [r0]
 8009330:	4604      	mov	r4, r0
 8009332:	e7e4      	b.n	80092fe <__pow5mult+0x6a>
 8009334:	4630      	mov	r0, r6
 8009336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800933a:	bf00      	nop
 800933c:	0800b8c4 	.word	0x0800b8c4
 8009340:	0800b732 	.word	0x0800b732
 8009344:	0800b7b2 	.word	0x0800b7b2

08009348 <__lshift>:
 8009348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800934c:	460c      	mov	r4, r1
 800934e:	6849      	ldr	r1, [r1, #4]
 8009350:	6923      	ldr	r3, [r4, #16]
 8009352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009356:	68a3      	ldr	r3, [r4, #8]
 8009358:	4607      	mov	r7, r0
 800935a:	4691      	mov	r9, r2
 800935c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009360:	f108 0601 	add.w	r6, r8, #1
 8009364:	42b3      	cmp	r3, r6
 8009366:	db0b      	blt.n	8009380 <__lshift+0x38>
 8009368:	4638      	mov	r0, r7
 800936a:	f7ff fd9d 	bl	8008ea8 <_Balloc>
 800936e:	4605      	mov	r5, r0
 8009370:	b948      	cbnz	r0, 8009386 <__lshift+0x3e>
 8009372:	4602      	mov	r2, r0
 8009374:	4b28      	ldr	r3, [pc, #160]	@ (8009418 <__lshift+0xd0>)
 8009376:	4829      	ldr	r0, [pc, #164]	@ (800941c <__lshift+0xd4>)
 8009378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800937c:	f001 fb18 	bl	800a9b0 <__assert_func>
 8009380:	3101      	adds	r1, #1
 8009382:	005b      	lsls	r3, r3, #1
 8009384:	e7ee      	b.n	8009364 <__lshift+0x1c>
 8009386:	2300      	movs	r3, #0
 8009388:	f100 0114 	add.w	r1, r0, #20
 800938c:	f100 0210 	add.w	r2, r0, #16
 8009390:	4618      	mov	r0, r3
 8009392:	4553      	cmp	r3, sl
 8009394:	db33      	blt.n	80093fe <__lshift+0xb6>
 8009396:	6920      	ldr	r0, [r4, #16]
 8009398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800939c:	f104 0314 	add.w	r3, r4, #20
 80093a0:	f019 091f 	ands.w	r9, r9, #31
 80093a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80093ac:	d02b      	beq.n	8009406 <__lshift+0xbe>
 80093ae:	f1c9 0e20 	rsb	lr, r9, #32
 80093b2:	468a      	mov	sl, r1
 80093b4:	2200      	movs	r2, #0
 80093b6:	6818      	ldr	r0, [r3, #0]
 80093b8:	fa00 f009 	lsl.w	r0, r0, r9
 80093bc:	4310      	orrs	r0, r2
 80093be:	f84a 0b04 	str.w	r0, [sl], #4
 80093c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093c6:	459c      	cmp	ip, r3
 80093c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80093cc:	d8f3      	bhi.n	80093b6 <__lshift+0x6e>
 80093ce:	ebac 0304 	sub.w	r3, ip, r4
 80093d2:	3b15      	subs	r3, #21
 80093d4:	f023 0303 	bic.w	r3, r3, #3
 80093d8:	3304      	adds	r3, #4
 80093da:	f104 0015 	add.w	r0, r4, #21
 80093de:	4560      	cmp	r0, ip
 80093e0:	bf88      	it	hi
 80093e2:	2304      	movhi	r3, #4
 80093e4:	50ca      	str	r2, [r1, r3]
 80093e6:	b10a      	cbz	r2, 80093ec <__lshift+0xa4>
 80093e8:	f108 0602 	add.w	r6, r8, #2
 80093ec:	3e01      	subs	r6, #1
 80093ee:	4638      	mov	r0, r7
 80093f0:	612e      	str	r6, [r5, #16]
 80093f2:	4621      	mov	r1, r4
 80093f4:	f7ff fd98 	bl	8008f28 <_Bfree>
 80093f8:	4628      	mov	r0, r5
 80093fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8009402:	3301      	adds	r3, #1
 8009404:	e7c5      	b.n	8009392 <__lshift+0x4a>
 8009406:	3904      	subs	r1, #4
 8009408:	f853 2b04 	ldr.w	r2, [r3], #4
 800940c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009410:	459c      	cmp	ip, r3
 8009412:	d8f9      	bhi.n	8009408 <__lshift+0xc0>
 8009414:	e7ea      	b.n	80093ec <__lshift+0xa4>
 8009416:	bf00      	nop
 8009418:	0800b7a1 	.word	0x0800b7a1
 800941c:	0800b7b2 	.word	0x0800b7b2

08009420 <__mcmp>:
 8009420:	690a      	ldr	r2, [r1, #16]
 8009422:	4603      	mov	r3, r0
 8009424:	6900      	ldr	r0, [r0, #16]
 8009426:	1a80      	subs	r0, r0, r2
 8009428:	b530      	push	{r4, r5, lr}
 800942a:	d10e      	bne.n	800944a <__mcmp+0x2a>
 800942c:	3314      	adds	r3, #20
 800942e:	3114      	adds	r1, #20
 8009430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800943c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009440:	4295      	cmp	r5, r2
 8009442:	d003      	beq.n	800944c <__mcmp+0x2c>
 8009444:	d205      	bcs.n	8009452 <__mcmp+0x32>
 8009446:	f04f 30ff 	mov.w	r0, #4294967295
 800944a:	bd30      	pop	{r4, r5, pc}
 800944c:	42a3      	cmp	r3, r4
 800944e:	d3f3      	bcc.n	8009438 <__mcmp+0x18>
 8009450:	e7fb      	b.n	800944a <__mcmp+0x2a>
 8009452:	2001      	movs	r0, #1
 8009454:	e7f9      	b.n	800944a <__mcmp+0x2a>
	...

08009458 <__mdiff>:
 8009458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800945c:	4689      	mov	r9, r1
 800945e:	4606      	mov	r6, r0
 8009460:	4611      	mov	r1, r2
 8009462:	4648      	mov	r0, r9
 8009464:	4614      	mov	r4, r2
 8009466:	f7ff ffdb 	bl	8009420 <__mcmp>
 800946a:	1e05      	subs	r5, r0, #0
 800946c:	d112      	bne.n	8009494 <__mdiff+0x3c>
 800946e:	4629      	mov	r1, r5
 8009470:	4630      	mov	r0, r6
 8009472:	f7ff fd19 	bl	8008ea8 <_Balloc>
 8009476:	4602      	mov	r2, r0
 8009478:	b928      	cbnz	r0, 8009486 <__mdiff+0x2e>
 800947a:	4b3f      	ldr	r3, [pc, #252]	@ (8009578 <__mdiff+0x120>)
 800947c:	f240 2137 	movw	r1, #567	@ 0x237
 8009480:	483e      	ldr	r0, [pc, #248]	@ (800957c <__mdiff+0x124>)
 8009482:	f001 fa95 	bl	800a9b0 <__assert_func>
 8009486:	2301      	movs	r3, #1
 8009488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800948c:	4610      	mov	r0, r2
 800948e:	b003      	add	sp, #12
 8009490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009494:	bfbc      	itt	lt
 8009496:	464b      	movlt	r3, r9
 8009498:	46a1      	movlt	r9, r4
 800949a:	4630      	mov	r0, r6
 800949c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80094a0:	bfba      	itte	lt
 80094a2:	461c      	movlt	r4, r3
 80094a4:	2501      	movlt	r5, #1
 80094a6:	2500      	movge	r5, #0
 80094a8:	f7ff fcfe 	bl	8008ea8 <_Balloc>
 80094ac:	4602      	mov	r2, r0
 80094ae:	b918      	cbnz	r0, 80094b8 <__mdiff+0x60>
 80094b0:	4b31      	ldr	r3, [pc, #196]	@ (8009578 <__mdiff+0x120>)
 80094b2:	f240 2145 	movw	r1, #581	@ 0x245
 80094b6:	e7e3      	b.n	8009480 <__mdiff+0x28>
 80094b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80094bc:	6926      	ldr	r6, [r4, #16]
 80094be:	60c5      	str	r5, [r0, #12]
 80094c0:	f109 0310 	add.w	r3, r9, #16
 80094c4:	f109 0514 	add.w	r5, r9, #20
 80094c8:	f104 0e14 	add.w	lr, r4, #20
 80094cc:	f100 0b14 	add.w	fp, r0, #20
 80094d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80094d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80094d8:	9301      	str	r3, [sp, #4]
 80094da:	46d9      	mov	r9, fp
 80094dc:	f04f 0c00 	mov.w	ip, #0
 80094e0:	9b01      	ldr	r3, [sp, #4]
 80094e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80094e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80094ea:	9301      	str	r3, [sp, #4]
 80094ec:	fa1f f38a 	uxth.w	r3, sl
 80094f0:	4619      	mov	r1, r3
 80094f2:	b283      	uxth	r3, r0
 80094f4:	1acb      	subs	r3, r1, r3
 80094f6:	0c00      	lsrs	r0, r0, #16
 80094f8:	4463      	add	r3, ip
 80094fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80094fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009502:	b29b      	uxth	r3, r3
 8009504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009508:	4576      	cmp	r6, lr
 800950a:	f849 3b04 	str.w	r3, [r9], #4
 800950e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009512:	d8e5      	bhi.n	80094e0 <__mdiff+0x88>
 8009514:	1b33      	subs	r3, r6, r4
 8009516:	3b15      	subs	r3, #21
 8009518:	f023 0303 	bic.w	r3, r3, #3
 800951c:	3415      	adds	r4, #21
 800951e:	3304      	adds	r3, #4
 8009520:	42a6      	cmp	r6, r4
 8009522:	bf38      	it	cc
 8009524:	2304      	movcc	r3, #4
 8009526:	441d      	add	r5, r3
 8009528:	445b      	add	r3, fp
 800952a:	461e      	mov	r6, r3
 800952c:	462c      	mov	r4, r5
 800952e:	4544      	cmp	r4, r8
 8009530:	d30e      	bcc.n	8009550 <__mdiff+0xf8>
 8009532:	f108 0103 	add.w	r1, r8, #3
 8009536:	1b49      	subs	r1, r1, r5
 8009538:	f021 0103 	bic.w	r1, r1, #3
 800953c:	3d03      	subs	r5, #3
 800953e:	45a8      	cmp	r8, r5
 8009540:	bf38      	it	cc
 8009542:	2100      	movcc	r1, #0
 8009544:	440b      	add	r3, r1
 8009546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800954a:	b191      	cbz	r1, 8009572 <__mdiff+0x11a>
 800954c:	6117      	str	r7, [r2, #16]
 800954e:	e79d      	b.n	800948c <__mdiff+0x34>
 8009550:	f854 1b04 	ldr.w	r1, [r4], #4
 8009554:	46e6      	mov	lr, ip
 8009556:	0c08      	lsrs	r0, r1, #16
 8009558:	fa1c fc81 	uxtah	ip, ip, r1
 800955c:	4471      	add	r1, lr
 800955e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009562:	b289      	uxth	r1, r1
 8009564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009568:	f846 1b04 	str.w	r1, [r6], #4
 800956c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009570:	e7dd      	b.n	800952e <__mdiff+0xd6>
 8009572:	3f01      	subs	r7, #1
 8009574:	e7e7      	b.n	8009546 <__mdiff+0xee>
 8009576:	bf00      	nop
 8009578:	0800b7a1 	.word	0x0800b7a1
 800957c:	0800b7b2 	.word	0x0800b7b2

08009580 <__ulp>:
 8009580:	b082      	sub	sp, #8
 8009582:	ed8d 0b00 	vstr	d0, [sp]
 8009586:	9a01      	ldr	r2, [sp, #4]
 8009588:	4b0f      	ldr	r3, [pc, #60]	@ (80095c8 <__ulp+0x48>)
 800958a:	4013      	ands	r3, r2
 800958c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009590:	2b00      	cmp	r3, #0
 8009592:	dc08      	bgt.n	80095a6 <__ulp+0x26>
 8009594:	425b      	negs	r3, r3
 8009596:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800959a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800959e:	da04      	bge.n	80095aa <__ulp+0x2a>
 80095a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80095a4:	4113      	asrs	r3, r2
 80095a6:	2200      	movs	r2, #0
 80095a8:	e008      	b.n	80095bc <__ulp+0x3c>
 80095aa:	f1a2 0314 	sub.w	r3, r2, #20
 80095ae:	2b1e      	cmp	r3, #30
 80095b0:	bfda      	itte	le
 80095b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80095b6:	40da      	lsrle	r2, r3
 80095b8:	2201      	movgt	r2, #1
 80095ba:	2300      	movs	r3, #0
 80095bc:	4619      	mov	r1, r3
 80095be:	4610      	mov	r0, r2
 80095c0:	ec41 0b10 	vmov	d0, r0, r1
 80095c4:	b002      	add	sp, #8
 80095c6:	4770      	bx	lr
 80095c8:	7ff00000 	.word	0x7ff00000

080095cc <__b2d>:
 80095cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095d0:	6906      	ldr	r6, [r0, #16]
 80095d2:	f100 0814 	add.w	r8, r0, #20
 80095d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80095da:	1f37      	subs	r7, r6, #4
 80095dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80095e0:	4610      	mov	r0, r2
 80095e2:	f7ff fd53 	bl	800908c <__hi0bits>
 80095e6:	f1c0 0320 	rsb	r3, r0, #32
 80095ea:	280a      	cmp	r0, #10
 80095ec:	600b      	str	r3, [r1, #0]
 80095ee:	491b      	ldr	r1, [pc, #108]	@ (800965c <__b2d+0x90>)
 80095f0:	dc15      	bgt.n	800961e <__b2d+0x52>
 80095f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80095f6:	fa22 f30c 	lsr.w	r3, r2, ip
 80095fa:	45b8      	cmp	r8, r7
 80095fc:	ea43 0501 	orr.w	r5, r3, r1
 8009600:	bf34      	ite	cc
 8009602:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009606:	2300      	movcs	r3, #0
 8009608:	3015      	adds	r0, #21
 800960a:	fa02 f000 	lsl.w	r0, r2, r0
 800960e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009612:	4303      	orrs	r3, r0
 8009614:	461c      	mov	r4, r3
 8009616:	ec45 4b10 	vmov	d0, r4, r5
 800961a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800961e:	45b8      	cmp	r8, r7
 8009620:	bf3a      	itte	cc
 8009622:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009626:	f1a6 0708 	subcc.w	r7, r6, #8
 800962a:	2300      	movcs	r3, #0
 800962c:	380b      	subs	r0, #11
 800962e:	d012      	beq.n	8009656 <__b2d+0x8a>
 8009630:	f1c0 0120 	rsb	r1, r0, #32
 8009634:	fa23 f401 	lsr.w	r4, r3, r1
 8009638:	4082      	lsls	r2, r0
 800963a:	4322      	orrs	r2, r4
 800963c:	4547      	cmp	r7, r8
 800963e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009642:	bf8c      	ite	hi
 8009644:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009648:	2200      	movls	r2, #0
 800964a:	4083      	lsls	r3, r0
 800964c:	40ca      	lsrs	r2, r1
 800964e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009652:	4313      	orrs	r3, r2
 8009654:	e7de      	b.n	8009614 <__b2d+0x48>
 8009656:	ea42 0501 	orr.w	r5, r2, r1
 800965a:	e7db      	b.n	8009614 <__b2d+0x48>
 800965c:	3ff00000 	.word	0x3ff00000

08009660 <__d2b>:
 8009660:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009664:	460f      	mov	r7, r1
 8009666:	2101      	movs	r1, #1
 8009668:	ec59 8b10 	vmov	r8, r9, d0
 800966c:	4616      	mov	r6, r2
 800966e:	f7ff fc1b 	bl	8008ea8 <_Balloc>
 8009672:	4604      	mov	r4, r0
 8009674:	b930      	cbnz	r0, 8009684 <__d2b+0x24>
 8009676:	4602      	mov	r2, r0
 8009678:	4b23      	ldr	r3, [pc, #140]	@ (8009708 <__d2b+0xa8>)
 800967a:	4824      	ldr	r0, [pc, #144]	@ (800970c <__d2b+0xac>)
 800967c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009680:	f001 f996 	bl	800a9b0 <__assert_func>
 8009684:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009688:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800968c:	b10d      	cbz	r5, 8009692 <__d2b+0x32>
 800968e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009692:	9301      	str	r3, [sp, #4]
 8009694:	f1b8 0300 	subs.w	r3, r8, #0
 8009698:	d023      	beq.n	80096e2 <__d2b+0x82>
 800969a:	4668      	mov	r0, sp
 800969c:	9300      	str	r3, [sp, #0]
 800969e:	f7ff fd14 	bl	80090ca <__lo0bits>
 80096a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80096a6:	b1d0      	cbz	r0, 80096de <__d2b+0x7e>
 80096a8:	f1c0 0320 	rsb	r3, r0, #32
 80096ac:	fa02 f303 	lsl.w	r3, r2, r3
 80096b0:	430b      	orrs	r3, r1
 80096b2:	40c2      	lsrs	r2, r0
 80096b4:	6163      	str	r3, [r4, #20]
 80096b6:	9201      	str	r2, [sp, #4]
 80096b8:	9b01      	ldr	r3, [sp, #4]
 80096ba:	61a3      	str	r3, [r4, #24]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	bf0c      	ite	eq
 80096c0:	2201      	moveq	r2, #1
 80096c2:	2202      	movne	r2, #2
 80096c4:	6122      	str	r2, [r4, #16]
 80096c6:	b1a5      	cbz	r5, 80096f2 <__d2b+0x92>
 80096c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80096cc:	4405      	add	r5, r0
 80096ce:	603d      	str	r5, [r7, #0]
 80096d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80096d4:	6030      	str	r0, [r6, #0]
 80096d6:	4620      	mov	r0, r4
 80096d8:	b003      	add	sp, #12
 80096da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096de:	6161      	str	r1, [r4, #20]
 80096e0:	e7ea      	b.n	80096b8 <__d2b+0x58>
 80096e2:	a801      	add	r0, sp, #4
 80096e4:	f7ff fcf1 	bl	80090ca <__lo0bits>
 80096e8:	9b01      	ldr	r3, [sp, #4]
 80096ea:	6163      	str	r3, [r4, #20]
 80096ec:	3020      	adds	r0, #32
 80096ee:	2201      	movs	r2, #1
 80096f0:	e7e8      	b.n	80096c4 <__d2b+0x64>
 80096f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80096fa:	6038      	str	r0, [r7, #0]
 80096fc:	6918      	ldr	r0, [r3, #16]
 80096fe:	f7ff fcc5 	bl	800908c <__hi0bits>
 8009702:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009706:	e7e5      	b.n	80096d4 <__d2b+0x74>
 8009708:	0800b7a1 	.word	0x0800b7a1
 800970c:	0800b7b2 	.word	0x0800b7b2

08009710 <__ratio>:
 8009710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009714:	b085      	sub	sp, #20
 8009716:	e9cd 1000 	strd	r1, r0, [sp]
 800971a:	a902      	add	r1, sp, #8
 800971c:	f7ff ff56 	bl	80095cc <__b2d>
 8009720:	9800      	ldr	r0, [sp, #0]
 8009722:	a903      	add	r1, sp, #12
 8009724:	ec55 4b10 	vmov	r4, r5, d0
 8009728:	f7ff ff50 	bl	80095cc <__b2d>
 800972c:	9b01      	ldr	r3, [sp, #4]
 800972e:	6919      	ldr	r1, [r3, #16]
 8009730:	9b00      	ldr	r3, [sp, #0]
 8009732:	691b      	ldr	r3, [r3, #16]
 8009734:	1ac9      	subs	r1, r1, r3
 8009736:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800973a:	1a9b      	subs	r3, r3, r2
 800973c:	ec5b ab10 	vmov	sl, fp, d0
 8009740:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009744:	2b00      	cmp	r3, #0
 8009746:	bfce      	itee	gt
 8009748:	462a      	movgt	r2, r5
 800974a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800974e:	465a      	movle	r2, fp
 8009750:	462f      	mov	r7, r5
 8009752:	46d9      	mov	r9, fp
 8009754:	bfcc      	ite	gt
 8009756:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800975a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800975e:	464b      	mov	r3, r9
 8009760:	4652      	mov	r2, sl
 8009762:	4620      	mov	r0, r4
 8009764:	4639      	mov	r1, r7
 8009766:	f7f7 f879 	bl	800085c <__aeabi_ddiv>
 800976a:	ec41 0b10 	vmov	d0, r0, r1
 800976e:	b005      	add	sp, #20
 8009770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009774 <__copybits>:
 8009774:	3901      	subs	r1, #1
 8009776:	b570      	push	{r4, r5, r6, lr}
 8009778:	1149      	asrs	r1, r1, #5
 800977a:	6914      	ldr	r4, [r2, #16]
 800977c:	3101      	adds	r1, #1
 800977e:	f102 0314 	add.w	r3, r2, #20
 8009782:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009786:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800978a:	1f05      	subs	r5, r0, #4
 800978c:	42a3      	cmp	r3, r4
 800978e:	d30c      	bcc.n	80097aa <__copybits+0x36>
 8009790:	1aa3      	subs	r3, r4, r2
 8009792:	3b11      	subs	r3, #17
 8009794:	f023 0303 	bic.w	r3, r3, #3
 8009798:	3211      	adds	r2, #17
 800979a:	42a2      	cmp	r2, r4
 800979c:	bf88      	it	hi
 800979e:	2300      	movhi	r3, #0
 80097a0:	4418      	add	r0, r3
 80097a2:	2300      	movs	r3, #0
 80097a4:	4288      	cmp	r0, r1
 80097a6:	d305      	bcc.n	80097b4 <__copybits+0x40>
 80097a8:	bd70      	pop	{r4, r5, r6, pc}
 80097aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80097ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80097b2:	e7eb      	b.n	800978c <__copybits+0x18>
 80097b4:	f840 3b04 	str.w	r3, [r0], #4
 80097b8:	e7f4      	b.n	80097a4 <__copybits+0x30>

080097ba <__any_on>:
 80097ba:	f100 0214 	add.w	r2, r0, #20
 80097be:	6900      	ldr	r0, [r0, #16]
 80097c0:	114b      	asrs	r3, r1, #5
 80097c2:	4298      	cmp	r0, r3
 80097c4:	b510      	push	{r4, lr}
 80097c6:	db11      	blt.n	80097ec <__any_on+0x32>
 80097c8:	dd0a      	ble.n	80097e0 <__any_on+0x26>
 80097ca:	f011 011f 	ands.w	r1, r1, #31
 80097ce:	d007      	beq.n	80097e0 <__any_on+0x26>
 80097d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80097d4:	fa24 f001 	lsr.w	r0, r4, r1
 80097d8:	fa00 f101 	lsl.w	r1, r0, r1
 80097dc:	428c      	cmp	r4, r1
 80097de:	d10b      	bne.n	80097f8 <__any_on+0x3e>
 80097e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d803      	bhi.n	80097f0 <__any_on+0x36>
 80097e8:	2000      	movs	r0, #0
 80097ea:	bd10      	pop	{r4, pc}
 80097ec:	4603      	mov	r3, r0
 80097ee:	e7f7      	b.n	80097e0 <__any_on+0x26>
 80097f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097f4:	2900      	cmp	r1, #0
 80097f6:	d0f5      	beq.n	80097e4 <__any_on+0x2a>
 80097f8:	2001      	movs	r0, #1
 80097fa:	e7f6      	b.n	80097ea <__any_on+0x30>

080097fc <sulp>:
 80097fc:	b570      	push	{r4, r5, r6, lr}
 80097fe:	4604      	mov	r4, r0
 8009800:	460d      	mov	r5, r1
 8009802:	ec45 4b10 	vmov	d0, r4, r5
 8009806:	4616      	mov	r6, r2
 8009808:	f7ff feba 	bl	8009580 <__ulp>
 800980c:	ec51 0b10 	vmov	r0, r1, d0
 8009810:	b17e      	cbz	r6, 8009832 <sulp+0x36>
 8009812:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009816:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800981a:	2b00      	cmp	r3, #0
 800981c:	dd09      	ble.n	8009832 <sulp+0x36>
 800981e:	051b      	lsls	r3, r3, #20
 8009820:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009824:	2400      	movs	r4, #0
 8009826:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800982a:	4622      	mov	r2, r4
 800982c:	462b      	mov	r3, r5
 800982e:	f7f6 feeb 	bl	8000608 <__aeabi_dmul>
 8009832:	ec41 0b10 	vmov	d0, r0, r1
 8009836:	bd70      	pop	{r4, r5, r6, pc}

08009838 <_strtod_l>:
 8009838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800983c:	b09f      	sub	sp, #124	@ 0x7c
 800983e:	460c      	mov	r4, r1
 8009840:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009842:	2200      	movs	r2, #0
 8009844:	921a      	str	r2, [sp, #104]	@ 0x68
 8009846:	9005      	str	r0, [sp, #20]
 8009848:	f04f 0a00 	mov.w	sl, #0
 800984c:	f04f 0b00 	mov.w	fp, #0
 8009850:	460a      	mov	r2, r1
 8009852:	9219      	str	r2, [sp, #100]	@ 0x64
 8009854:	7811      	ldrb	r1, [r2, #0]
 8009856:	292b      	cmp	r1, #43	@ 0x2b
 8009858:	d04a      	beq.n	80098f0 <_strtod_l+0xb8>
 800985a:	d838      	bhi.n	80098ce <_strtod_l+0x96>
 800985c:	290d      	cmp	r1, #13
 800985e:	d832      	bhi.n	80098c6 <_strtod_l+0x8e>
 8009860:	2908      	cmp	r1, #8
 8009862:	d832      	bhi.n	80098ca <_strtod_l+0x92>
 8009864:	2900      	cmp	r1, #0
 8009866:	d03b      	beq.n	80098e0 <_strtod_l+0xa8>
 8009868:	2200      	movs	r2, #0
 800986a:	920e      	str	r2, [sp, #56]	@ 0x38
 800986c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800986e:	782a      	ldrb	r2, [r5, #0]
 8009870:	2a30      	cmp	r2, #48	@ 0x30
 8009872:	f040 80b2 	bne.w	80099da <_strtod_l+0x1a2>
 8009876:	786a      	ldrb	r2, [r5, #1]
 8009878:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800987c:	2a58      	cmp	r2, #88	@ 0x58
 800987e:	d16e      	bne.n	800995e <_strtod_l+0x126>
 8009880:	9302      	str	r3, [sp, #8]
 8009882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009884:	9301      	str	r3, [sp, #4]
 8009886:	ab1a      	add	r3, sp, #104	@ 0x68
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	4a8f      	ldr	r2, [pc, #572]	@ (8009ac8 <_strtod_l+0x290>)
 800988c:	9805      	ldr	r0, [sp, #20]
 800988e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009890:	a919      	add	r1, sp, #100	@ 0x64
 8009892:	f001 f927 	bl	800aae4 <__gethex>
 8009896:	f010 060f 	ands.w	r6, r0, #15
 800989a:	4604      	mov	r4, r0
 800989c:	d005      	beq.n	80098aa <_strtod_l+0x72>
 800989e:	2e06      	cmp	r6, #6
 80098a0:	d128      	bne.n	80098f4 <_strtod_l+0xbc>
 80098a2:	3501      	adds	r5, #1
 80098a4:	2300      	movs	r3, #0
 80098a6:	9519      	str	r5, [sp, #100]	@ 0x64
 80098a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80098aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	f040 858e 	bne.w	800a3ce <_strtod_l+0xb96>
 80098b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098b4:	b1cb      	cbz	r3, 80098ea <_strtod_l+0xb2>
 80098b6:	4652      	mov	r2, sl
 80098b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80098bc:	ec43 2b10 	vmov	d0, r2, r3
 80098c0:	b01f      	add	sp, #124	@ 0x7c
 80098c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098c6:	2920      	cmp	r1, #32
 80098c8:	d1ce      	bne.n	8009868 <_strtod_l+0x30>
 80098ca:	3201      	adds	r2, #1
 80098cc:	e7c1      	b.n	8009852 <_strtod_l+0x1a>
 80098ce:	292d      	cmp	r1, #45	@ 0x2d
 80098d0:	d1ca      	bne.n	8009868 <_strtod_l+0x30>
 80098d2:	2101      	movs	r1, #1
 80098d4:	910e      	str	r1, [sp, #56]	@ 0x38
 80098d6:	1c51      	adds	r1, r2, #1
 80098d8:	9119      	str	r1, [sp, #100]	@ 0x64
 80098da:	7852      	ldrb	r2, [r2, #1]
 80098dc:	2a00      	cmp	r2, #0
 80098de:	d1c5      	bne.n	800986c <_strtod_l+0x34>
 80098e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098e2:	9419      	str	r4, [sp, #100]	@ 0x64
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f040 8570 	bne.w	800a3ca <_strtod_l+0xb92>
 80098ea:	4652      	mov	r2, sl
 80098ec:	465b      	mov	r3, fp
 80098ee:	e7e5      	b.n	80098bc <_strtod_l+0x84>
 80098f0:	2100      	movs	r1, #0
 80098f2:	e7ef      	b.n	80098d4 <_strtod_l+0x9c>
 80098f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098f6:	b13a      	cbz	r2, 8009908 <_strtod_l+0xd0>
 80098f8:	2135      	movs	r1, #53	@ 0x35
 80098fa:	a81c      	add	r0, sp, #112	@ 0x70
 80098fc:	f7ff ff3a 	bl	8009774 <__copybits>
 8009900:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009902:	9805      	ldr	r0, [sp, #20]
 8009904:	f7ff fb10 	bl	8008f28 <_Bfree>
 8009908:	3e01      	subs	r6, #1
 800990a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800990c:	2e04      	cmp	r6, #4
 800990e:	d806      	bhi.n	800991e <_strtod_l+0xe6>
 8009910:	e8df f006 	tbb	[pc, r6]
 8009914:	201d0314 	.word	0x201d0314
 8009918:	14          	.byte	0x14
 8009919:	00          	.byte	0x00
 800991a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800991e:	05e1      	lsls	r1, r4, #23
 8009920:	bf48      	it	mi
 8009922:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009926:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800992a:	0d1b      	lsrs	r3, r3, #20
 800992c:	051b      	lsls	r3, r3, #20
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1bb      	bne.n	80098aa <_strtod_l+0x72>
 8009932:	f7fe fb2d 	bl	8007f90 <__errno>
 8009936:	2322      	movs	r3, #34	@ 0x22
 8009938:	6003      	str	r3, [r0, #0]
 800993a:	e7b6      	b.n	80098aa <_strtod_l+0x72>
 800993c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009940:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009944:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009948:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800994c:	e7e7      	b.n	800991e <_strtod_l+0xe6>
 800994e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009ad0 <_strtod_l+0x298>
 8009952:	e7e4      	b.n	800991e <_strtod_l+0xe6>
 8009954:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009958:	f04f 3aff 	mov.w	sl, #4294967295
 800995c:	e7df      	b.n	800991e <_strtod_l+0xe6>
 800995e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009960:	1c5a      	adds	r2, r3, #1
 8009962:	9219      	str	r2, [sp, #100]	@ 0x64
 8009964:	785b      	ldrb	r3, [r3, #1]
 8009966:	2b30      	cmp	r3, #48	@ 0x30
 8009968:	d0f9      	beq.n	800995e <_strtod_l+0x126>
 800996a:	2b00      	cmp	r3, #0
 800996c:	d09d      	beq.n	80098aa <_strtod_l+0x72>
 800996e:	2301      	movs	r3, #1
 8009970:	2700      	movs	r7, #0
 8009972:	9308      	str	r3, [sp, #32]
 8009974:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009976:	930c      	str	r3, [sp, #48]	@ 0x30
 8009978:	970b      	str	r7, [sp, #44]	@ 0x2c
 800997a:	46b9      	mov	r9, r7
 800997c:	220a      	movs	r2, #10
 800997e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009980:	7805      	ldrb	r5, [r0, #0]
 8009982:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009986:	b2d9      	uxtb	r1, r3
 8009988:	2909      	cmp	r1, #9
 800998a:	d928      	bls.n	80099de <_strtod_l+0x1a6>
 800998c:	494f      	ldr	r1, [pc, #316]	@ (8009acc <_strtod_l+0x294>)
 800998e:	2201      	movs	r2, #1
 8009990:	f000 ffd6 	bl	800a940 <strncmp>
 8009994:	2800      	cmp	r0, #0
 8009996:	d032      	beq.n	80099fe <_strtod_l+0x1c6>
 8009998:	2000      	movs	r0, #0
 800999a:	462a      	mov	r2, r5
 800999c:	900a      	str	r0, [sp, #40]	@ 0x28
 800999e:	464d      	mov	r5, r9
 80099a0:	4603      	mov	r3, r0
 80099a2:	2a65      	cmp	r2, #101	@ 0x65
 80099a4:	d001      	beq.n	80099aa <_strtod_l+0x172>
 80099a6:	2a45      	cmp	r2, #69	@ 0x45
 80099a8:	d114      	bne.n	80099d4 <_strtod_l+0x19c>
 80099aa:	b91d      	cbnz	r5, 80099b4 <_strtod_l+0x17c>
 80099ac:	9a08      	ldr	r2, [sp, #32]
 80099ae:	4302      	orrs	r2, r0
 80099b0:	d096      	beq.n	80098e0 <_strtod_l+0xa8>
 80099b2:	2500      	movs	r5, #0
 80099b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80099b6:	1c62      	adds	r2, r4, #1
 80099b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80099ba:	7862      	ldrb	r2, [r4, #1]
 80099bc:	2a2b      	cmp	r2, #43	@ 0x2b
 80099be:	d07a      	beq.n	8009ab6 <_strtod_l+0x27e>
 80099c0:	2a2d      	cmp	r2, #45	@ 0x2d
 80099c2:	d07e      	beq.n	8009ac2 <_strtod_l+0x28a>
 80099c4:	f04f 0c00 	mov.w	ip, #0
 80099c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80099cc:	2909      	cmp	r1, #9
 80099ce:	f240 8085 	bls.w	8009adc <_strtod_l+0x2a4>
 80099d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80099d4:	f04f 0800 	mov.w	r8, #0
 80099d8:	e0a5      	b.n	8009b26 <_strtod_l+0x2ee>
 80099da:	2300      	movs	r3, #0
 80099dc:	e7c8      	b.n	8009970 <_strtod_l+0x138>
 80099de:	f1b9 0f08 	cmp.w	r9, #8
 80099e2:	bfd8      	it	le
 80099e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80099e6:	f100 0001 	add.w	r0, r0, #1
 80099ea:	bfda      	itte	le
 80099ec:	fb02 3301 	mlale	r3, r2, r1, r3
 80099f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80099f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80099f6:	f109 0901 	add.w	r9, r9, #1
 80099fa:	9019      	str	r0, [sp, #100]	@ 0x64
 80099fc:	e7bf      	b.n	800997e <_strtod_l+0x146>
 80099fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a00:	1c5a      	adds	r2, r3, #1
 8009a02:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a04:	785a      	ldrb	r2, [r3, #1]
 8009a06:	f1b9 0f00 	cmp.w	r9, #0
 8009a0a:	d03b      	beq.n	8009a84 <_strtod_l+0x24c>
 8009a0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a0e:	464d      	mov	r5, r9
 8009a10:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a14:	2b09      	cmp	r3, #9
 8009a16:	d912      	bls.n	8009a3e <_strtod_l+0x206>
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e7c2      	b.n	80099a2 <_strtod_l+0x16a>
 8009a1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a1e:	1c5a      	adds	r2, r3, #1
 8009a20:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a22:	785a      	ldrb	r2, [r3, #1]
 8009a24:	3001      	adds	r0, #1
 8009a26:	2a30      	cmp	r2, #48	@ 0x30
 8009a28:	d0f8      	beq.n	8009a1c <_strtod_l+0x1e4>
 8009a2a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009a2e:	2b08      	cmp	r3, #8
 8009a30:	f200 84d2 	bhi.w	800a3d8 <_strtod_l+0xba0>
 8009a34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a36:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a38:	2000      	movs	r0, #0
 8009a3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a3c:	4605      	mov	r5, r0
 8009a3e:	3a30      	subs	r2, #48	@ 0x30
 8009a40:	f100 0301 	add.w	r3, r0, #1
 8009a44:	d018      	beq.n	8009a78 <_strtod_l+0x240>
 8009a46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009a48:	4419      	add	r1, r3
 8009a4a:	910a      	str	r1, [sp, #40]	@ 0x28
 8009a4c:	462e      	mov	r6, r5
 8009a4e:	f04f 0e0a 	mov.w	lr, #10
 8009a52:	1c71      	adds	r1, r6, #1
 8009a54:	eba1 0c05 	sub.w	ip, r1, r5
 8009a58:	4563      	cmp	r3, ip
 8009a5a:	dc15      	bgt.n	8009a88 <_strtod_l+0x250>
 8009a5c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009a60:	182b      	adds	r3, r5, r0
 8009a62:	2b08      	cmp	r3, #8
 8009a64:	f105 0501 	add.w	r5, r5, #1
 8009a68:	4405      	add	r5, r0
 8009a6a:	dc1a      	bgt.n	8009aa2 <_strtod_l+0x26a>
 8009a6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009a6e:	230a      	movs	r3, #10
 8009a70:	fb03 2301 	mla	r3, r3, r1, r2
 8009a74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a76:	2300      	movs	r3, #0
 8009a78:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a7a:	1c51      	adds	r1, r2, #1
 8009a7c:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a7e:	7852      	ldrb	r2, [r2, #1]
 8009a80:	4618      	mov	r0, r3
 8009a82:	e7c5      	b.n	8009a10 <_strtod_l+0x1d8>
 8009a84:	4648      	mov	r0, r9
 8009a86:	e7ce      	b.n	8009a26 <_strtod_l+0x1ee>
 8009a88:	2e08      	cmp	r6, #8
 8009a8a:	dc05      	bgt.n	8009a98 <_strtod_l+0x260>
 8009a8c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009a8e:	fb0e f606 	mul.w	r6, lr, r6
 8009a92:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009a94:	460e      	mov	r6, r1
 8009a96:	e7dc      	b.n	8009a52 <_strtod_l+0x21a>
 8009a98:	2910      	cmp	r1, #16
 8009a9a:	bfd8      	it	le
 8009a9c:	fb0e f707 	mulle.w	r7, lr, r7
 8009aa0:	e7f8      	b.n	8009a94 <_strtod_l+0x25c>
 8009aa2:	2b0f      	cmp	r3, #15
 8009aa4:	bfdc      	itt	le
 8009aa6:	230a      	movle	r3, #10
 8009aa8:	fb03 2707 	mlale	r7, r3, r7, r2
 8009aac:	e7e3      	b.n	8009a76 <_strtod_l+0x23e>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	e77a      	b.n	80099ac <_strtod_l+0x174>
 8009ab6:	f04f 0c00 	mov.w	ip, #0
 8009aba:	1ca2      	adds	r2, r4, #2
 8009abc:	9219      	str	r2, [sp, #100]	@ 0x64
 8009abe:	78a2      	ldrb	r2, [r4, #2]
 8009ac0:	e782      	b.n	80099c8 <_strtod_l+0x190>
 8009ac2:	f04f 0c01 	mov.w	ip, #1
 8009ac6:	e7f8      	b.n	8009aba <_strtod_l+0x282>
 8009ac8:	0800b9d4 	.word	0x0800b9d4
 8009acc:	0800b80b 	.word	0x0800b80b
 8009ad0:	7ff00000 	.word	0x7ff00000
 8009ad4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ad6:	1c51      	adds	r1, r2, #1
 8009ad8:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ada:	7852      	ldrb	r2, [r2, #1]
 8009adc:	2a30      	cmp	r2, #48	@ 0x30
 8009ade:	d0f9      	beq.n	8009ad4 <_strtod_l+0x29c>
 8009ae0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009ae4:	2908      	cmp	r1, #8
 8009ae6:	f63f af75 	bhi.w	80099d4 <_strtod_l+0x19c>
 8009aea:	3a30      	subs	r2, #48	@ 0x30
 8009aec:	9209      	str	r2, [sp, #36]	@ 0x24
 8009aee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009af0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009af2:	f04f 080a 	mov.w	r8, #10
 8009af6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009af8:	1c56      	adds	r6, r2, #1
 8009afa:	9619      	str	r6, [sp, #100]	@ 0x64
 8009afc:	7852      	ldrb	r2, [r2, #1]
 8009afe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009b02:	f1be 0f09 	cmp.w	lr, #9
 8009b06:	d939      	bls.n	8009b7c <_strtod_l+0x344>
 8009b08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b0a:	1a76      	subs	r6, r6, r1
 8009b0c:	2e08      	cmp	r6, #8
 8009b0e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b12:	dc03      	bgt.n	8009b1c <_strtod_l+0x2e4>
 8009b14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b16:	4588      	cmp	r8, r1
 8009b18:	bfa8      	it	ge
 8009b1a:	4688      	movge	r8, r1
 8009b1c:	f1bc 0f00 	cmp.w	ip, #0
 8009b20:	d001      	beq.n	8009b26 <_strtod_l+0x2ee>
 8009b22:	f1c8 0800 	rsb	r8, r8, #0
 8009b26:	2d00      	cmp	r5, #0
 8009b28:	d14e      	bne.n	8009bc8 <_strtod_l+0x390>
 8009b2a:	9908      	ldr	r1, [sp, #32]
 8009b2c:	4308      	orrs	r0, r1
 8009b2e:	f47f aebc 	bne.w	80098aa <_strtod_l+0x72>
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f47f aed4 	bne.w	80098e0 <_strtod_l+0xa8>
 8009b38:	2a69      	cmp	r2, #105	@ 0x69
 8009b3a:	d028      	beq.n	8009b8e <_strtod_l+0x356>
 8009b3c:	dc25      	bgt.n	8009b8a <_strtod_l+0x352>
 8009b3e:	2a49      	cmp	r2, #73	@ 0x49
 8009b40:	d025      	beq.n	8009b8e <_strtod_l+0x356>
 8009b42:	2a4e      	cmp	r2, #78	@ 0x4e
 8009b44:	f47f aecc 	bne.w	80098e0 <_strtod_l+0xa8>
 8009b48:	499a      	ldr	r1, [pc, #616]	@ (8009db4 <_strtod_l+0x57c>)
 8009b4a:	a819      	add	r0, sp, #100	@ 0x64
 8009b4c:	f001 f9ec 	bl	800af28 <__match>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	f43f aec5 	beq.w	80098e0 <_strtod_l+0xa8>
 8009b56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	2b28      	cmp	r3, #40	@ 0x28
 8009b5c:	d12e      	bne.n	8009bbc <_strtod_l+0x384>
 8009b5e:	4996      	ldr	r1, [pc, #600]	@ (8009db8 <_strtod_l+0x580>)
 8009b60:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b62:	a819      	add	r0, sp, #100	@ 0x64
 8009b64:	f001 f9f4 	bl	800af50 <__hexnan>
 8009b68:	2805      	cmp	r0, #5
 8009b6a:	d127      	bne.n	8009bbc <_strtod_l+0x384>
 8009b6c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b6e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009b72:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009b76:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009b7a:	e696      	b.n	80098aa <_strtod_l+0x72>
 8009b7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b7e:	fb08 2101 	mla	r1, r8, r1, r2
 8009b82:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009b86:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b88:	e7b5      	b.n	8009af6 <_strtod_l+0x2be>
 8009b8a:	2a6e      	cmp	r2, #110	@ 0x6e
 8009b8c:	e7da      	b.n	8009b44 <_strtod_l+0x30c>
 8009b8e:	498b      	ldr	r1, [pc, #556]	@ (8009dbc <_strtod_l+0x584>)
 8009b90:	a819      	add	r0, sp, #100	@ 0x64
 8009b92:	f001 f9c9 	bl	800af28 <__match>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	f43f aea2 	beq.w	80098e0 <_strtod_l+0xa8>
 8009b9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b9e:	4988      	ldr	r1, [pc, #544]	@ (8009dc0 <_strtod_l+0x588>)
 8009ba0:	3b01      	subs	r3, #1
 8009ba2:	a819      	add	r0, sp, #100	@ 0x64
 8009ba4:	9319      	str	r3, [sp, #100]	@ 0x64
 8009ba6:	f001 f9bf 	bl	800af28 <__match>
 8009baa:	b910      	cbnz	r0, 8009bb2 <_strtod_l+0x37a>
 8009bac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bae:	3301      	adds	r3, #1
 8009bb0:	9319      	str	r3, [sp, #100]	@ 0x64
 8009bb2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009dd0 <_strtod_l+0x598>
 8009bb6:	f04f 0a00 	mov.w	sl, #0
 8009bba:	e676      	b.n	80098aa <_strtod_l+0x72>
 8009bbc:	4881      	ldr	r0, [pc, #516]	@ (8009dc4 <_strtod_l+0x58c>)
 8009bbe:	f000 feef 	bl	800a9a0 <nan>
 8009bc2:	ec5b ab10 	vmov	sl, fp, d0
 8009bc6:	e670      	b.n	80098aa <_strtod_l+0x72>
 8009bc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009bcc:	eba8 0303 	sub.w	r3, r8, r3
 8009bd0:	f1b9 0f00 	cmp.w	r9, #0
 8009bd4:	bf08      	it	eq
 8009bd6:	46a9      	moveq	r9, r5
 8009bd8:	2d10      	cmp	r5, #16
 8009bda:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bdc:	462c      	mov	r4, r5
 8009bde:	bfa8      	it	ge
 8009be0:	2410      	movge	r4, #16
 8009be2:	f7f6 fc97 	bl	8000514 <__aeabi_ui2d>
 8009be6:	2d09      	cmp	r5, #9
 8009be8:	4682      	mov	sl, r0
 8009bea:	468b      	mov	fp, r1
 8009bec:	dc13      	bgt.n	8009c16 <_strtod_l+0x3de>
 8009bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f43f ae5a 	beq.w	80098aa <_strtod_l+0x72>
 8009bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf8:	dd78      	ble.n	8009cec <_strtod_l+0x4b4>
 8009bfa:	2b16      	cmp	r3, #22
 8009bfc:	dc5f      	bgt.n	8009cbe <_strtod_l+0x486>
 8009bfe:	4972      	ldr	r1, [pc, #456]	@ (8009dc8 <_strtod_l+0x590>)
 8009c00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c08:	4652      	mov	r2, sl
 8009c0a:	465b      	mov	r3, fp
 8009c0c:	f7f6 fcfc 	bl	8000608 <__aeabi_dmul>
 8009c10:	4682      	mov	sl, r0
 8009c12:	468b      	mov	fp, r1
 8009c14:	e649      	b.n	80098aa <_strtod_l+0x72>
 8009c16:	4b6c      	ldr	r3, [pc, #432]	@ (8009dc8 <_strtod_l+0x590>)
 8009c18:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c1c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c20:	f7f6 fcf2 	bl	8000608 <__aeabi_dmul>
 8009c24:	4682      	mov	sl, r0
 8009c26:	4638      	mov	r0, r7
 8009c28:	468b      	mov	fp, r1
 8009c2a:	f7f6 fc73 	bl	8000514 <__aeabi_ui2d>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	460b      	mov	r3, r1
 8009c32:	4650      	mov	r0, sl
 8009c34:	4659      	mov	r1, fp
 8009c36:	f7f6 fb31 	bl	800029c <__adddf3>
 8009c3a:	2d0f      	cmp	r5, #15
 8009c3c:	4682      	mov	sl, r0
 8009c3e:	468b      	mov	fp, r1
 8009c40:	ddd5      	ble.n	8009bee <_strtod_l+0x3b6>
 8009c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c44:	1b2c      	subs	r4, r5, r4
 8009c46:	441c      	add	r4, r3
 8009c48:	2c00      	cmp	r4, #0
 8009c4a:	f340 8093 	ble.w	8009d74 <_strtod_l+0x53c>
 8009c4e:	f014 030f 	ands.w	r3, r4, #15
 8009c52:	d00a      	beq.n	8009c6a <_strtod_l+0x432>
 8009c54:	495c      	ldr	r1, [pc, #368]	@ (8009dc8 <_strtod_l+0x590>)
 8009c56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c5a:	4652      	mov	r2, sl
 8009c5c:	465b      	mov	r3, fp
 8009c5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c62:	f7f6 fcd1 	bl	8000608 <__aeabi_dmul>
 8009c66:	4682      	mov	sl, r0
 8009c68:	468b      	mov	fp, r1
 8009c6a:	f034 040f 	bics.w	r4, r4, #15
 8009c6e:	d073      	beq.n	8009d58 <_strtod_l+0x520>
 8009c70:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009c74:	dd49      	ble.n	8009d0a <_strtod_l+0x4d2>
 8009c76:	2400      	movs	r4, #0
 8009c78:	46a0      	mov	r8, r4
 8009c7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009c7c:	46a1      	mov	r9, r4
 8009c7e:	9a05      	ldr	r2, [sp, #20]
 8009c80:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009dd0 <_strtod_l+0x598>
 8009c84:	2322      	movs	r3, #34	@ 0x22
 8009c86:	6013      	str	r3, [r2, #0]
 8009c88:	f04f 0a00 	mov.w	sl, #0
 8009c8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f43f ae0b 	beq.w	80098aa <_strtod_l+0x72>
 8009c94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c96:	9805      	ldr	r0, [sp, #20]
 8009c98:	f7ff f946 	bl	8008f28 <_Bfree>
 8009c9c:	9805      	ldr	r0, [sp, #20]
 8009c9e:	4649      	mov	r1, r9
 8009ca0:	f7ff f942 	bl	8008f28 <_Bfree>
 8009ca4:	9805      	ldr	r0, [sp, #20]
 8009ca6:	4641      	mov	r1, r8
 8009ca8:	f7ff f93e 	bl	8008f28 <_Bfree>
 8009cac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009cae:	9805      	ldr	r0, [sp, #20]
 8009cb0:	f7ff f93a 	bl	8008f28 <_Bfree>
 8009cb4:	9805      	ldr	r0, [sp, #20]
 8009cb6:	4621      	mov	r1, r4
 8009cb8:	f7ff f936 	bl	8008f28 <_Bfree>
 8009cbc:	e5f5      	b.n	80098aa <_strtod_l+0x72>
 8009cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cc0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	dbbc      	blt.n	8009c42 <_strtod_l+0x40a>
 8009cc8:	4c3f      	ldr	r4, [pc, #252]	@ (8009dc8 <_strtod_l+0x590>)
 8009cca:	f1c5 050f 	rsb	r5, r5, #15
 8009cce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009cd2:	4652      	mov	r2, sl
 8009cd4:	465b      	mov	r3, fp
 8009cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cda:	f7f6 fc95 	bl	8000608 <__aeabi_dmul>
 8009cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ce0:	1b5d      	subs	r5, r3, r5
 8009ce2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009ce6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009cea:	e78f      	b.n	8009c0c <_strtod_l+0x3d4>
 8009cec:	3316      	adds	r3, #22
 8009cee:	dba8      	blt.n	8009c42 <_strtod_l+0x40a>
 8009cf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cf2:	eba3 0808 	sub.w	r8, r3, r8
 8009cf6:	4b34      	ldr	r3, [pc, #208]	@ (8009dc8 <_strtod_l+0x590>)
 8009cf8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009cfc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009d00:	4650      	mov	r0, sl
 8009d02:	4659      	mov	r1, fp
 8009d04:	f7f6 fdaa 	bl	800085c <__aeabi_ddiv>
 8009d08:	e782      	b.n	8009c10 <_strtod_l+0x3d8>
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	4f2f      	ldr	r7, [pc, #188]	@ (8009dcc <_strtod_l+0x594>)
 8009d0e:	1124      	asrs	r4, r4, #4
 8009d10:	4650      	mov	r0, sl
 8009d12:	4659      	mov	r1, fp
 8009d14:	461e      	mov	r6, r3
 8009d16:	2c01      	cmp	r4, #1
 8009d18:	dc21      	bgt.n	8009d5e <_strtod_l+0x526>
 8009d1a:	b10b      	cbz	r3, 8009d20 <_strtod_l+0x4e8>
 8009d1c:	4682      	mov	sl, r0
 8009d1e:	468b      	mov	fp, r1
 8009d20:	492a      	ldr	r1, [pc, #168]	@ (8009dcc <_strtod_l+0x594>)
 8009d22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009d2a:	4652      	mov	r2, sl
 8009d2c:	465b      	mov	r3, fp
 8009d2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d32:	f7f6 fc69 	bl	8000608 <__aeabi_dmul>
 8009d36:	4b26      	ldr	r3, [pc, #152]	@ (8009dd0 <_strtod_l+0x598>)
 8009d38:	460a      	mov	r2, r1
 8009d3a:	400b      	ands	r3, r1
 8009d3c:	4925      	ldr	r1, [pc, #148]	@ (8009dd4 <_strtod_l+0x59c>)
 8009d3e:	428b      	cmp	r3, r1
 8009d40:	4682      	mov	sl, r0
 8009d42:	d898      	bhi.n	8009c76 <_strtod_l+0x43e>
 8009d44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009d48:	428b      	cmp	r3, r1
 8009d4a:	bf86      	itte	hi
 8009d4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009dd8 <_strtod_l+0x5a0>
 8009d50:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9308      	str	r3, [sp, #32]
 8009d5c:	e076      	b.n	8009e4c <_strtod_l+0x614>
 8009d5e:	07e2      	lsls	r2, r4, #31
 8009d60:	d504      	bpl.n	8009d6c <_strtod_l+0x534>
 8009d62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d66:	f7f6 fc4f 	bl	8000608 <__aeabi_dmul>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	3601      	adds	r6, #1
 8009d6e:	1064      	asrs	r4, r4, #1
 8009d70:	3708      	adds	r7, #8
 8009d72:	e7d0      	b.n	8009d16 <_strtod_l+0x4de>
 8009d74:	d0f0      	beq.n	8009d58 <_strtod_l+0x520>
 8009d76:	4264      	negs	r4, r4
 8009d78:	f014 020f 	ands.w	r2, r4, #15
 8009d7c:	d00a      	beq.n	8009d94 <_strtod_l+0x55c>
 8009d7e:	4b12      	ldr	r3, [pc, #72]	@ (8009dc8 <_strtod_l+0x590>)
 8009d80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d84:	4650      	mov	r0, sl
 8009d86:	4659      	mov	r1, fp
 8009d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8c:	f7f6 fd66 	bl	800085c <__aeabi_ddiv>
 8009d90:	4682      	mov	sl, r0
 8009d92:	468b      	mov	fp, r1
 8009d94:	1124      	asrs	r4, r4, #4
 8009d96:	d0df      	beq.n	8009d58 <_strtod_l+0x520>
 8009d98:	2c1f      	cmp	r4, #31
 8009d9a:	dd1f      	ble.n	8009ddc <_strtod_l+0x5a4>
 8009d9c:	2400      	movs	r4, #0
 8009d9e:	46a0      	mov	r8, r4
 8009da0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009da2:	46a1      	mov	r9, r4
 8009da4:	9a05      	ldr	r2, [sp, #20]
 8009da6:	2322      	movs	r3, #34	@ 0x22
 8009da8:	f04f 0a00 	mov.w	sl, #0
 8009dac:	f04f 0b00 	mov.w	fp, #0
 8009db0:	6013      	str	r3, [r2, #0]
 8009db2:	e76b      	b.n	8009c8c <_strtod_l+0x454>
 8009db4:	0800b6f9 	.word	0x0800b6f9
 8009db8:	0800b9c0 	.word	0x0800b9c0
 8009dbc:	0800b6f1 	.word	0x0800b6f1
 8009dc0:	0800b728 	.word	0x0800b728
 8009dc4:	0800b861 	.word	0x0800b861
 8009dc8:	0800b8f8 	.word	0x0800b8f8
 8009dcc:	0800b8d0 	.word	0x0800b8d0
 8009dd0:	7ff00000 	.word	0x7ff00000
 8009dd4:	7ca00000 	.word	0x7ca00000
 8009dd8:	7fefffff 	.word	0x7fefffff
 8009ddc:	f014 0310 	ands.w	r3, r4, #16
 8009de0:	bf18      	it	ne
 8009de2:	236a      	movne	r3, #106	@ 0x6a
 8009de4:	4ea9      	ldr	r6, [pc, #676]	@ (800a08c <_strtod_l+0x854>)
 8009de6:	9308      	str	r3, [sp, #32]
 8009de8:	4650      	mov	r0, sl
 8009dea:	4659      	mov	r1, fp
 8009dec:	2300      	movs	r3, #0
 8009dee:	07e7      	lsls	r7, r4, #31
 8009df0:	d504      	bpl.n	8009dfc <_strtod_l+0x5c4>
 8009df2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009df6:	f7f6 fc07 	bl	8000608 <__aeabi_dmul>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	1064      	asrs	r4, r4, #1
 8009dfe:	f106 0608 	add.w	r6, r6, #8
 8009e02:	d1f4      	bne.n	8009dee <_strtod_l+0x5b6>
 8009e04:	b10b      	cbz	r3, 8009e0a <_strtod_l+0x5d2>
 8009e06:	4682      	mov	sl, r0
 8009e08:	468b      	mov	fp, r1
 8009e0a:	9b08      	ldr	r3, [sp, #32]
 8009e0c:	b1b3      	cbz	r3, 8009e3c <_strtod_l+0x604>
 8009e0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	4659      	mov	r1, fp
 8009e1a:	dd0f      	ble.n	8009e3c <_strtod_l+0x604>
 8009e1c:	2b1f      	cmp	r3, #31
 8009e1e:	dd56      	ble.n	8009ece <_strtod_l+0x696>
 8009e20:	2b34      	cmp	r3, #52	@ 0x34
 8009e22:	bfde      	ittt	le
 8009e24:	f04f 33ff 	movle.w	r3, #4294967295
 8009e28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009e2c:	4093      	lslle	r3, r2
 8009e2e:	f04f 0a00 	mov.w	sl, #0
 8009e32:	bfcc      	ite	gt
 8009e34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009e38:	ea03 0b01 	andle.w	fp, r3, r1
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	2300      	movs	r3, #0
 8009e40:	4650      	mov	r0, sl
 8009e42:	4659      	mov	r1, fp
 8009e44:	f7f6 fe48 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	d1a7      	bne.n	8009d9c <_strtod_l+0x564>
 8009e4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e4e:	9300      	str	r3, [sp, #0]
 8009e50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009e52:	9805      	ldr	r0, [sp, #20]
 8009e54:	462b      	mov	r3, r5
 8009e56:	464a      	mov	r2, r9
 8009e58:	f7ff f8ce 	bl	8008ff8 <__s2b>
 8009e5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	f43f af09 	beq.w	8009c76 <_strtod_l+0x43e>
 8009e64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e68:	2a00      	cmp	r2, #0
 8009e6a:	eba3 0308 	sub.w	r3, r3, r8
 8009e6e:	bfa8      	it	ge
 8009e70:	2300      	movge	r3, #0
 8009e72:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e74:	2400      	movs	r4, #0
 8009e76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009e7a:	9316      	str	r3, [sp, #88]	@ 0x58
 8009e7c:	46a0      	mov	r8, r4
 8009e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e80:	9805      	ldr	r0, [sp, #20]
 8009e82:	6859      	ldr	r1, [r3, #4]
 8009e84:	f7ff f810 	bl	8008ea8 <_Balloc>
 8009e88:	4681      	mov	r9, r0
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	f43f aef7 	beq.w	8009c7e <_strtod_l+0x446>
 8009e90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e92:	691a      	ldr	r2, [r3, #16]
 8009e94:	3202      	adds	r2, #2
 8009e96:	f103 010c 	add.w	r1, r3, #12
 8009e9a:	0092      	lsls	r2, r2, #2
 8009e9c:	300c      	adds	r0, #12
 8009e9e:	f000 fd71 	bl	800a984 <memcpy>
 8009ea2:	ec4b ab10 	vmov	d0, sl, fp
 8009ea6:	9805      	ldr	r0, [sp, #20]
 8009ea8:	aa1c      	add	r2, sp, #112	@ 0x70
 8009eaa:	a91b      	add	r1, sp, #108	@ 0x6c
 8009eac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009eb0:	f7ff fbd6 	bl	8009660 <__d2b>
 8009eb4:	901a      	str	r0, [sp, #104]	@ 0x68
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	f43f aee1 	beq.w	8009c7e <_strtod_l+0x446>
 8009ebc:	9805      	ldr	r0, [sp, #20]
 8009ebe:	2101      	movs	r1, #1
 8009ec0:	f7ff f930 	bl	8009124 <__i2b>
 8009ec4:	4680      	mov	r8, r0
 8009ec6:	b948      	cbnz	r0, 8009edc <_strtod_l+0x6a4>
 8009ec8:	f04f 0800 	mov.w	r8, #0
 8009ecc:	e6d7      	b.n	8009c7e <_strtod_l+0x446>
 8009ece:	f04f 32ff 	mov.w	r2, #4294967295
 8009ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ed6:	ea03 0a0a 	and.w	sl, r3, sl
 8009eda:	e7af      	b.n	8009e3c <_strtod_l+0x604>
 8009edc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009ede:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009ee0:	2d00      	cmp	r5, #0
 8009ee2:	bfab      	itete	ge
 8009ee4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009ee6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009ee8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009eea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009eec:	bfac      	ite	ge
 8009eee:	18ef      	addge	r7, r5, r3
 8009ef0:	1b5e      	sublt	r6, r3, r5
 8009ef2:	9b08      	ldr	r3, [sp, #32]
 8009ef4:	1aed      	subs	r5, r5, r3
 8009ef6:	4415      	add	r5, r2
 8009ef8:	4b65      	ldr	r3, [pc, #404]	@ (800a090 <_strtod_l+0x858>)
 8009efa:	3d01      	subs	r5, #1
 8009efc:	429d      	cmp	r5, r3
 8009efe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009f02:	da50      	bge.n	8009fa6 <_strtod_l+0x76e>
 8009f04:	1b5b      	subs	r3, r3, r5
 8009f06:	2b1f      	cmp	r3, #31
 8009f08:	eba2 0203 	sub.w	r2, r2, r3
 8009f0c:	f04f 0101 	mov.w	r1, #1
 8009f10:	dc3d      	bgt.n	8009f8e <_strtod_l+0x756>
 8009f12:	fa01 f303 	lsl.w	r3, r1, r3
 8009f16:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f18:	2300      	movs	r3, #0
 8009f1a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f1c:	18bd      	adds	r5, r7, r2
 8009f1e:	9b08      	ldr	r3, [sp, #32]
 8009f20:	42af      	cmp	r7, r5
 8009f22:	4416      	add	r6, r2
 8009f24:	441e      	add	r6, r3
 8009f26:	463b      	mov	r3, r7
 8009f28:	bfa8      	it	ge
 8009f2a:	462b      	movge	r3, r5
 8009f2c:	42b3      	cmp	r3, r6
 8009f2e:	bfa8      	it	ge
 8009f30:	4633      	movge	r3, r6
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	bfc2      	ittt	gt
 8009f36:	1aed      	subgt	r5, r5, r3
 8009f38:	1af6      	subgt	r6, r6, r3
 8009f3a:	1aff      	subgt	r7, r7, r3
 8009f3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	dd16      	ble.n	8009f70 <_strtod_l+0x738>
 8009f42:	4641      	mov	r1, r8
 8009f44:	9805      	ldr	r0, [sp, #20]
 8009f46:	461a      	mov	r2, r3
 8009f48:	f7ff f9a4 	bl	8009294 <__pow5mult>
 8009f4c:	4680      	mov	r8, r0
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	d0ba      	beq.n	8009ec8 <_strtod_l+0x690>
 8009f52:	4601      	mov	r1, r0
 8009f54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f56:	9805      	ldr	r0, [sp, #20]
 8009f58:	f7ff f8fa 	bl	8009150 <__multiply>
 8009f5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	f43f ae8d 	beq.w	8009c7e <_strtod_l+0x446>
 8009f64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f66:	9805      	ldr	r0, [sp, #20]
 8009f68:	f7fe ffde 	bl	8008f28 <_Bfree>
 8009f6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f70:	2d00      	cmp	r5, #0
 8009f72:	dc1d      	bgt.n	8009fb0 <_strtod_l+0x778>
 8009f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	dd23      	ble.n	8009fc2 <_strtod_l+0x78a>
 8009f7a:	4649      	mov	r1, r9
 8009f7c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009f7e:	9805      	ldr	r0, [sp, #20]
 8009f80:	f7ff f988 	bl	8009294 <__pow5mult>
 8009f84:	4681      	mov	r9, r0
 8009f86:	b9e0      	cbnz	r0, 8009fc2 <_strtod_l+0x78a>
 8009f88:	f04f 0900 	mov.w	r9, #0
 8009f8c:	e677      	b.n	8009c7e <_strtod_l+0x446>
 8009f8e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009f92:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009f96:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009f9a:	35e2      	adds	r5, #226	@ 0xe2
 8009f9c:	fa01 f305 	lsl.w	r3, r1, r5
 8009fa0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fa2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009fa4:	e7ba      	b.n	8009f1c <_strtod_l+0x6e4>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009faa:	2301      	movs	r3, #1
 8009fac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009fae:	e7b5      	b.n	8009f1c <_strtod_l+0x6e4>
 8009fb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fb2:	9805      	ldr	r0, [sp, #20]
 8009fb4:	462a      	mov	r2, r5
 8009fb6:	f7ff f9c7 	bl	8009348 <__lshift>
 8009fba:	901a      	str	r0, [sp, #104]	@ 0x68
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	d1d9      	bne.n	8009f74 <_strtod_l+0x73c>
 8009fc0:	e65d      	b.n	8009c7e <_strtod_l+0x446>
 8009fc2:	2e00      	cmp	r6, #0
 8009fc4:	dd07      	ble.n	8009fd6 <_strtod_l+0x79e>
 8009fc6:	4649      	mov	r1, r9
 8009fc8:	9805      	ldr	r0, [sp, #20]
 8009fca:	4632      	mov	r2, r6
 8009fcc:	f7ff f9bc 	bl	8009348 <__lshift>
 8009fd0:	4681      	mov	r9, r0
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	d0d8      	beq.n	8009f88 <_strtod_l+0x750>
 8009fd6:	2f00      	cmp	r7, #0
 8009fd8:	dd08      	ble.n	8009fec <_strtod_l+0x7b4>
 8009fda:	4641      	mov	r1, r8
 8009fdc:	9805      	ldr	r0, [sp, #20]
 8009fde:	463a      	mov	r2, r7
 8009fe0:	f7ff f9b2 	bl	8009348 <__lshift>
 8009fe4:	4680      	mov	r8, r0
 8009fe6:	2800      	cmp	r0, #0
 8009fe8:	f43f ae49 	beq.w	8009c7e <_strtod_l+0x446>
 8009fec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fee:	9805      	ldr	r0, [sp, #20]
 8009ff0:	464a      	mov	r2, r9
 8009ff2:	f7ff fa31 	bl	8009458 <__mdiff>
 8009ff6:	4604      	mov	r4, r0
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	f43f ae40 	beq.w	8009c7e <_strtod_l+0x446>
 8009ffe:	68c3      	ldr	r3, [r0, #12]
 800a000:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a002:	2300      	movs	r3, #0
 800a004:	60c3      	str	r3, [r0, #12]
 800a006:	4641      	mov	r1, r8
 800a008:	f7ff fa0a 	bl	8009420 <__mcmp>
 800a00c:	2800      	cmp	r0, #0
 800a00e:	da45      	bge.n	800a09c <_strtod_l+0x864>
 800a010:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a012:	ea53 030a 	orrs.w	r3, r3, sl
 800a016:	d16b      	bne.n	800a0f0 <_strtod_l+0x8b8>
 800a018:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d167      	bne.n	800a0f0 <_strtod_l+0x8b8>
 800a020:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a024:	0d1b      	lsrs	r3, r3, #20
 800a026:	051b      	lsls	r3, r3, #20
 800a028:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a02c:	d960      	bls.n	800a0f0 <_strtod_l+0x8b8>
 800a02e:	6963      	ldr	r3, [r4, #20]
 800a030:	b913      	cbnz	r3, 800a038 <_strtod_l+0x800>
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	2b01      	cmp	r3, #1
 800a036:	dd5b      	ble.n	800a0f0 <_strtod_l+0x8b8>
 800a038:	4621      	mov	r1, r4
 800a03a:	2201      	movs	r2, #1
 800a03c:	9805      	ldr	r0, [sp, #20]
 800a03e:	f7ff f983 	bl	8009348 <__lshift>
 800a042:	4641      	mov	r1, r8
 800a044:	4604      	mov	r4, r0
 800a046:	f7ff f9eb 	bl	8009420 <__mcmp>
 800a04a:	2800      	cmp	r0, #0
 800a04c:	dd50      	ble.n	800a0f0 <_strtod_l+0x8b8>
 800a04e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a052:	9a08      	ldr	r2, [sp, #32]
 800a054:	0d1b      	lsrs	r3, r3, #20
 800a056:	051b      	lsls	r3, r3, #20
 800a058:	2a00      	cmp	r2, #0
 800a05a:	d06a      	beq.n	800a132 <_strtod_l+0x8fa>
 800a05c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a060:	d867      	bhi.n	800a132 <_strtod_l+0x8fa>
 800a062:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a066:	f67f ae9d 	bls.w	8009da4 <_strtod_l+0x56c>
 800a06a:	4b0a      	ldr	r3, [pc, #40]	@ (800a094 <_strtod_l+0x85c>)
 800a06c:	4650      	mov	r0, sl
 800a06e:	4659      	mov	r1, fp
 800a070:	2200      	movs	r2, #0
 800a072:	f7f6 fac9 	bl	8000608 <__aeabi_dmul>
 800a076:	4b08      	ldr	r3, [pc, #32]	@ (800a098 <_strtod_l+0x860>)
 800a078:	400b      	ands	r3, r1
 800a07a:	4682      	mov	sl, r0
 800a07c:	468b      	mov	fp, r1
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f47f ae08 	bne.w	8009c94 <_strtod_l+0x45c>
 800a084:	9a05      	ldr	r2, [sp, #20]
 800a086:	2322      	movs	r3, #34	@ 0x22
 800a088:	6013      	str	r3, [r2, #0]
 800a08a:	e603      	b.n	8009c94 <_strtod_l+0x45c>
 800a08c:	0800b9e8 	.word	0x0800b9e8
 800a090:	fffffc02 	.word	0xfffffc02
 800a094:	39500000 	.word	0x39500000
 800a098:	7ff00000 	.word	0x7ff00000
 800a09c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a0a0:	d165      	bne.n	800a16e <_strtod_l+0x936>
 800a0a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a0a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0a8:	b35a      	cbz	r2, 800a102 <_strtod_l+0x8ca>
 800a0aa:	4a9f      	ldr	r2, [pc, #636]	@ (800a328 <_strtod_l+0xaf0>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d12b      	bne.n	800a108 <_strtod_l+0x8d0>
 800a0b0:	9b08      	ldr	r3, [sp, #32]
 800a0b2:	4651      	mov	r1, sl
 800a0b4:	b303      	cbz	r3, 800a0f8 <_strtod_l+0x8c0>
 800a0b6:	4b9d      	ldr	r3, [pc, #628]	@ (800a32c <_strtod_l+0xaf4>)
 800a0b8:	465a      	mov	r2, fp
 800a0ba:	4013      	ands	r3, r2
 800a0bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a0c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a0c4:	d81b      	bhi.n	800a0fe <_strtod_l+0x8c6>
 800a0c6:	0d1b      	lsrs	r3, r3, #20
 800a0c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a0cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a0d0:	4299      	cmp	r1, r3
 800a0d2:	d119      	bne.n	800a108 <_strtod_l+0x8d0>
 800a0d4:	4b96      	ldr	r3, [pc, #600]	@ (800a330 <_strtod_l+0xaf8>)
 800a0d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	d102      	bne.n	800a0e2 <_strtod_l+0x8aa>
 800a0dc:	3101      	adds	r1, #1
 800a0de:	f43f adce 	beq.w	8009c7e <_strtod_l+0x446>
 800a0e2:	4b92      	ldr	r3, [pc, #584]	@ (800a32c <_strtod_l+0xaf4>)
 800a0e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0e6:	401a      	ands	r2, r3
 800a0e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a0ec:	f04f 0a00 	mov.w	sl, #0
 800a0f0:	9b08      	ldr	r3, [sp, #32]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1b9      	bne.n	800a06a <_strtod_l+0x832>
 800a0f6:	e5cd      	b.n	8009c94 <_strtod_l+0x45c>
 800a0f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0fc:	e7e8      	b.n	800a0d0 <_strtod_l+0x898>
 800a0fe:	4613      	mov	r3, r2
 800a100:	e7e6      	b.n	800a0d0 <_strtod_l+0x898>
 800a102:	ea53 030a 	orrs.w	r3, r3, sl
 800a106:	d0a2      	beq.n	800a04e <_strtod_l+0x816>
 800a108:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a10a:	b1db      	cbz	r3, 800a144 <_strtod_l+0x90c>
 800a10c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a10e:	4213      	tst	r3, r2
 800a110:	d0ee      	beq.n	800a0f0 <_strtod_l+0x8b8>
 800a112:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a114:	9a08      	ldr	r2, [sp, #32]
 800a116:	4650      	mov	r0, sl
 800a118:	4659      	mov	r1, fp
 800a11a:	b1bb      	cbz	r3, 800a14c <_strtod_l+0x914>
 800a11c:	f7ff fb6e 	bl	80097fc <sulp>
 800a120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a124:	ec53 2b10 	vmov	r2, r3, d0
 800a128:	f7f6 f8b8 	bl	800029c <__adddf3>
 800a12c:	4682      	mov	sl, r0
 800a12e:	468b      	mov	fp, r1
 800a130:	e7de      	b.n	800a0f0 <_strtod_l+0x8b8>
 800a132:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a136:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a13a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a13e:	f04f 3aff 	mov.w	sl, #4294967295
 800a142:	e7d5      	b.n	800a0f0 <_strtod_l+0x8b8>
 800a144:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a146:	ea13 0f0a 	tst.w	r3, sl
 800a14a:	e7e1      	b.n	800a110 <_strtod_l+0x8d8>
 800a14c:	f7ff fb56 	bl	80097fc <sulp>
 800a150:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a154:	ec53 2b10 	vmov	r2, r3, d0
 800a158:	f7f6 f89e 	bl	8000298 <__aeabi_dsub>
 800a15c:	2200      	movs	r2, #0
 800a15e:	2300      	movs	r3, #0
 800a160:	4682      	mov	sl, r0
 800a162:	468b      	mov	fp, r1
 800a164:	f7f6 fcb8 	bl	8000ad8 <__aeabi_dcmpeq>
 800a168:	2800      	cmp	r0, #0
 800a16a:	d0c1      	beq.n	800a0f0 <_strtod_l+0x8b8>
 800a16c:	e61a      	b.n	8009da4 <_strtod_l+0x56c>
 800a16e:	4641      	mov	r1, r8
 800a170:	4620      	mov	r0, r4
 800a172:	f7ff facd 	bl	8009710 <__ratio>
 800a176:	ec57 6b10 	vmov	r6, r7, d0
 800a17a:	2200      	movs	r2, #0
 800a17c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a180:	4630      	mov	r0, r6
 800a182:	4639      	mov	r1, r7
 800a184:	f7f6 fcbc 	bl	8000b00 <__aeabi_dcmple>
 800a188:	2800      	cmp	r0, #0
 800a18a:	d06f      	beq.n	800a26c <_strtod_l+0xa34>
 800a18c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d17a      	bne.n	800a288 <_strtod_l+0xa50>
 800a192:	f1ba 0f00 	cmp.w	sl, #0
 800a196:	d158      	bne.n	800a24a <_strtod_l+0xa12>
 800a198:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a19a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d15a      	bne.n	800a258 <_strtod_l+0xa20>
 800a1a2:	4b64      	ldr	r3, [pc, #400]	@ (800a334 <_strtod_l+0xafc>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	4639      	mov	r1, r7
 800a1aa:	f7f6 fc9f 	bl	8000aec <__aeabi_dcmplt>
 800a1ae:	2800      	cmp	r0, #0
 800a1b0:	d159      	bne.n	800a266 <_strtod_l+0xa2e>
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	4639      	mov	r1, r7
 800a1b6:	4b60      	ldr	r3, [pc, #384]	@ (800a338 <_strtod_l+0xb00>)
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	f7f6 fa25 	bl	8000608 <__aeabi_dmul>
 800a1be:	4606      	mov	r6, r0
 800a1c0:	460f      	mov	r7, r1
 800a1c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a1c6:	9606      	str	r6, [sp, #24]
 800a1c8:	9307      	str	r3, [sp, #28]
 800a1ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1ce:	4d57      	ldr	r5, [pc, #348]	@ (800a32c <_strtod_l+0xaf4>)
 800a1d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a1d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1d6:	401d      	ands	r5, r3
 800a1d8:	4b58      	ldr	r3, [pc, #352]	@ (800a33c <_strtod_l+0xb04>)
 800a1da:	429d      	cmp	r5, r3
 800a1dc:	f040 80b2 	bne.w	800a344 <_strtod_l+0xb0c>
 800a1e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a1e6:	ec4b ab10 	vmov	d0, sl, fp
 800a1ea:	f7ff f9c9 	bl	8009580 <__ulp>
 800a1ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1f2:	ec51 0b10 	vmov	r0, r1, d0
 800a1f6:	f7f6 fa07 	bl	8000608 <__aeabi_dmul>
 800a1fa:	4652      	mov	r2, sl
 800a1fc:	465b      	mov	r3, fp
 800a1fe:	f7f6 f84d 	bl	800029c <__adddf3>
 800a202:	460b      	mov	r3, r1
 800a204:	4949      	ldr	r1, [pc, #292]	@ (800a32c <_strtod_l+0xaf4>)
 800a206:	4a4e      	ldr	r2, [pc, #312]	@ (800a340 <_strtod_l+0xb08>)
 800a208:	4019      	ands	r1, r3
 800a20a:	4291      	cmp	r1, r2
 800a20c:	4682      	mov	sl, r0
 800a20e:	d942      	bls.n	800a296 <_strtod_l+0xa5e>
 800a210:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a212:	4b47      	ldr	r3, [pc, #284]	@ (800a330 <_strtod_l+0xaf8>)
 800a214:	429a      	cmp	r2, r3
 800a216:	d103      	bne.n	800a220 <_strtod_l+0x9e8>
 800a218:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a21a:	3301      	adds	r3, #1
 800a21c:	f43f ad2f 	beq.w	8009c7e <_strtod_l+0x446>
 800a220:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a330 <_strtod_l+0xaf8>
 800a224:	f04f 3aff 	mov.w	sl, #4294967295
 800a228:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a22a:	9805      	ldr	r0, [sp, #20]
 800a22c:	f7fe fe7c 	bl	8008f28 <_Bfree>
 800a230:	9805      	ldr	r0, [sp, #20]
 800a232:	4649      	mov	r1, r9
 800a234:	f7fe fe78 	bl	8008f28 <_Bfree>
 800a238:	9805      	ldr	r0, [sp, #20]
 800a23a:	4641      	mov	r1, r8
 800a23c:	f7fe fe74 	bl	8008f28 <_Bfree>
 800a240:	9805      	ldr	r0, [sp, #20]
 800a242:	4621      	mov	r1, r4
 800a244:	f7fe fe70 	bl	8008f28 <_Bfree>
 800a248:	e619      	b.n	8009e7e <_strtod_l+0x646>
 800a24a:	f1ba 0f01 	cmp.w	sl, #1
 800a24e:	d103      	bne.n	800a258 <_strtod_l+0xa20>
 800a250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a252:	2b00      	cmp	r3, #0
 800a254:	f43f ada6 	beq.w	8009da4 <_strtod_l+0x56c>
 800a258:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a308 <_strtod_l+0xad0>
 800a25c:	4f35      	ldr	r7, [pc, #212]	@ (800a334 <_strtod_l+0xafc>)
 800a25e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a262:	2600      	movs	r6, #0
 800a264:	e7b1      	b.n	800a1ca <_strtod_l+0x992>
 800a266:	4f34      	ldr	r7, [pc, #208]	@ (800a338 <_strtod_l+0xb00>)
 800a268:	2600      	movs	r6, #0
 800a26a:	e7aa      	b.n	800a1c2 <_strtod_l+0x98a>
 800a26c:	4b32      	ldr	r3, [pc, #200]	@ (800a338 <_strtod_l+0xb00>)
 800a26e:	4630      	mov	r0, r6
 800a270:	4639      	mov	r1, r7
 800a272:	2200      	movs	r2, #0
 800a274:	f7f6 f9c8 	bl	8000608 <__aeabi_dmul>
 800a278:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a27a:	4606      	mov	r6, r0
 800a27c:	460f      	mov	r7, r1
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d09f      	beq.n	800a1c2 <_strtod_l+0x98a>
 800a282:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a286:	e7a0      	b.n	800a1ca <_strtod_l+0x992>
 800a288:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a310 <_strtod_l+0xad8>
 800a28c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a290:	ec57 6b17 	vmov	r6, r7, d7
 800a294:	e799      	b.n	800a1ca <_strtod_l+0x992>
 800a296:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a29a:	9b08      	ldr	r3, [sp, #32]
 800a29c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d1c1      	bne.n	800a228 <_strtod_l+0x9f0>
 800a2a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2a8:	0d1b      	lsrs	r3, r3, #20
 800a2aa:	051b      	lsls	r3, r3, #20
 800a2ac:	429d      	cmp	r5, r3
 800a2ae:	d1bb      	bne.n	800a228 <_strtod_l+0x9f0>
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	4639      	mov	r1, r7
 800a2b4:	f7f6 fd08 	bl	8000cc8 <__aeabi_d2lz>
 800a2b8:	f7f6 f978 	bl	80005ac <__aeabi_l2d>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	4639      	mov	r1, r7
 800a2c4:	f7f5 ffe8 	bl	8000298 <__aeabi_dsub>
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a2d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a2d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2d6:	ea46 060a 	orr.w	r6, r6, sl
 800a2da:	431e      	orrs	r6, r3
 800a2dc:	d06f      	beq.n	800a3be <_strtod_l+0xb86>
 800a2de:	a30e      	add	r3, pc, #56	@ (adr r3, 800a318 <_strtod_l+0xae0>)
 800a2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e4:	f7f6 fc02 	bl	8000aec <__aeabi_dcmplt>
 800a2e8:	2800      	cmp	r0, #0
 800a2ea:	f47f acd3 	bne.w	8009c94 <_strtod_l+0x45c>
 800a2ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800a320 <_strtod_l+0xae8>)
 800a2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2f8:	f7f6 fc16 	bl	8000b28 <__aeabi_dcmpgt>
 800a2fc:	2800      	cmp	r0, #0
 800a2fe:	d093      	beq.n	800a228 <_strtod_l+0x9f0>
 800a300:	e4c8      	b.n	8009c94 <_strtod_l+0x45c>
 800a302:	bf00      	nop
 800a304:	f3af 8000 	nop.w
 800a308:	00000000 	.word	0x00000000
 800a30c:	bff00000 	.word	0xbff00000
 800a310:	00000000 	.word	0x00000000
 800a314:	3ff00000 	.word	0x3ff00000
 800a318:	94a03595 	.word	0x94a03595
 800a31c:	3fdfffff 	.word	0x3fdfffff
 800a320:	35afe535 	.word	0x35afe535
 800a324:	3fe00000 	.word	0x3fe00000
 800a328:	000fffff 	.word	0x000fffff
 800a32c:	7ff00000 	.word	0x7ff00000
 800a330:	7fefffff 	.word	0x7fefffff
 800a334:	3ff00000 	.word	0x3ff00000
 800a338:	3fe00000 	.word	0x3fe00000
 800a33c:	7fe00000 	.word	0x7fe00000
 800a340:	7c9fffff 	.word	0x7c9fffff
 800a344:	9b08      	ldr	r3, [sp, #32]
 800a346:	b323      	cbz	r3, 800a392 <_strtod_l+0xb5a>
 800a348:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a34c:	d821      	bhi.n	800a392 <_strtod_l+0xb5a>
 800a34e:	a328      	add	r3, pc, #160	@ (adr r3, 800a3f0 <_strtod_l+0xbb8>)
 800a350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a354:	4630      	mov	r0, r6
 800a356:	4639      	mov	r1, r7
 800a358:	f7f6 fbd2 	bl	8000b00 <__aeabi_dcmple>
 800a35c:	b1a0      	cbz	r0, 800a388 <_strtod_l+0xb50>
 800a35e:	4639      	mov	r1, r7
 800a360:	4630      	mov	r0, r6
 800a362:	f7f6 fc29 	bl	8000bb8 <__aeabi_d2uiz>
 800a366:	2801      	cmp	r0, #1
 800a368:	bf38      	it	cc
 800a36a:	2001      	movcc	r0, #1
 800a36c:	f7f6 f8d2 	bl	8000514 <__aeabi_ui2d>
 800a370:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a372:	4606      	mov	r6, r0
 800a374:	460f      	mov	r7, r1
 800a376:	b9fb      	cbnz	r3, 800a3b8 <_strtod_l+0xb80>
 800a378:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a37c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a37e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a380:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a384:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a388:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a38a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a38e:	1b5b      	subs	r3, r3, r5
 800a390:	9311      	str	r3, [sp, #68]	@ 0x44
 800a392:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a396:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a39a:	f7ff f8f1 	bl	8009580 <__ulp>
 800a39e:	4650      	mov	r0, sl
 800a3a0:	ec53 2b10 	vmov	r2, r3, d0
 800a3a4:	4659      	mov	r1, fp
 800a3a6:	f7f6 f92f 	bl	8000608 <__aeabi_dmul>
 800a3aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a3ae:	f7f5 ff75 	bl	800029c <__adddf3>
 800a3b2:	4682      	mov	sl, r0
 800a3b4:	468b      	mov	fp, r1
 800a3b6:	e770      	b.n	800a29a <_strtod_l+0xa62>
 800a3b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a3bc:	e7e0      	b.n	800a380 <_strtod_l+0xb48>
 800a3be:	a30e      	add	r3, pc, #56	@ (adr r3, 800a3f8 <_strtod_l+0xbc0>)
 800a3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3c4:	f7f6 fb92 	bl	8000aec <__aeabi_dcmplt>
 800a3c8:	e798      	b.n	800a2fc <_strtod_l+0xac4>
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800a3ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a3d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3d2:	6013      	str	r3, [r2, #0]
 800a3d4:	f7ff ba6d 	b.w	80098b2 <_strtod_l+0x7a>
 800a3d8:	2a65      	cmp	r2, #101	@ 0x65
 800a3da:	f43f ab68 	beq.w	8009aae <_strtod_l+0x276>
 800a3de:	2a45      	cmp	r2, #69	@ 0x45
 800a3e0:	f43f ab65 	beq.w	8009aae <_strtod_l+0x276>
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	f7ff bba0 	b.w	8009b2a <_strtod_l+0x2f2>
 800a3ea:	bf00      	nop
 800a3ec:	f3af 8000 	nop.w
 800a3f0:	ffc00000 	.word	0xffc00000
 800a3f4:	41dfffff 	.word	0x41dfffff
 800a3f8:	94a03595 	.word	0x94a03595
 800a3fc:	3fcfffff 	.word	0x3fcfffff

0800a400 <_strtod_r>:
 800a400:	4b01      	ldr	r3, [pc, #4]	@ (800a408 <_strtod_r+0x8>)
 800a402:	f7ff ba19 	b.w	8009838 <_strtod_l>
 800a406:	bf00      	nop
 800a408:	2000007c 	.word	0x2000007c

0800a40c <_strtol_l.isra.0>:
 800a40c:	2b24      	cmp	r3, #36	@ 0x24
 800a40e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a412:	4686      	mov	lr, r0
 800a414:	4690      	mov	r8, r2
 800a416:	d801      	bhi.n	800a41c <_strtol_l.isra.0+0x10>
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d106      	bne.n	800a42a <_strtol_l.isra.0+0x1e>
 800a41c:	f7fd fdb8 	bl	8007f90 <__errno>
 800a420:	2316      	movs	r3, #22
 800a422:	6003      	str	r3, [r0, #0]
 800a424:	2000      	movs	r0, #0
 800a426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a42a:	4834      	ldr	r0, [pc, #208]	@ (800a4fc <_strtol_l.isra.0+0xf0>)
 800a42c:	460d      	mov	r5, r1
 800a42e:	462a      	mov	r2, r5
 800a430:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a434:	5d06      	ldrb	r6, [r0, r4]
 800a436:	f016 0608 	ands.w	r6, r6, #8
 800a43a:	d1f8      	bne.n	800a42e <_strtol_l.isra.0+0x22>
 800a43c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a43e:	d110      	bne.n	800a462 <_strtol_l.isra.0+0x56>
 800a440:	782c      	ldrb	r4, [r5, #0]
 800a442:	2601      	movs	r6, #1
 800a444:	1c95      	adds	r5, r2, #2
 800a446:	f033 0210 	bics.w	r2, r3, #16
 800a44a:	d115      	bne.n	800a478 <_strtol_l.isra.0+0x6c>
 800a44c:	2c30      	cmp	r4, #48	@ 0x30
 800a44e:	d10d      	bne.n	800a46c <_strtol_l.isra.0+0x60>
 800a450:	782a      	ldrb	r2, [r5, #0]
 800a452:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a456:	2a58      	cmp	r2, #88	@ 0x58
 800a458:	d108      	bne.n	800a46c <_strtol_l.isra.0+0x60>
 800a45a:	786c      	ldrb	r4, [r5, #1]
 800a45c:	3502      	adds	r5, #2
 800a45e:	2310      	movs	r3, #16
 800a460:	e00a      	b.n	800a478 <_strtol_l.isra.0+0x6c>
 800a462:	2c2b      	cmp	r4, #43	@ 0x2b
 800a464:	bf04      	itt	eq
 800a466:	782c      	ldrbeq	r4, [r5, #0]
 800a468:	1c95      	addeq	r5, r2, #2
 800a46a:	e7ec      	b.n	800a446 <_strtol_l.isra.0+0x3a>
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d1f6      	bne.n	800a45e <_strtol_l.isra.0+0x52>
 800a470:	2c30      	cmp	r4, #48	@ 0x30
 800a472:	bf14      	ite	ne
 800a474:	230a      	movne	r3, #10
 800a476:	2308      	moveq	r3, #8
 800a478:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a47c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a480:	2200      	movs	r2, #0
 800a482:	fbbc f9f3 	udiv	r9, ip, r3
 800a486:	4610      	mov	r0, r2
 800a488:	fb03 ca19 	mls	sl, r3, r9, ip
 800a48c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a490:	2f09      	cmp	r7, #9
 800a492:	d80f      	bhi.n	800a4b4 <_strtol_l.isra.0+0xa8>
 800a494:	463c      	mov	r4, r7
 800a496:	42a3      	cmp	r3, r4
 800a498:	dd1b      	ble.n	800a4d2 <_strtol_l.isra.0+0xc6>
 800a49a:	1c57      	adds	r7, r2, #1
 800a49c:	d007      	beq.n	800a4ae <_strtol_l.isra.0+0xa2>
 800a49e:	4581      	cmp	r9, r0
 800a4a0:	d314      	bcc.n	800a4cc <_strtol_l.isra.0+0xc0>
 800a4a2:	d101      	bne.n	800a4a8 <_strtol_l.isra.0+0x9c>
 800a4a4:	45a2      	cmp	sl, r4
 800a4a6:	db11      	blt.n	800a4cc <_strtol_l.isra.0+0xc0>
 800a4a8:	fb00 4003 	mla	r0, r0, r3, r4
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4b2:	e7eb      	b.n	800a48c <_strtol_l.isra.0+0x80>
 800a4b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a4b8:	2f19      	cmp	r7, #25
 800a4ba:	d801      	bhi.n	800a4c0 <_strtol_l.isra.0+0xb4>
 800a4bc:	3c37      	subs	r4, #55	@ 0x37
 800a4be:	e7ea      	b.n	800a496 <_strtol_l.isra.0+0x8a>
 800a4c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a4c4:	2f19      	cmp	r7, #25
 800a4c6:	d804      	bhi.n	800a4d2 <_strtol_l.isra.0+0xc6>
 800a4c8:	3c57      	subs	r4, #87	@ 0x57
 800a4ca:	e7e4      	b.n	800a496 <_strtol_l.isra.0+0x8a>
 800a4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d0:	e7ed      	b.n	800a4ae <_strtol_l.isra.0+0xa2>
 800a4d2:	1c53      	adds	r3, r2, #1
 800a4d4:	d108      	bne.n	800a4e8 <_strtol_l.isra.0+0xdc>
 800a4d6:	2322      	movs	r3, #34	@ 0x22
 800a4d8:	f8ce 3000 	str.w	r3, [lr]
 800a4dc:	4660      	mov	r0, ip
 800a4de:	f1b8 0f00 	cmp.w	r8, #0
 800a4e2:	d0a0      	beq.n	800a426 <_strtol_l.isra.0+0x1a>
 800a4e4:	1e69      	subs	r1, r5, #1
 800a4e6:	e006      	b.n	800a4f6 <_strtol_l.isra.0+0xea>
 800a4e8:	b106      	cbz	r6, 800a4ec <_strtol_l.isra.0+0xe0>
 800a4ea:	4240      	negs	r0, r0
 800a4ec:	f1b8 0f00 	cmp.w	r8, #0
 800a4f0:	d099      	beq.n	800a426 <_strtol_l.isra.0+0x1a>
 800a4f2:	2a00      	cmp	r2, #0
 800a4f4:	d1f6      	bne.n	800a4e4 <_strtol_l.isra.0+0xd8>
 800a4f6:	f8c8 1000 	str.w	r1, [r8]
 800a4fa:	e794      	b.n	800a426 <_strtol_l.isra.0+0x1a>
 800a4fc:	0800ba11 	.word	0x0800ba11

0800a500 <_strtol_r>:
 800a500:	f7ff bf84 	b.w	800a40c <_strtol_l.isra.0>

0800a504 <__ssputs_r>:
 800a504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a508:	688e      	ldr	r6, [r1, #8]
 800a50a:	461f      	mov	r7, r3
 800a50c:	42be      	cmp	r6, r7
 800a50e:	680b      	ldr	r3, [r1, #0]
 800a510:	4682      	mov	sl, r0
 800a512:	460c      	mov	r4, r1
 800a514:	4690      	mov	r8, r2
 800a516:	d82d      	bhi.n	800a574 <__ssputs_r+0x70>
 800a518:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a51c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a520:	d026      	beq.n	800a570 <__ssputs_r+0x6c>
 800a522:	6965      	ldr	r5, [r4, #20]
 800a524:	6909      	ldr	r1, [r1, #16]
 800a526:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a52a:	eba3 0901 	sub.w	r9, r3, r1
 800a52e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a532:	1c7b      	adds	r3, r7, #1
 800a534:	444b      	add	r3, r9
 800a536:	106d      	asrs	r5, r5, #1
 800a538:	429d      	cmp	r5, r3
 800a53a:	bf38      	it	cc
 800a53c:	461d      	movcc	r5, r3
 800a53e:	0553      	lsls	r3, r2, #21
 800a540:	d527      	bpl.n	800a592 <__ssputs_r+0x8e>
 800a542:	4629      	mov	r1, r5
 800a544:	f7fe fc24 	bl	8008d90 <_malloc_r>
 800a548:	4606      	mov	r6, r0
 800a54a:	b360      	cbz	r0, 800a5a6 <__ssputs_r+0xa2>
 800a54c:	6921      	ldr	r1, [r4, #16]
 800a54e:	464a      	mov	r2, r9
 800a550:	f000 fa18 	bl	800a984 <memcpy>
 800a554:	89a3      	ldrh	r3, [r4, #12]
 800a556:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a55a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a55e:	81a3      	strh	r3, [r4, #12]
 800a560:	6126      	str	r6, [r4, #16]
 800a562:	6165      	str	r5, [r4, #20]
 800a564:	444e      	add	r6, r9
 800a566:	eba5 0509 	sub.w	r5, r5, r9
 800a56a:	6026      	str	r6, [r4, #0]
 800a56c:	60a5      	str	r5, [r4, #8]
 800a56e:	463e      	mov	r6, r7
 800a570:	42be      	cmp	r6, r7
 800a572:	d900      	bls.n	800a576 <__ssputs_r+0x72>
 800a574:	463e      	mov	r6, r7
 800a576:	6820      	ldr	r0, [r4, #0]
 800a578:	4632      	mov	r2, r6
 800a57a:	4641      	mov	r1, r8
 800a57c:	f000 f9c6 	bl	800a90c <memmove>
 800a580:	68a3      	ldr	r3, [r4, #8]
 800a582:	1b9b      	subs	r3, r3, r6
 800a584:	60a3      	str	r3, [r4, #8]
 800a586:	6823      	ldr	r3, [r4, #0]
 800a588:	4433      	add	r3, r6
 800a58a:	6023      	str	r3, [r4, #0]
 800a58c:	2000      	movs	r0, #0
 800a58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a592:	462a      	mov	r2, r5
 800a594:	f000 fd89 	bl	800b0aa <_realloc_r>
 800a598:	4606      	mov	r6, r0
 800a59a:	2800      	cmp	r0, #0
 800a59c:	d1e0      	bne.n	800a560 <__ssputs_r+0x5c>
 800a59e:	6921      	ldr	r1, [r4, #16]
 800a5a0:	4650      	mov	r0, sl
 800a5a2:	f7fe fb81 	bl	8008ca8 <_free_r>
 800a5a6:	230c      	movs	r3, #12
 800a5a8:	f8ca 3000 	str.w	r3, [sl]
 800a5ac:	89a3      	ldrh	r3, [r4, #12]
 800a5ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5b2:	81a3      	strh	r3, [r4, #12]
 800a5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5b8:	e7e9      	b.n	800a58e <__ssputs_r+0x8a>
	...

0800a5bc <_svfiprintf_r>:
 800a5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c0:	4698      	mov	r8, r3
 800a5c2:	898b      	ldrh	r3, [r1, #12]
 800a5c4:	061b      	lsls	r3, r3, #24
 800a5c6:	b09d      	sub	sp, #116	@ 0x74
 800a5c8:	4607      	mov	r7, r0
 800a5ca:	460d      	mov	r5, r1
 800a5cc:	4614      	mov	r4, r2
 800a5ce:	d510      	bpl.n	800a5f2 <_svfiprintf_r+0x36>
 800a5d0:	690b      	ldr	r3, [r1, #16]
 800a5d2:	b973      	cbnz	r3, 800a5f2 <_svfiprintf_r+0x36>
 800a5d4:	2140      	movs	r1, #64	@ 0x40
 800a5d6:	f7fe fbdb 	bl	8008d90 <_malloc_r>
 800a5da:	6028      	str	r0, [r5, #0]
 800a5dc:	6128      	str	r0, [r5, #16]
 800a5de:	b930      	cbnz	r0, 800a5ee <_svfiprintf_r+0x32>
 800a5e0:	230c      	movs	r3, #12
 800a5e2:	603b      	str	r3, [r7, #0]
 800a5e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5e8:	b01d      	add	sp, #116	@ 0x74
 800a5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ee:	2340      	movs	r3, #64	@ 0x40
 800a5f0:	616b      	str	r3, [r5, #20]
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5f6:	2320      	movs	r3, #32
 800a5f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a5fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a600:	2330      	movs	r3, #48	@ 0x30
 800a602:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7a0 <_svfiprintf_r+0x1e4>
 800a606:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a60a:	f04f 0901 	mov.w	r9, #1
 800a60e:	4623      	mov	r3, r4
 800a610:	469a      	mov	sl, r3
 800a612:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a616:	b10a      	cbz	r2, 800a61c <_svfiprintf_r+0x60>
 800a618:	2a25      	cmp	r2, #37	@ 0x25
 800a61a:	d1f9      	bne.n	800a610 <_svfiprintf_r+0x54>
 800a61c:	ebba 0b04 	subs.w	fp, sl, r4
 800a620:	d00b      	beq.n	800a63a <_svfiprintf_r+0x7e>
 800a622:	465b      	mov	r3, fp
 800a624:	4622      	mov	r2, r4
 800a626:	4629      	mov	r1, r5
 800a628:	4638      	mov	r0, r7
 800a62a:	f7ff ff6b 	bl	800a504 <__ssputs_r>
 800a62e:	3001      	adds	r0, #1
 800a630:	f000 80a7 	beq.w	800a782 <_svfiprintf_r+0x1c6>
 800a634:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a636:	445a      	add	r2, fp
 800a638:	9209      	str	r2, [sp, #36]	@ 0x24
 800a63a:	f89a 3000 	ldrb.w	r3, [sl]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	f000 809f 	beq.w	800a782 <_svfiprintf_r+0x1c6>
 800a644:	2300      	movs	r3, #0
 800a646:	f04f 32ff 	mov.w	r2, #4294967295
 800a64a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a64e:	f10a 0a01 	add.w	sl, sl, #1
 800a652:	9304      	str	r3, [sp, #16]
 800a654:	9307      	str	r3, [sp, #28]
 800a656:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a65a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a65c:	4654      	mov	r4, sl
 800a65e:	2205      	movs	r2, #5
 800a660:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a664:	484e      	ldr	r0, [pc, #312]	@ (800a7a0 <_svfiprintf_r+0x1e4>)
 800a666:	f7f5 fdbb 	bl	80001e0 <memchr>
 800a66a:	9a04      	ldr	r2, [sp, #16]
 800a66c:	b9d8      	cbnz	r0, 800a6a6 <_svfiprintf_r+0xea>
 800a66e:	06d0      	lsls	r0, r2, #27
 800a670:	bf44      	itt	mi
 800a672:	2320      	movmi	r3, #32
 800a674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a678:	0711      	lsls	r1, r2, #28
 800a67a:	bf44      	itt	mi
 800a67c:	232b      	movmi	r3, #43	@ 0x2b
 800a67e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a682:	f89a 3000 	ldrb.w	r3, [sl]
 800a686:	2b2a      	cmp	r3, #42	@ 0x2a
 800a688:	d015      	beq.n	800a6b6 <_svfiprintf_r+0xfa>
 800a68a:	9a07      	ldr	r2, [sp, #28]
 800a68c:	4654      	mov	r4, sl
 800a68e:	2000      	movs	r0, #0
 800a690:	f04f 0c0a 	mov.w	ip, #10
 800a694:	4621      	mov	r1, r4
 800a696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a69a:	3b30      	subs	r3, #48	@ 0x30
 800a69c:	2b09      	cmp	r3, #9
 800a69e:	d94b      	bls.n	800a738 <_svfiprintf_r+0x17c>
 800a6a0:	b1b0      	cbz	r0, 800a6d0 <_svfiprintf_r+0x114>
 800a6a2:	9207      	str	r2, [sp, #28]
 800a6a4:	e014      	b.n	800a6d0 <_svfiprintf_r+0x114>
 800a6a6:	eba0 0308 	sub.w	r3, r0, r8
 800a6aa:	fa09 f303 	lsl.w	r3, r9, r3
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	9304      	str	r3, [sp, #16]
 800a6b2:	46a2      	mov	sl, r4
 800a6b4:	e7d2      	b.n	800a65c <_svfiprintf_r+0xa0>
 800a6b6:	9b03      	ldr	r3, [sp, #12]
 800a6b8:	1d19      	adds	r1, r3, #4
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	9103      	str	r1, [sp, #12]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	bfbb      	ittet	lt
 800a6c2:	425b      	neglt	r3, r3
 800a6c4:	f042 0202 	orrlt.w	r2, r2, #2
 800a6c8:	9307      	strge	r3, [sp, #28]
 800a6ca:	9307      	strlt	r3, [sp, #28]
 800a6cc:	bfb8      	it	lt
 800a6ce:	9204      	strlt	r2, [sp, #16]
 800a6d0:	7823      	ldrb	r3, [r4, #0]
 800a6d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a6d4:	d10a      	bne.n	800a6ec <_svfiprintf_r+0x130>
 800a6d6:	7863      	ldrb	r3, [r4, #1]
 800a6d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6da:	d132      	bne.n	800a742 <_svfiprintf_r+0x186>
 800a6dc:	9b03      	ldr	r3, [sp, #12]
 800a6de:	1d1a      	adds	r2, r3, #4
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	9203      	str	r2, [sp, #12]
 800a6e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a6e8:	3402      	adds	r4, #2
 800a6ea:	9305      	str	r3, [sp, #20]
 800a6ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a7b0 <_svfiprintf_r+0x1f4>
 800a6f0:	7821      	ldrb	r1, [r4, #0]
 800a6f2:	2203      	movs	r2, #3
 800a6f4:	4650      	mov	r0, sl
 800a6f6:	f7f5 fd73 	bl	80001e0 <memchr>
 800a6fa:	b138      	cbz	r0, 800a70c <_svfiprintf_r+0x150>
 800a6fc:	9b04      	ldr	r3, [sp, #16]
 800a6fe:	eba0 000a 	sub.w	r0, r0, sl
 800a702:	2240      	movs	r2, #64	@ 0x40
 800a704:	4082      	lsls	r2, r0
 800a706:	4313      	orrs	r3, r2
 800a708:	3401      	adds	r4, #1
 800a70a:	9304      	str	r3, [sp, #16]
 800a70c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a710:	4824      	ldr	r0, [pc, #144]	@ (800a7a4 <_svfiprintf_r+0x1e8>)
 800a712:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a716:	2206      	movs	r2, #6
 800a718:	f7f5 fd62 	bl	80001e0 <memchr>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d036      	beq.n	800a78e <_svfiprintf_r+0x1d2>
 800a720:	4b21      	ldr	r3, [pc, #132]	@ (800a7a8 <_svfiprintf_r+0x1ec>)
 800a722:	bb1b      	cbnz	r3, 800a76c <_svfiprintf_r+0x1b0>
 800a724:	9b03      	ldr	r3, [sp, #12]
 800a726:	3307      	adds	r3, #7
 800a728:	f023 0307 	bic.w	r3, r3, #7
 800a72c:	3308      	adds	r3, #8
 800a72e:	9303      	str	r3, [sp, #12]
 800a730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a732:	4433      	add	r3, r6
 800a734:	9309      	str	r3, [sp, #36]	@ 0x24
 800a736:	e76a      	b.n	800a60e <_svfiprintf_r+0x52>
 800a738:	fb0c 3202 	mla	r2, ip, r2, r3
 800a73c:	460c      	mov	r4, r1
 800a73e:	2001      	movs	r0, #1
 800a740:	e7a8      	b.n	800a694 <_svfiprintf_r+0xd8>
 800a742:	2300      	movs	r3, #0
 800a744:	3401      	adds	r4, #1
 800a746:	9305      	str	r3, [sp, #20]
 800a748:	4619      	mov	r1, r3
 800a74a:	f04f 0c0a 	mov.w	ip, #10
 800a74e:	4620      	mov	r0, r4
 800a750:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a754:	3a30      	subs	r2, #48	@ 0x30
 800a756:	2a09      	cmp	r2, #9
 800a758:	d903      	bls.n	800a762 <_svfiprintf_r+0x1a6>
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d0c6      	beq.n	800a6ec <_svfiprintf_r+0x130>
 800a75e:	9105      	str	r1, [sp, #20]
 800a760:	e7c4      	b.n	800a6ec <_svfiprintf_r+0x130>
 800a762:	fb0c 2101 	mla	r1, ip, r1, r2
 800a766:	4604      	mov	r4, r0
 800a768:	2301      	movs	r3, #1
 800a76a:	e7f0      	b.n	800a74e <_svfiprintf_r+0x192>
 800a76c:	ab03      	add	r3, sp, #12
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	462a      	mov	r2, r5
 800a772:	4b0e      	ldr	r3, [pc, #56]	@ (800a7ac <_svfiprintf_r+0x1f0>)
 800a774:	a904      	add	r1, sp, #16
 800a776:	4638      	mov	r0, r7
 800a778:	f7fc fc96 	bl	80070a8 <_printf_float>
 800a77c:	1c42      	adds	r2, r0, #1
 800a77e:	4606      	mov	r6, r0
 800a780:	d1d6      	bne.n	800a730 <_svfiprintf_r+0x174>
 800a782:	89ab      	ldrh	r3, [r5, #12]
 800a784:	065b      	lsls	r3, r3, #25
 800a786:	f53f af2d 	bmi.w	800a5e4 <_svfiprintf_r+0x28>
 800a78a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a78c:	e72c      	b.n	800a5e8 <_svfiprintf_r+0x2c>
 800a78e:	ab03      	add	r3, sp, #12
 800a790:	9300      	str	r3, [sp, #0]
 800a792:	462a      	mov	r2, r5
 800a794:	4b05      	ldr	r3, [pc, #20]	@ (800a7ac <_svfiprintf_r+0x1f0>)
 800a796:	a904      	add	r1, sp, #16
 800a798:	4638      	mov	r0, r7
 800a79a:	f7fc ff1d 	bl	80075d8 <_printf_i>
 800a79e:	e7ed      	b.n	800a77c <_svfiprintf_r+0x1c0>
 800a7a0:	0800b80d 	.word	0x0800b80d
 800a7a4:	0800b817 	.word	0x0800b817
 800a7a8:	080070a9 	.word	0x080070a9
 800a7ac:	0800a505 	.word	0x0800a505
 800a7b0:	0800b813 	.word	0x0800b813

0800a7b4 <__sflush_r>:
 800a7b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7bc:	0716      	lsls	r6, r2, #28
 800a7be:	4605      	mov	r5, r0
 800a7c0:	460c      	mov	r4, r1
 800a7c2:	d454      	bmi.n	800a86e <__sflush_r+0xba>
 800a7c4:	684b      	ldr	r3, [r1, #4]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	dc02      	bgt.n	800a7d0 <__sflush_r+0x1c>
 800a7ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	dd48      	ble.n	800a862 <__sflush_r+0xae>
 800a7d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a7d2:	2e00      	cmp	r6, #0
 800a7d4:	d045      	beq.n	800a862 <__sflush_r+0xae>
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a7dc:	682f      	ldr	r7, [r5, #0]
 800a7de:	6a21      	ldr	r1, [r4, #32]
 800a7e0:	602b      	str	r3, [r5, #0]
 800a7e2:	d030      	beq.n	800a846 <__sflush_r+0x92>
 800a7e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a7e6:	89a3      	ldrh	r3, [r4, #12]
 800a7e8:	0759      	lsls	r1, r3, #29
 800a7ea:	d505      	bpl.n	800a7f8 <__sflush_r+0x44>
 800a7ec:	6863      	ldr	r3, [r4, #4]
 800a7ee:	1ad2      	subs	r2, r2, r3
 800a7f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a7f2:	b10b      	cbz	r3, 800a7f8 <__sflush_r+0x44>
 800a7f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a7f6:	1ad2      	subs	r2, r2, r3
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a7fc:	6a21      	ldr	r1, [r4, #32]
 800a7fe:	4628      	mov	r0, r5
 800a800:	47b0      	blx	r6
 800a802:	1c43      	adds	r3, r0, #1
 800a804:	89a3      	ldrh	r3, [r4, #12]
 800a806:	d106      	bne.n	800a816 <__sflush_r+0x62>
 800a808:	6829      	ldr	r1, [r5, #0]
 800a80a:	291d      	cmp	r1, #29
 800a80c:	d82b      	bhi.n	800a866 <__sflush_r+0xb2>
 800a80e:	4a2a      	ldr	r2, [pc, #168]	@ (800a8b8 <__sflush_r+0x104>)
 800a810:	40ca      	lsrs	r2, r1
 800a812:	07d6      	lsls	r6, r2, #31
 800a814:	d527      	bpl.n	800a866 <__sflush_r+0xb2>
 800a816:	2200      	movs	r2, #0
 800a818:	6062      	str	r2, [r4, #4]
 800a81a:	04d9      	lsls	r1, r3, #19
 800a81c:	6922      	ldr	r2, [r4, #16]
 800a81e:	6022      	str	r2, [r4, #0]
 800a820:	d504      	bpl.n	800a82c <__sflush_r+0x78>
 800a822:	1c42      	adds	r2, r0, #1
 800a824:	d101      	bne.n	800a82a <__sflush_r+0x76>
 800a826:	682b      	ldr	r3, [r5, #0]
 800a828:	b903      	cbnz	r3, 800a82c <__sflush_r+0x78>
 800a82a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a82c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a82e:	602f      	str	r7, [r5, #0]
 800a830:	b1b9      	cbz	r1, 800a862 <__sflush_r+0xae>
 800a832:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a836:	4299      	cmp	r1, r3
 800a838:	d002      	beq.n	800a840 <__sflush_r+0x8c>
 800a83a:	4628      	mov	r0, r5
 800a83c:	f7fe fa34 	bl	8008ca8 <_free_r>
 800a840:	2300      	movs	r3, #0
 800a842:	6363      	str	r3, [r4, #52]	@ 0x34
 800a844:	e00d      	b.n	800a862 <__sflush_r+0xae>
 800a846:	2301      	movs	r3, #1
 800a848:	4628      	mov	r0, r5
 800a84a:	47b0      	blx	r6
 800a84c:	4602      	mov	r2, r0
 800a84e:	1c50      	adds	r0, r2, #1
 800a850:	d1c9      	bne.n	800a7e6 <__sflush_r+0x32>
 800a852:	682b      	ldr	r3, [r5, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d0c6      	beq.n	800a7e6 <__sflush_r+0x32>
 800a858:	2b1d      	cmp	r3, #29
 800a85a:	d001      	beq.n	800a860 <__sflush_r+0xac>
 800a85c:	2b16      	cmp	r3, #22
 800a85e:	d11e      	bne.n	800a89e <__sflush_r+0xea>
 800a860:	602f      	str	r7, [r5, #0]
 800a862:	2000      	movs	r0, #0
 800a864:	e022      	b.n	800a8ac <__sflush_r+0xf8>
 800a866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a86a:	b21b      	sxth	r3, r3
 800a86c:	e01b      	b.n	800a8a6 <__sflush_r+0xf2>
 800a86e:	690f      	ldr	r7, [r1, #16]
 800a870:	2f00      	cmp	r7, #0
 800a872:	d0f6      	beq.n	800a862 <__sflush_r+0xae>
 800a874:	0793      	lsls	r3, r2, #30
 800a876:	680e      	ldr	r6, [r1, #0]
 800a878:	bf08      	it	eq
 800a87a:	694b      	ldreq	r3, [r1, #20]
 800a87c:	600f      	str	r7, [r1, #0]
 800a87e:	bf18      	it	ne
 800a880:	2300      	movne	r3, #0
 800a882:	eba6 0807 	sub.w	r8, r6, r7
 800a886:	608b      	str	r3, [r1, #8]
 800a888:	f1b8 0f00 	cmp.w	r8, #0
 800a88c:	dde9      	ble.n	800a862 <__sflush_r+0xae>
 800a88e:	6a21      	ldr	r1, [r4, #32]
 800a890:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a892:	4643      	mov	r3, r8
 800a894:	463a      	mov	r2, r7
 800a896:	4628      	mov	r0, r5
 800a898:	47b0      	blx	r6
 800a89a:	2800      	cmp	r0, #0
 800a89c:	dc08      	bgt.n	800a8b0 <__sflush_r+0xfc>
 800a89e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8a6:	81a3      	strh	r3, [r4, #12]
 800a8a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8b0:	4407      	add	r7, r0
 800a8b2:	eba8 0800 	sub.w	r8, r8, r0
 800a8b6:	e7e7      	b.n	800a888 <__sflush_r+0xd4>
 800a8b8:	20400001 	.word	0x20400001

0800a8bc <_fflush_r>:
 800a8bc:	b538      	push	{r3, r4, r5, lr}
 800a8be:	690b      	ldr	r3, [r1, #16]
 800a8c0:	4605      	mov	r5, r0
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	b913      	cbnz	r3, 800a8cc <_fflush_r+0x10>
 800a8c6:	2500      	movs	r5, #0
 800a8c8:	4628      	mov	r0, r5
 800a8ca:	bd38      	pop	{r3, r4, r5, pc}
 800a8cc:	b118      	cbz	r0, 800a8d6 <_fflush_r+0x1a>
 800a8ce:	6a03      	ldr	r3, [r0, #32]
 800a8d0:	b90b      	cbnz	r3, 800a8d6 <_fflush_r+0x1a>
 800a8d2:	f7fd fa39 	bl	8007d48 <__sinit>
 800a8d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d0f3      	beq.n	800a8c6 <_fflush_r+0xa>
 800a8de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a8e0:	07d0      	lsls	r0, r2, #31
 800a8e2:	d404      	bmi.n	800a8ee <_fflush_r+0x32>
 800a8e4:	0599      	lsls	r1, r3, #22
 800a8e6:	d402      	bmi.n	800a8ee <_fflush_r+0x32>
 800a8e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8ea:	f7fd fb7c 	bl	8007fe6 <__retarget_lock_acquire_recursive>
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	4621      	mov	r1, r4
 800a8f2:	f7ff ff5f 	bl	800a7b4 <__sflush_r>
 800a8f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8f8:	07da      	lsls	r2, r3, #31
 800a8fa:	4605      	mov	r5, r0
 800a8fc:	d4e4      	bmi.n	800a8c8 <_fflush_r+0xc>
 800a8fe:	89a3      	ldrh	r3, [r4, #12]
 800a900:	059b      	lsls	r3, r3, #22
 800a902:	d4e1      	bmi.n	800a8c8 <_fflush_r+0xc>
 800a904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a906:	f7fd fb6f 	bl	8007fe8 <__retarget_lock_release_recursive>
 800a90a:	e7dd      	b.n	800a8c8 <_fflush_r+0xc>

0800a90c <memmove>:
 800a90c:	4288      	cmp	r0, r1
 800a90e:	b510      	push	{r4, lr}
 800a910:	eb01 0402 	add.w	r4, r1, r2
 800a914:	d902      	bls.n	800a91c <memmove+0x10>
 800a916:	4284      	cmp	r4, r0
 800a918:	4623      	mov	r3, r4
 800a91a:	d807      	bhi.n	800a92c <memmove+0x20>
 800a91c:	1e43      	subs	r3, r0, #1
 800a91e:	42a1      	cmp	r1, r4
 800a920:	d008      	beq.n	800a934 <memmove+0x28>
 800a922:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a926:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a92a:	e7f8      	b.n	800a91e <memmove+0x12>
 800a92c:	4402      	add	r2, r0
 800a92e:	4601      	mov	r1, r0
 800a930:	428a      	cmp	r2, r1
 800a932:	d100      	bne.n	800a936 <memmove+0x2a>
 800a934:	bd10      	pop	{r4, pc}
 800a936:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a93a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a93e:	e7f7      	b.n	800a930 <memmove+0x24>

0800a940 <strncmp>:
 800a940:	b510      	push	{r4, lr}
 800a942:	b16a      	cbz	r2, 800a960 <strncmp+0x20>
 800a944:	3901      	subs	r1, #1
 800a946:	1884      	adds	r4, r0, r2
 800a948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a94c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a950:	429a      	cmp	r2, r3
 800a952:	d103      	bne.n	800a95c <strncmp+0x1c>
 800a954:	42a0      	cmp	r0, r4
 800a956:	d001      	beq.n	800a95c <strncmp+0x1c>
 800a958:	2a00      	cmp	r2, #0
 800a95a:	d1f5      	bne.n	800a948 <strncmp+0x8>
 800a95c:	1ad0      	subs	r0, r2, r3
 800a95e:	bd10      	pop	{r4, pc}
 800a960:	4610      	mov	r0, r2
 800a962:	e7fc      	b.n	800a95e <strncmp+0x1e>

0800a964 <_sbrk_r>:
 800a964:	b538      	push	{r3, r4, r5, lr}
 800a966:	4d06      	ldr	r5, [pc, #24]	@ (800a980 <_sbrk_r+0x1c>)
 800a968:	2300      	movs	r3, #0
 800a96a:	4604      	mov	r4, r0
 800a96c:	4608      	mov	r0, r1
 800a96e:	602b      	str	r3, [r5, #0]
 800a970:	f7f7 f84a 	bl	8001a08 <_sbrk>
 800a974:	1c43      	adds	r3, r0, #1
 800a976:	d102      	bne.n	800a97e <_sbrk_r+0x1a>
 800a978:	682b      	ldr	r3, [r5, #0]
 800a97a:	b103      	cbz	r3, 800a97e <_sbrk_r+0x1a>
 800a97c:	6023      	str	r3, [r4, #0]
 800a97e:	bd38      	pop	{r3, r4, r5, pc}
 800a980:	2000055c 	.word	0x2000055c

0800a984 <memcpy>:
 800a984:	440a      	add	r2, r1
 800a986:	4291      	cmp	r1, r2
 800a988:	f100 33ff 	add.w	r3, r0, #4294967295
 800a98c:	d100      	bne.n	800a990 <memcpy+0xc>
 800a98e:	4770      	bx	lr
 800a990:	b510      	push	{r4, lr}
 800a992:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a996:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a99a:	4291      	cmp	r1, r2
 800a99c:	d1f9      	bne.n	800a992 <memcpy+0xe>
 800a99e:	bd10      	pop	{r4, pc}

0800a9a0 <nan>:
 800a9a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a9a8 <nan+0x8>
 800a9a4:	4770      	bx	lr
 800a9a6:	bf00      	nop
 800a9a8:	00000000 	.word	0x00000000
 800a9ac:	7ff80000 	.word	0x7ff80000

0800a9b0 <__assert_func>:
 800a9b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9b2:	4614      	mov	r4, r2
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	4b09      	ldr	r3, [pc, #36]	@ (800a9dc <__assert_func+0x2c>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4605      	mov	r5, r0
 800a9bc:	68d8      	ldr	r0, [r3, #12]
 800a9be:	b14c      	cbz	r4, 800a9d4 <__assert_func+0x24>
 800a9c0:	4b07      	ldr	r3, [pc, #28]	@ (800a9e0 <__assert_func+0x30>)
 800a9c2:	9100      	str	r1, [sp, #0]
 800a9c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9c8:	4906      	ldr	r1, [pc, #24]	@ (800a9e4 <__assert_func+0x34>)
 800a9ca:	462b      	mov	r3, r5
 800a9cc:	f000 fba8 	bl	800b120 <fiprintf>
 800a9d0:	f000 fbb8 	bl	800b144 <abort>
 800a9d4:	4b04      	ldr	r3, [pc, #16]	@ (800a9e8 <__assert_func+0x38>)
 800a9d6:	461c      	mov	r4, r3
 800a9d8:	e7f3      	b.n	800a9c2 <__assert_func+0x12>
 800a9da:	bf00      	nop
 800a9dc:	2000002c 	.word	0x2000002c
 800a9e0:	0800b826 	.word	0x0800b826
 800a9e4:	0800b833 	.word	0x0800b833
 800a9e8:	0800b861 	.word	0x0800b861

0800a9ec <_calloc_r>:
 800a9ec:	b570      	push	{r4, r5, r6, lr}
 800a9ee:	fba1 5402 	umull	r5, r4, r1, r2
 800a9f2:	b934      	cbnz	r4, 800aa02 <_calloc_r+0x16>
 800a9f4:	4629      	mov	r1, r5
 800a9f6:	f7fe f9cb 	bl	8008d90 <_malloc_r>
 800a9fa:	4606      	mov	r6, r0
 800a9fc:	b928      	cbnz	r0, 800aa0a <_calloc_r+0x1e>
 800a9fe:	4630      	mov	r0, r6
 800aa00:	bd70      	pop	{r4, r5, r6, pc}
 800aa02:	220c      	movs	r2, #12
 800aa04:	6002      	str	r2, [r0, #0]
 800aa06:	2600      	movs	r6, #0
 800aa08:	e7f9      	b.n	800a9fe <_calloc_r+0x12>
 800aa0a:	462a      	mov	r2, r5
 800aa0c:	4621      	mov	r1, r4
 800aa0e:	f7fd fa6c 	bl	8007eea <memset>
 800aa12:	e7f4      	b.n	800a9fe <_calloc_r+0x12>

0800aa14 <rshift>:
 800aa14:	6903      	ldr	r3, [r0, #16]
 800aa16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aa1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aa22:	f100 0414 	add.w	r4, r0, #20
 800aa26:	dd45      	ble.n	800aab4 <rshift+0xa0>
 800aa28:	f011 011f 	ands.w	r1, r1, #31
 800aa2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aa30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aa34:	d10c      	bne.n	800aa50 <rshift+0x3c>
 800aa36:	f100 0710 	add.w	r7, r0, #16
 800aa3a:	4629      	mov	r1, r5
 800aa3c:	42b1      	cmp	r1, r6
 800aa3e:	d334      	bcc.n	800aaaa <rshift+0x96>
 800aa40:	1a9b      	subs	r3, r3, r2
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	1eea      	subs	r2, r5, #3
 800aa46:	4296      	cmp	r6, r2
 800aa48:	bf38      	it	cc
 800aa4a:	2300      	movcc	r3, #0
 800aa4c:	4423      	add	r3, r4
 800aa4e:	e015      	b.n	800aa7c <rshift+0x68>
 800aa50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aa54:	f1c1 0820 	rsb	r8, r1, #32
 800aa58:	40cf      	lsrs	r7, r1
 800aa5a:	f105 0e04 	add.w	lr, r5, #4
 800aa5e:	46a1      	mov	r9, r4
 800aa60:	4576      	cmp	r6, lr
 800aa62:	46f4      	mov	ip, lr
 800aa64:	d815      	bhi.n	800aa92 <rshift+0x7e>
 800aa66:	1a9a      	subs	r2, r3, r2
 800aa68:	0092      	lsls	r2, r2, #2
 800aa6a:	3a04      	subs	r2, #4
 800aa6c:	3501      	adds	r5, #1
 800aa6e:	42ae      	cmp	r6, r5
 800aa70:	bf38      	it	cc
 800aa72:	2200      	movcc	r2, #0
 800aa74:	18a3      	adds	r3, r4, r2
 800aa76:	50a7      	str	r7, [r4, r2]
 800aa78:	b107      	cbz	r7, 800aa7c <rshift+0x68>
 800aa7a:	3304      	adds	r3, #4
 800aa7c:	1b1a      	subs	r2, r3, r4
 800aa7e:	42a3      	cmp	r3, r4
 800aa80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aa84:	bf08      	it	eq
 800aa86:	2300      	moveq	r3, #0
 800aa88:	6102      	str	r2, [r0, #16]
 800aa8a:	bf08      	it	eq
 800aa8c:	6143      	streq	r3, [r0, #20]
 800aa8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa92:	f8dc c000 	ldr.w	ip, [ip]
 800aa96:	fa0c fc08 	lsl.w	ip, ip, r8
 800aa9a:	ea4c 0707 	orr.w	r7, ip, r7
 800aa9e:	f849 7b04 	str.w	r7, [r9], #4
 800aaa2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aaa6:	40cf      	lsrs	r7, r1
 800aaa8:	e7da      	b.n	800aa60 <rshift+0x4c>
 800aaaa:	f851 cb04 	ldr.w	ip, [r1], #4
 800aaae:	f847 cf04 	str.w	ip, [r7, #4]!
 800aab2:	e7c3      	b.n	800aa3c <rshift+0x28>
 800aab4:	4623      	mov	r3, r4
 800aab6:	e7e1      	b.n	800aa7c <rshift+0x68>

0800aab8 <__hexdig_fun>:
 800aab8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800aabc:	2b09      	cmp	r3, #9
 800aabe:	d802      	bhi.n	800aac6 <__hexdig_fun+0xe>
 800aac0:	3820      	subs	r0, #32
 800aac2:	b2c0      	uxtb	r0, r0
 800aac4:	4770      	bx	lr
 800aac6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800aaca:	2b05      	cmp	r3, #5
 800aacc:	d801      	bhi.n	800aad2 <__hexdig_fun+0x1a>
 800aace:	3847      	subs	r0, #71	@ 0x47
 800aad0:	e7f7      	b.n	800aac2 <__hexdig_fun+0xa>
 800aad2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800aad6:	2b05      	cmp	r3, #5
 800aad8:	d801      	bhi.n	800aade <__hexdig_fun+0x26>
 800aada:	3827      	subs	r0, #39	@ 0x27
 800aadc:	e7f1      	b.n	800aac2 <__hexdig_fun+0xa>
 800aade:	2000      	movs	r0, #0
 800aae0:	4770      	bx	lr
	...

0800aae4 <__gethex>:
 800aae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae8:	b085      	sub	sp, #20
 800aaea:	468a      	mov	sl, r1
 800aaec:	9302      	str	r3, [sp, #8]
 800aaee:	680b      	ldr	r3, [r1, #0]
 800aaf0:	9001      	str	r0, [sp, #4]
 800aaf2:	4690      	mov	r8, r2
 800aaf4:	1c9c      	adds	r4, r3, #2
 800aaf6:	46a1      	mov	r9, r4
 800aaf8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aafc:	2830      	cmp	r0, #48	@ 0x30
 800aafe:	d0fa      	beq.n	800aaf6 <__gethex+0x12>
 800ab00:	eba9 0303 	sub.w	r3, r9, r3
 800ab04:	f1a3 0b02 	sub.w	fp, r3, #2
 800ab08:	f7ff ffd6 	bl	800aab8 <__hexdig_fun>
 800ab0c:	4605      	mov	r5, r0
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	d168      	bne.n	800abe4 <__gethex+0x100>
 800ab12:	49a0      	ldr	r1, [pc, #640]	@ (800ad94 <__gethex+0x2b0>)
 800ab14:	2201      	movs	r2, #1
 800ab16:	4648      	mov	r0, r9
 800ab18:	f7ff ff12 	bl	800a940 <strncmp>
 800ab1c:	4607      	mov	r7, r0
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	d167      	bne.n	800abf2 <__gethex+0x10e>
 800ab22:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ab26:	4626      	mov	r6, r4
 800ab28:	f7ff ffc6 	bl	800aab8 <__hexdig_fun>
 800ab2c:	2800      	cmp	r0, #0
 800ab2e:	d062      	beq.n	800abf6 <__gethex+0x112>
 800ab30:	4623      	mov	r3, r4
 800ab32:	7818      	ldrb	r0, [r3, #0]
 800ab34:	2830      	cmp	r0, #48	@ 0x30
 800ab36:	4699      	mov	r9, r3
 800ab38:	f103 0301 	add.w	r3, r3, #1
 800ab3c:	d0f9      	beq.n	800ab32 <__gethex+0x4e>
 800ab3e:	f7ff ffbb 	bl	800aab8 <__hexdig_fun>
 800ab42:	fab0 f580 	clz	r5, r0
 800ab46:	096d      	lsrs	r5, r5, #5
 800ab48:	f04f 0b01 	mov.w	fp, #1
 800ab4c:	464a      	mov	r2, r9
 800ab4e:	4616      	mov	r6, r2
 800ab50:	3201      	adds	r2, #1
 800ab52:	7830      	ldrb	r0, [r6, #0]
 800ab54:	f7ff ffb0 	bl	800aab8 <__hexdig_fun>
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	d1f8      	bne.n	800ab4e <__gethex+0x6a>
 800ab5c:	498d      	ldr	r1, [pc, #564]	@ (800ad94 <__gethex+0x2b0>)
 800ab5e:	2201      	movs	r2, #1
 800ab60:	4630      	mov	r0, r6
 800ab62:	f7ff feed 	bl	800a940 <strncmp>
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d13f      	bne.n	800abea <__gethex+0x106>
 800ab6a:	b944      	cbnz	r4, 800ab7e <__gethex+0x9a>
 800ab6c:	1c74      	adds	r4, r6, #1
 800ab6e:	4622      	mov	r2, r4
 800ab70:	4616      	mov	r6, r2
 800ab72:	3201      	adds	r2, #1
 800ab74:	7830      	ldrb	r0, [r6, #0]
 800ab76:	f7ff ff9f 	bl	800aab8 <__hexdig_fun>
 800ab7a:	2800      	cmp	r0, #0
 800ab7c:	d1f8      	bne.n	800ab70 <__gethex+0x8c>
 800ab7e:	1ba4      	subs	r4, r4, r6
 800ab80:	00a7      	lsls	r7, r4, #2
 800ab82:	7833      	ldrb	r3, [r6, #0]
 800ab84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ab88:	2b50      	cmp	r3, #80	@ 0x50
 800ab8a:	d13e      	bne.n	800ac0a <__gethex+0x126>
 800ab8c:	7873      	ldrb	r3, [r6, #1]
 800ab8e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ab90:	d033      	beq.n	800abfa <__gethex+0x116>
 800ab92:	2b2d      	cmp	r3, #45	@ 0x2d
 800ab94:	d034      	beq.n	800ac00 <__gethex+0x11c>
 800ab96:	1c71      	adds	r1, r6, #1
 800ab98:	2400      	movs	r4, #0
 800ab9a:	7808      	ldrb	r0, [r1, #0]
 800ab9c:	f7ff ff8c 	bl	800aab8 <__hexdig_fun>
 800aba0:	1e43      	subs	r3, r0, #1
 800aba2:	b2db      	uxtb	r3, r3
 800aba4:	2b18      	cmp	r3, #24
 800aba6:	d830      	bhi.n	800ac0a <__gethex+0x126>
 800aba8:	f1a0 0210 	sub.w	r2, r0, #16
 800abac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800abb0:	f7ff ff82 	bl	800aab8 <__hexdig_fun>
 800abb4:	f100 3cff 	add.w	ip, r0, #4294967295
 800abb8:	fa5f fc8c 	uxtb.w	ip, ip
 800abbc:	f1bc 0f18 	cmp.w	ip, #24
 800abc0:	f04f 030a 	mov.w	r3, #10
 800abc4:	d91e      	bls.n	800ac04 <__gethex+0x120>
 800abc6:	b104      	cbz	r4, 800abca <__gethex+0xe6>
 800abc8:	4252      	negs	r2, r2
 800abca:	4417      	add	r7, r2
 800abcc:	f8ca 1000 	str.w	r1, [sl]
 800abd0:	b1ed      	cbz	r5, 800ac0e <__gethex+0x12a>
 800abd2:	f1bb 0f00 	cmp.w	fp, #0
 800abd6:	bf0c      	ite	eq
 800abd8:	2506      	moveq	r5, #6
 800abda:	2500      	movne	r5, #0
 800abdc:	4628      	mov	r0, r5
 800abde:	b005      	add	sp, #20
 800abe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe4:	2500      	movs	r5, #0
 800abe6:	462c      	mov	r4, r5
 800abe8:	e7b0      	b.n	800ab4c <__gethex+0x68>
 800abea:	2c00      	cmp	r4, #0
 800abec:	d1c7      	bne.n	800ab7e <__gethex+0x9a>
 800abee:	4627      	mov	r7, r4
 800abf0:	e7c7      	b.n	800ab82 <__gethex+0x9e>
 800abf2:	464e      	mov	r6, r9
 800abf4:	462f      	mov	r7, r5
 800abf6:	2501      	movs	r5, #1
 800abf8:	e7c3      	b.n	800ab82 <__gethex+0x9e>
 800abfa:	2400      	movs	r4, #0
 800abfc:	1cb1      	adds	r1, r6, #2
 800abfe:	e7cc      	b.n	800ab9a <__gethex+0xb6>
 800ac00:	2401      	movs	r4, #1
 800ac02:	e7fb      	b.n	800abfc <__gethex+0x118>
 800ac04:	fb03 0002 	mla	r0, r3, r2, r0
 800ac08:	e7ce      	b.n	800aba8 <__gethex+0xc4>
 800ac0a:	4631      	mov	r1, r6
 800ac0c:	e7de      	b.n	800abcc <__gethex+0xe8>
 800ac0e:	eba6 0309 	sub.w	r3, r6, r9
 800ac12:	3b01      	subs	r3, #1
 800ac14:	4629      	mov	r1, r5
 800ac16:	2b07      	cmp	r3, #7
 800ac18:	dc0a      	bgt.n	800ac30 <__gethex+0x14c>
 800ac1a:	9801      	ldr	r0, [sp, #4]
 800ac1c:	f7fe f944 	bl	8008ea8 <_Balloc>
 800ac20:	4604      	mov	r4, r0
 800ac22:	b940      	cbnz	r0, 800ac36 <__gethex+0x152>
 800ac24:	4b5c      	ldr	r3, [pc, #368]	@ (800ad98 <__gethex+0x2b4>)
 800ac26:	4602      	mov	r2, r0
 800ac28:	21e4      	movs	r1, #228	@ 0xe4
 800ac2a:	485c      	ldr	r0, [pc, #368]	@ (800ad9c <__gethex+0x2b8>)
 800ac2c:	f7ff fec0 	bl	800a9b0 <__assert_func>
 800ac30:	3101      	adds	r1, #1
 800ac32:	105b      	asrs	r3, r3, #1
 800ac34:	e7ef      	b.n	800ac16 <__gethex+0x132>
 800ac36:	f100 0a14 	add.w	sl, r0, #20
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	4655      	mov	r5, sl
 800ac3e:	469b      	mov	fp, r3
 800ac40:	45b1      	cmp	r9, r6
 800ac42:	d337      	bcc.n	800acb4 <__gethex+0x1d0>
 800ac44:	f845 bb04 	str.w	fp, [r5], #4
 800ac48:	eba5 050a 	sub.w	r5, r5, sl
 800ac4c:	10ad      	asrs	r5, r5, #2
 800ac4e:	6125      	str	r5, [r4, #16]
 800ac50:	4658      	mov	r0, fp
 800ac52:	f7fe fa1b 	bl	800908c <__hi0bits>
 800ac56:	016d      	lsls	r5, r5, #5
 800ac58:	f8d8 6000 	ldr.w	r6, [r8]
 800ac5c:	1a2d      	subs	r5, r5, r0
 800ac5e:	42b5      	cmp	r5, r6
 800ac60:	dd54      	ble.n	800ad0c <__gethex+0x228>
 800ac62:	1bad      	subs	r5, r5, r6
 800ac64:	4629      	mov	r1, r5
 800ac66:	4620      	mov	r0, r4
 800ac68:	f7fe fda7 	bl	80097ba <__any_on>
 800ac6c:	4681      	mov	r9, r0
 800ac6e:	b178      	cbz	r0, 800ac90 <__gethex+0x1ac>
 800ac70:	1e6b      	subs	r3, r5, #1
 800ac72:	1159      	asrs	r1, r3, #5
 800ac74:	f003 021f 	and.w	r2, r3, #31
 800ac78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ac7c:	f04f 0901 	mov.w	r9, #1
 800ac80:	fa09 f202 	lsl.w	r2, r9, r2
 800ac84:	420a      	tst	r2, r1
 800ac86:	d003      	beq.n	800ac90 <__gethex+0x1ac>
 800ac88:	454b      	cmp	r3, r9
 800ac8a:	dc36      	bgt.n	800acfa <__gethex+0x216>
 800ac8c:	f04f 0902 	mov.w	r9, #2
 800ac90:	4629      	mov	r1, r5
 800ac92:	4620      	mov	r0, r4
 800ac94:	f7ff febe 	bl	800aa14 <rshift>
 800ac98:	442f      	add	r7, r5
 800ac9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac9e:	42bb      	cmp	r3, r7
 800aca0:	da42      	bge.n	800ad28 <__gethex+0x244>
 800aca2:	9801      	ldr	r0, [sp, #4]
 800aca4:	4621      	mov	r1, r4
 800aca6:	f7fe f93f 	bl	8008f28 <_Bfree>
 800acaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acac:	2300      	movs	r3, #0
 800acae:	6013      	str	r3, [r2, #0]
 800acb0:	25a3      	movs	r5, #163	@ 0xa3
 800acb2:	e793      	b.n	800abdc <__gethex+0xf8>
 800acb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800acb8:	2a2e      	cmp	r2, #46	@ 0x2e
 800acba:	d012      	beq.n	800ace2 <__gethex+0x1fe>
 800acbc:	2b20      	cmp	r3, #32
 800acbe:	d104      	bne.n	800acca <__gethex+0x1e6>
 800acc0:	f845 bb04 	str.w	fp, [r5], #4
 800acc4:	f04f 0b00 	mov.w	fp, #0
 800acc8:	465b      	mov	r3, fp
 800acca:	7830      	ldrb	r0, [r6, #0]
 800accc:	9303      	str	r3, [sp, #12]
 800acce:	f7ff fef3 	bl	800aab8 <__hexdig_fun>
 800acd2:	9b03      	ldr	r3, [sp, #12]
 800acd4:	f000 000f 	and.w	r0, r0, #15
 800acd8:	4098      	lsls	r0, r3
 800acda:	ea4b 0b00 	orr.w	fp, fp, r0
 800acde:	3304      	adds	r3, #4
 800ace0:	e7ae      	b.n	800ac40 <__gethex+0x15c>
 800ace2:	45b1      	cmp	r9, r6
 800ace4:	d8ea      	bhi.n	800acbc <__gethex+0x1d8>
 800ace6:	492b      	ldr	r1, [pc, #172]	@ (800ad94 <__gethex+0x2b0>)
 800ace8:	9303      	str	r3, [sp, #12]
 800acea:	2201      	movs	r2, #1
 800acec:	4630      	mov	r0, r6
 800acee:	f7ff fe27 	bl	800a940 <strncmp>
 800acf2:	9b03      	ldr	r3, [sp, #12]
 800acf4:	2800      	cmp	r0, #0
 800acf6:	d1e1      	bne.n	800acbc <__gethex+0x1d8>
 800acf8:	e7a2      	b.n	800ac40 <__gethex+0x15c>
 800acfa:	1ea9      	subs	r1, r5, #2
 800acfc:	4620      	mov	r0, r4
 800acfe:	f7fe fd5c 	bl	80097ba <__any_on>
 800ad02:	2800      	cmp	r0, #0
 800ad04:	d0c2      	beq.n	800ac8c <__gethex+0x1a8>
 800ad06:	f04f 0903 	mov.w	r9, #3
 800ad0a:	e7c1      	b.n	800ac90 <__gethex+0x1ac>
 800ad0c:	da09      	bge.n	800ad22 <__gethex+0x23e>
 800ad0e:	1b75      	subs	r5, r6, r5
 800ad10:	4621      	mov	r1, r4
 800ad12:	9801      	ldr	r0, [sp, #4]
 800ad14:	462a      	mov	r2, r5
 800ad16:	f7fe fb17 	bl	8009348 <__lshift>
 800ad1a:	1b7f      	subs	r7, r7, r5
 800ad1c:	4604      	mov	r4, r0
 800ad1e:	f100 0a14 	add.w	sl, r0, #20
 800ad22:	f04f 0900 	mov.w	r9, #0
 800ad26:	e7b8      	b.n	800ac9a <__gethex+0x1b6>
 800ad28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ad2c:	42bd      	cmp	r5, r7
 800ad2e:	dd6f      	ble.n	800ae10 <__gethex+0x32c>
 800ad30:	1bed      	subs	r5, r5, r7
 800ad32:	42ae      	cmp	r6, r5
 800ad34:	dc34      	bgt.n	800ada0 <__gethex+0x2bc>
 800ad36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad3a:	2b02      	cmp	r3, #2
 800ad3c:	d022      	beq.n	800ad84 <__gethex+0x2a0>
 800ad3e:	2b03      	cmp	r3, #3
 800ad40:	d024      	beq.n	800ad8c <__gethex+0x2a8>
 800ad42:	2b01      	cmp	r3, #1
 800ad44:	d115      	bne.n	800ad72 <__gethex+0x28e>
 800ad46:	42ae      	cmp	r6, r5
 800ad48:	d113      	bne.n	800ad72 <__gethex+0x28e>
 800ad4a:	2e01      	cmp	r6, #1
 800ad4c:	d10b      	bne.n	800ad66 <__gethex+0x282>
 800ad4e:	9a02      	ldr	r2, [sp, #8]
 800ad50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ad54:	6013      	str	r3, [r2, #0]
 800ad56:	2301      	movs	r3, #1
 800ad58:	6123      	str	r3, [r4, #16]
 800ad5a:	f8ca 3000 	str.w	r3, [sl]
 800ad5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad60:	2562      	movs	r5, #98	@ 0x62
 800ad62:	601c      	str	r4, [r3, #0]
 800ad64:	e73a      	b.n	800abdc <__gethex+0xf8>
 800ad66:	1e71      	subs	r1, r6, #1
 800ad68:	4620      	mov	r0, r4
 800ad6a:	f7fe fd26 	bl	80097ba <__any_on>
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d1ed      	bne.n	800ad4e <__gethex+0x26a>
 800ad72:	9801      	ldr	r0, [sp, #4]
 800ad74:	4621      	mov	r1, r4
 800ad76:	f7fe f8d7 	bl	8008f28 <_Bfree>
 800ad7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	6013      	str	r3, [r2, #0]
 800ad80:	2550      	movs	r5, #80	@ 0x50
 800ad82:	e72b      	b.n	800abdc <__gethex+0xf8>
 800ad84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1f3      	bne.n	800ad72 <__gethex+0x28e>
 800ad8a:	e7e0      	b.n	800ad4e <__gethex+0x26a>
 800ad8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d1dd      	bne.n	800ad4e <__gethex+0x26a>
 800ad92:	e7ee      	b.n	800ad72 <__gethex+0x28e>
 800ad94:	0800b80b 	.word	0x0800b80b
 800ad98:	0800b7a1 	.word	0x0800b7a1
 800ad9c:	0800b862 	.word	0x0800b862
 800ada0:	1e6f      	subs	r7, r5, #1
 800ada2:	f1b9 0f00 	cmp.w	r9, #0
 800ada6:	d130      	bne.n	800ae0a <__gethex+0x326>
 800ada8:	b127      	cbz	r7, 800adb4 <__gethex+0x2d0>
 800adaa:	4639      	mov	r1, r7
 800adac:	4620      	mov	r0, r4
 800adae:	f7fe fd04 	bl	80097ba <__any_on>
 800adb2:	4681      	mov	r9, r0
 800adb4:	117a      	asrs	r2, r7, #5
 800adb6:	2301      	movs	r3, #1
 800adb8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800adbc:	f007 071f 	and.w	r7, r7, #31
 800adc0:	40bb      	lsls	r3, r7
 800adc2:	4213      	tst	r3, r2
 800adc4:	4629      	mov	r1, r5
 800adc6:	4620      	mov	r0, r4
 800adc8:	bf18      	it	ne
 800adca:	f049 0902 	orrne.w	r9, r9, #2
 800adce:	f7ff fe21 	bl	800aa14 <rshift>
 800add2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800add6:	1b76      	subs	r6, r6, r5
 800add8:	2502      	movs	r5, #2
 800adda:	f1b9 0f00 	cmp.w	r9, #0
 800adde:	d047      	beq.n	800ae70 <__gethex+0x38c>
 800ade0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ade4:	2b02      	cmp	r3, #2
 800ade6:	d015      	beq.n	800ae14 <__gethex+0x330>
 800ade8:	2b03      	cmp	r3, #3
 800adea:	d017      	beq.n	800ae1c <__gethex+0x338>
 800adec:	2b01      	cmp	r3, #1
 800adee:	d109      	bne.n	800ae04 <__gethex+0x320>
 800adf0:	f019 0f02 	tst.w	r9, #2
 800adf4:	d006      	beq.n	800ae04 <__gethex+0x320>
 800adf6:	f8da 3000 	ldr.w	r3, [sl]
 800adfa:	ea49 0903 	orr.w	r9, r9, r3
 800adfe:	f019 0f01 	tst.w	r9, #1
 800ae02:	d10e      	bne.n	800ae22 <__gethex+0x33e>
 800ae04:	f045 0510 	orr.w	r5, r5, #16
 800ae08:	e032      	b.n	800ae70 <__gethex+0x38c>
 800ae0a:	f04f 0901 	mov.w	r9, #1
 800ae0e:	e7d1      	b.n	800adb4 <__gethex+0x2d0>
 800ae10:	2501      	movs	r5, #1
 800ae12:	e7e2      	b.n	800adda <__gethex+0x2f6>
 800ae14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae16:	f1c3 0301 	rsb	r3, r3, #1
 800ae1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d0f0      	beq.n	800ae04 <__gethex+0x320>
 800ae22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae26:	f104 0314 	add.w	r3, r4, #20
 800ae2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ae2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ae32:	f04f 0c00 	mov.w	ip, #0
 800ae36:	4618      	mov	r0, r3
 800ae38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ae40:	d01b      	beq.n	800ae7a <__gethex+0x396>
 800ae42:	3201      	adds	r2, #1
 800ae44:	6002      	str	r2, [r0, #0]
 800ae46:	2d02      	cmp	r5, #2
 800ae48:	f104 0314 	add.w	r3, r4, #20
 800ae4c:	d13c      	bne.n	800aec8 <__gethex+0x3e4>
 800ae4e:	f8d8 2000 	ldr.w	r2, [r8]
 800ae52:	3a01      	subs	r2, #1
 800ae54:	42b2      	cmp	r2, r6
 800ae56:	d109      	bne.n	800ae6c <__gethex+0x388>
 800ae58:	1171      	asrs	r1, r6, #5
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ae60:	f006 061f 	and.w	r6, r6, #31
 800ae64:	fa02 f606 	lsl.w	r6, r2, r6
 800ae68:	421e      	tst	r6, r3
 800ae6a:	d13a      	bne.n	800aee2 <__gethex+0x3fe>
 800ae6c:	f045 0520 	orr.w	r5, r5, #32
 800ae70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae72:	601c      	str	r4, [r3, #0]
 800ae74:	9b02      	ldr	r3, [sp, #8]
 800ae76:	601f      	str	r7, [r3, #0]
 800ae78:	e6b0      	b.n	800abdc <__gethex+0xf8>
 800ae7a:	4299      	cmp	r1, r3
 800ae7c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ae80:	d8d9      	bhi.n	800ae36 <__gethex+0x352>
 800ae82:	68a3      	ldr	r3, [r4, #8]
 800ae84:	459b      	cmp	fp, r3
 800ae86:	db17      	blt.n	800aeb8 <__gethex+0x3d4>
 800ae88:	6861      	ldr	r1, [r4, #4]
 800ae8a:	9801      	ldr	r0, [sp, #4]
 800ae8c:	3101      	adds	r1, #1
 800ae8e:	f7fe f80b 	bl	8008ea8 <_Balloc>
 800ae92:	4681      	mov	r9, r0
 800ae94:	b918      	cbnz	r0, 800ae9e <__gethex+0x3ba>
 800ae96:	4b1a      	ldr	r3, [pc, #104]	@ (800af00 <__gethex+0x41c>)
 800ae98:	4602      	mov	r2, r0
 800ae9a:	2184      	movs	r1, #132	@ 0x84
 800ae9c:	e6c5      	b.n	800ac2a <__gethex+0x146>
 800ae9e:	6922      	ldr	r2, [r4, #16]
 800aea0:	3202      	adds	r2, #2
 800aea2:	f104 010c 	add.w	r1, r4, #12
 800aea6:	0092      	lsls	r2, r2, #2
 800aea8:	300c      	adds	r0, #12
 800aeaa:	f7ff fd6b 	bl	800a984 <memcpy>
 800aeae:	4621      	mov	r1, r4
 800aeb0:	9801      	ldr	r0, [sp, #4]
 800aeb2:	f7fe f839 	bl	8008f28 <_Bfree>
 800aeb6:	464c      	mov	r4, r9
 800aeb8:	6923      	ldr	r3, [r4, #16]
 800aeba:	1c5a      	adds	r2, r3, #1
 800aebc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aec0:	6122      	str	r2, [r4, #16]
 800aec2:	2201      	movs	r2, #1
 800aec4:	615a      	str	r2, [r3, #20]
 800aec6:	e7be      	b.n	800ae46 <__gethex+0x362>
 800aec8:	6922      	ldr	r2, [r4, #16]
 800aeca:	455a      	cmp	r2, fp
 800aecc:	dd0b      	ble.n	800aee6 <__gethex+0x402>
 800aece:	2101      	movs	r1, #1
 800aed0:	4620      	mov	r0, r4
 800aed2:	f7ff fd9f 	bl	800aa14 <rshift>
 800aed6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aeda:	3701      	adds	r7, #1
 800aedc:	42bb      	cmp	r3, r7
 800aede:	f6ff aee0 	blt.w	800aca2 <__gethex+0x1be>
 800aee2:	2501      	movs	r5, #1
 800aee4:	e7c2      	b.n	800ae6c <__gethex+0x388>
 800aee6:	f016 061f 	ands.w	r6, r6, #31
 800aeea:	d0fa      	beq.n	800aee2 <__gethex+0x3fe>
 800aeec:	4453      	add	r3, sl
 800aeee:	f1c6 0620 	rsb	r6, r6, #32
 800aef2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aef6:	f7fe f8c9 	bl	800908c <__hi0bits>
 800aefa:	42b0      	cmp	r0, r6
 800aefc:	dbe7      	blt.n	800aece <__gethex+0x3ea>
 800aefe:	e7f0      	b.n	800aee2 <__gethex+0x3fe>
 800af00:	0800b7a1 	.word	0x0800b7a1

0800af04 <L_shift>:
 800af04:	f1c2 0208 	rsb	r2, r2, #8
 800af08:	0092      	lsls	r2, r2, #2
 800af0a:	b570      	push	{r4, r5, r6, lr}
 800af0c:	f1c2 0620 	rsb	r6, r2, #32
 800af10:	6843      	ldr	r3, [r0, #4]
 800af12:	6804      	ldr	r4, [r0, #0]
 800af14:	fa03 f506 	lsl.w	r5, r3, r6
 800af18:	432c      	orrs	r4, r5
 800af1a:	40d3      	lsrs	r3, r2
 800af1c:	6004      	str	r4, [r0, #0]
 800af1e:	f840 3f04 	str.w	r3, [r0, #4]!
 800af22:	4288      	cmp	r0, r1
 800af24:	d3f4      	bcc.n	800af10 <L_shift+0xc>
 800af26:	bd70      	pop	{r4, r5, r6, pc}

0800af28 <__match>:
 800af28:	b530      	push	{r4, r5, lr}
 800af2a:	6803      	ldr	r3, [r0, #0]
 800af2c:	3301      	adds	r3, #1
 800af2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af32:	b914      	cbnz	r4, 800af3a <__match+0x12>
 800af34:	6003      	str	r3, [r0, #0]
 800af36:	2001      	movs	r0, #1
 800af38:	bd30      	pop	{r4, r5, pc}
 800af3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af3e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800af42:	2d19      	cmp	r5, #25
 800af44:	bf98      	it	ls
 800af46:	3220      	addls	r2, #32
 800af48:	42a2      	cmp	r2, r4
 800af4a:	d0f0      	beq.n	800af2e <__match+0x6>
 800af4c:	2000      	movs	r0, #0
 800af4e:	e7f3      	b.n	800af38 <__match+0x10>

0800af50 <__hexnan>:
 800af50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af54:	680b      	ldr	r3, [r1, #0]
 800af56:	6801      	ldr	r1, [r0, #0]
 800af58:	115e      	asrs	r6, r3, #5
 800af5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800af5e:	f013 031f 	ands.w	r3, r3, #31
 800af62:	b087      	sub	sp, #28
 800af64:	bf18      	it	ne
 800af66:	3604      	addne	r6, #4
 800af68:	2500      	movs	r5, #0
 800af6a:	1f37      	subs	r7, r6, #4
 800af6c:	4682      	mov	sl, r0
 800af6e:	4690      	mov	r8, r2
 800af70:	9301      	str	r3, [sp, #4]
 800af72:	f846 5c04 	str.w	r5, [r6, #-4]
 800af76:	46b9      	mov	r9, r7
 800af78:	463c      	mov	r4, r7
 800af7a:	9502      	str	r5, [sp, #8]
 800af7c:	46ab      	mov	fp, r5
 800af7e:	784a      	ldrb	r2, [r1, #1]
 800af80:	1c4b      	adds	r3, r1, #1
 800af82:	9303      	str	r3, [sp, #12]
 800af84:	b342      	cbz	r2, 800afd8 <__hexnan+0x88>
 800af86:	4610      	mov	r0, r2
 800af88:	9105      	str	r1, [sp, #20]
 800af8a:	9204      	str	r2, [sp, #16]
 800af8c:	f7ff fd94 	bl	800aab8 <__hexdig_fun>
 800af90:	2800      	cmp	r0, #0
 800af92:	d151      	bne.n	800b038 <__hexnan+0xe8>
 800af94:	9a04      	ldr	r2, [sp, #16]
 800af96:	9905      	ldr	r1, [sp, #20]
 800af98:	2a20      	cmp	r2, #32
 800af9a:	d818      	bhi.n	800afce <__hexnan+0x7e>
 800af9c:	9b02      	ldr	r3, [sp, #8]
 800af9e:	459b      	cmp	fp, r3
 800afa0:	dd13      	ble.n	800afca <__hexnan+0x7a>
 800afa2:	454c      	cmp	r4, r9
 800afa4:	d206      	bcs.n	800afb4 <__hexnan+0x64>
 800afa6:	2d07      	cmp	r5, #7
 800afa8:	dc04      	bgt.n	800afb4 <__hexnan+0x64>
 800afaa:	462a      	mov	r2, r5
 800afac:	4649      	mov	r1, r9
 800afae:	4620      	mov	r0, r4
 800afb0:	f7ff ffa8 	bl	800af04 <L_shift>
 800afb4:	4544      	cmp	r4, r8
 800afb6:	d952      	bls.n	800b05e <__hexnan+0x10e>
 800afb8:	2300      	movs	r3, #0
 800afba:	f1a4 0904 	sub.w	r9, r4, #4
 800afbe:	f844 3c04 	str.w	r3, [r4, #-4]
 800afc2:	f8cd b008 	str.w	fp, [sp, #8]
 800afc6:	464c      	mov	r4, r9
 800afc8:	461d      	mov	r5, r3
 800afca:	9903      	ldr	r1, [sp, #12]
 800afcc:	e7d7      	b.n	800af7e <__hexnan+0x2e>
 800afce:	2a29      	cmp	r2, #41	@ 0x29
 800afd0:	d157      	bne.n	800b082 <__hexnan+0x132>
 800afd2:	3102      	adds	r1, #2
 800afd4:	f8ca 1000 	str.w	r1, [sl]
 800afd8:	f1bb 0f00 	cmp.w	fp, #0
 800afdc:	d051      	beq.n	800b082 <__hexnan+0x132>
 800afde:	454c      	cmp	r4, r9
 800afe0:	d206      	bcs.n	800aff0 <__hexnan+0xa0>
 800afe2:	2d07      	cmp	r5, #7
 800afe4:	dc04      	bgt.n	800aff0 <__hexnan+0xa0>
 800afe6:	462a      	mov	r2, r5
 800afe8:	4649      	mov	r1, r9
 800afea:	4620      	mov	r0, r4
 800afec:	f7ff ff8a 	bl	800af04 <L_shift>
 800aff0:	4544      	cmp	r4, r8
 800aff2:	d936      	bls.n	800b062 <__hexnan+0x112>
 800aff4:	f1a8 0204 	sub.w	r2, r8, #4
 800aff8:	4623      	mov	r3, r4
 800affa:	f853 1b04 	ldr.w	r1, [r3], #4
 800affe:	f842 1f04 	str.w	r1, [r2, #4]!
 800b002:	429f      	cmp	r7, r3
 800b004:	d2f9      	bcs.n	800affa <__hexnan+0xaa>
 800b006:	1b3b      	subs	r3, r7, r4
 800b008:	f023 0303 	bic.w	r3, r3, #3
 800b00c:	3304      	adds	r3, #4
 800b00e:	3401      	adds	r4, #1
 800b010:	3e03      	subs	r6, #3
 800b012:	42b4      	cmp	r4, r6
 800b014:	bf88      	it	hi
 800b016:	2304      	movhi	r3, #4
 800b018:	4443      	add	r3, r8
 800b01a:	2200      	movs	r2, #0
 800b01c:	f843 2b04 	str.w	r2, [r3], #4
 800b020:	429f      	cmp	r7, r3
 800b022:	d2fb      	bcs.n	800b01c <__hexnan+0xcc>
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	b91b      	cbnz	r3, 800b030 <__hexnan+0xe0>
 800b028:	4547      	cmp	r7, r8
 800b02a:	d128      	bne.n	800b07e <__hexnan+0x12e>
 800b02c:	2301      	movs	r3, #1
 800b02e:	603b      	str	r3, [r7, #0]
 800b030:	2005      	movs	r0, #5
 800b032:	b007      	add	sp, #28
 800b034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b038:	3501      	adds	r5, #1
 800b03a:	2d08      	cmp	r5, #8
 800b03c:	f10b 0b01 	add.w	fp, fp, #1
 800b040:	dd06      	ble.n	800b050 <__hexnan+0x100>
 800b042:	4544      	cmp	r4, r8
 800b044:	d9c1      	bls.n	800afca <__hexnan+0x7a>
 800b046:	2300      	movs	r3, #0
 800b048:	f844 3c04 	str.w	r3, [r4, #-4]
 800b04c:	2501      	movs	r5, #1
 800b04e:	3c04      	subs	r4, #4
 800b050:	6822      	ldr	r2, [r4, #0]
 800b052:	f000 000f 	and.w	r0, r0, #15
 800b056:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b05a:	6020      	str	r0, [r4, #0]
 800b05c:	e7b5      	b.n	800afca <__hexnan+0x7a>
 800b05e:	2508      	movs	r5, #8
 800b060:	e7b3      	b.n	800afca <__hexnan+0x7a>
 800b062:	9b01      	ldr	r3, [sp, #4]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d0dd      	beq.n	800b024 <__hexnan+0xd4>
 800b068:	f1c3 0320 	rsb	r3, r3, #32
 800b06c:	f04f 32ff 	mov.w	r2, #4294967295
 800b070:	40da      	lsrs	r2, r3
 800b072:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b076:	4013      	ands	r3, r2
 800b078:	f846 3c04 	str.w	r3, [r6, #-4]
 800b07c:	e7d2      	b.n	800b024 <__hexnan+0xd4>
 800b07e:	3f04      	subs	r7, #4
 800b080:	e7d0      	b.n	800b024 <__hexnan+0xd4>
 800b082:	2004      	movs	r0, #4
 800b084:	e7d5      	b.n	800b032 <__hexnan+0xe2>

0800b086 <__ascii_mbtowc>:
 800b086:	b082      	sub	sp, #8
 800b088:	b901      	cbnz	r1, 800b08c <__ascii_mbtowc+0x6>
 800b08a:	a901      	add	r1, sp, #4
 800b08c:	b142      	cbz	r2, 800b0a0 <__ascii_mbtowc+0x1a>
 800b08e:	b14b      	cbz	r3, 800b0a4 <__ascii_mbtowc+0x1e>
 800b090:	7813      	ldrb	r3, [r2, #0]
 800b092:	600b      	str	r3, [r1, #0]
 800b094:	7812      	ldrb	r2, [r2, #0]
 800b096:	1e10      	subs	r0, r2, #0
 800b098:	bf18      	it	ne
 800b09a:	2001      	movne	r0, #1
 800b09c:	b002      	add	sp, #8
 800b09e:	4770      	bx	lr
 800b0a0:	4610      	mov	r0, r2
 800b0a2:	e7fb      	b.n	800b09c <__ascii_mbtowc+0x16>
 800b0a4:	f06f 0001 	mvn.w	r0, #1
 800b0a8:	e7f8      	b.n	800b09c <__ascii_mbtowc+0x16>

0800b0aa <_realloc_r>:
 800b0aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ae:	4607      	mov	r7, r0
 800b0b0:	4614      	mov	r4, r2
 800b0b2:	460d      	mov	r5, r1
 800b0b4:	b921      	cbnz	r1, 800b0c0 <_realloc_r+0x16>
 800b0b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ba:	4611      	mov	r1, r2
 800b0bc:	f7fd be68 	b.w	8008d90 <_malloc_r>
 800b0c0:	b92a      	cbnz	r2, 800b0ce <_realloc_r+0x24>
 800b0c2:	f7fd fdf1 	bl	8008ca8 <_free_r>
 800b0c6:	4625      	mov	r5, r4
 800b0c8:	4628      	mov	r0, r5
 800b0ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0ce:	f000 f840 	bl	800b152 <_malloc_usable_size_r>
 800b0d2:	4284      	cmp	r4, r0
 800b0d4:	4606      	mov	r6, r0
 800b0d6:	d802      	bhi.n	800b0de <_realloc_r+0x34>
 800b0d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0dc:	d8f4      	bhi.n	800b0c8 <_realloc_r+0x1e>
 800b0de:	4621      	mov	r1, r4
 800b0e0:	4638      	mov	r0, r7
 800b0e2:	f7fd fe55 	bl	8008d90 <_malloc_r>
 800b0e6:	4680      	mov	r8, r0
 800b0e8:	b908      	cbnz	r0, 800b0ee <_realloc_r+0x44>
 800b0ea:	4645      	mov	r5, r8
 800b0ec:	e7ec      	b.n	800b0c8 <_realloc_r+0x1e>
 800b0ee:	42b4      	cmp	r4, r6
 800b0f0:	4622      	mov	r2, r4
 800b0f2:	4629      	mov	r1, r5
 800b0f4:	bf28      	it	cs
 800b0f6:	4632      	movcs	r2, r6
 800b0f8:	f7ff fc44 	bl	800a984 <memcpy>
 800b0fc:	4629      	mov	r1, r5
 800b0fe:	4638      	mov	r0, r7
 800b100:	f7fd fdd2 	bl	8008ca8 <_free_r>
 800b104:	e7f1      	b.n	800b0ea <_realloc_r+0x40>

0800b106 <__ascii_wctomb>:
 800b106:	4603      	mov	r3, r0
 800b108:	4608      	mov	r0, r1
 800b10a:	b141      	cbz	r1, 800b11e <__ascii_wctomb+0x18>
 800b10c:	2aff      	cmp	r2, #255	@ 0xff
 800b10e:	d904      	bls.n	800b11a <__ascii_wctomb+0x14>
 800b110:	228a      	movs	r2, #138	@ 0x8a
 800b112:	601a      	str	r2, [r3, #0]
 800b114:	f04f 30ff 	mov.w	r0, #4294967295
 800b118:	4770      	bx	lr
 800b11a:	700a      	strb	r2, [r1, #0]
 800b11c:	2001      	movs	r0, #1
 800b11e:	4770      	bx	lr

0800b120 <fiprintf>:
 800b120:	b40e      	push	{r1, r2, r3}
 800b122:	b503      	push	{r0, r1, lr}
 800b124:	4601      	mov	r1, r0
 800b126:	ab03      	add	r3, sp, #12
 800b128:	4805      	ldr	r0, [pc, #20]	@ (800b140 <fiprintf+0x20>)
 800b12a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b12e:	6800      	ldr	r0, [r0, #0]
 800b130:	9301      	str	r3, [sp, #4]
 800b132:	f000 f83f 	bl	800b1b4 <_vfiprintf_r>
 800b136:	b002      	add	sp, #8
 800b138:	f85d eb04 	ldr.w	lr, [sp], #4
 800b13c:	b003      	add	sp, #12
 800b13e:	4770      	bx	lr
 800b140:	2000002c 	.word	0x2000002c

0800b144 <abort>:
 800b144:	b508      	push	{r3, lr}
 800b146:	2006      	movs	r0, #6
 800b148:	f000 fa08 	bl	800b55c <raise>
 800b14c:	2001      	movs	r0, #1
 800b14e:	f7f6 fbe3 	bl	8001918 <_exit>

0800b152 <_malloc_usable_size_r>:
 800b152:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b156:	1f18      	subs	r0, r3, #4
 800b158:	2b00      	cmp	r3, #0
 800b15a:	bfbc      	itt	lt
 800b15c:	580b      	ldrlt	r3, [r1, r0]
 800b15e:	18c0      	addlt	r0, r0, r3
 800b160:	4770      	bx	lr

0800b162 <__sfputc_r>:
 800b162:	6893      	ldr	r3, [r2, #8]
 800b164:	3b01      	subs	r3, #1
 800b166:	2b00      	cmp	r3, #0
 800b168:	b410      	push	{r4}
 800b16a:	6093      	str	r3, [r2, #8]
 800b16c:	da08      	bge.n	800b180 <__sfputc_r+0x1e>
 800b16e:	6994      	ldr	r4, [r2, #24]
 800b170:	42a3      	cmp	r3, r4
 800b172:	db01      	blt.n	800b178 <__sfputc_r+0x16>
 800b174:	290a      	cmp	r1, #10
 800b176:	d103      	bne.n	800b180 <__sfputc_r+0x1e>
 800b178:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b17c:	f000 b932 	b.w	800b3e4 <__swbuf_r>
 800b180:	6813      	ldr	r3, [r2, #0]
 800b182:	1c58      	adds	r0, r3, #1
 800b184:	6010      	str	r0, [r2, #0]
 800b186:	7019      	strb	r1, [r3, #0]
 800b188:	4608      	mov	r0, r1
 800b18a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b18e:	4770      	bx	lr

0800b190 <__sfputs_r>:
 800b190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b192:	4606      	mov	r6, r0
 800b194:	460f      	mov	r7, r1
 800b196:	4614      	mov	r4, r2
 800b198:	18d5      	adds	r5, r2, r3
 800b19a:	42ac      	cmp	r4, r5
 800b19c:	d101      	bne.n	800b1a2 <__sfputs_r+0x12>
 800b19e:	2000      	movs	r0, #0
 800b1a0:	e007      	b.n	800b1b2 <__sfputs_r+0x22>
 800b1a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1a6:	463a      	mov	r2, r7
 800b1a8:	4630      	mov	r0, r6
 800b1aa:	f7ff ffda 	bl	800b162 <__sfputc_r>
 800b1ae:	1c43      	adds	r3, r0, #1
 800b1b0:	d1f3      	bne.n	800b19a <__sfputs_r+0xa>
 800b1b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b1b4 <_vfiprintf_r>:
 800b1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	b09d      	sub	sp, #116	@ 0x74
 800b1bc:	4614      	mov	r4, r2
 800b1be:	4698      	mov	r8, r3
 800b1c0:	4606      	mov	r6, r0
 800b1c2:	b118      	cbz	r0, 800b1cc <_vfiprintf_r+0x18>
 800b1c4:	6a03      	ldr	r3, [r0, #32]
 800b1c6:	b90b      	cbnz	r3, 800b1cc <_vfiprintf_r+0x18>
 800b1c8:	f7fc fdbe 	bl	8007d48 <__sinit>
 800b1cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1ce:	07d9      	lsls	r1, r3, #31
 800b1d0:	d405      	bmi.n	800b1de <_vfiprintf_r+0x2a>
 800b1d2:	89ab      	ldrh	r3, [r5, #12]
 800b1d4:	059a      	lsls	r2, r3, #22
 800b1d6:	d402      	bmi.n	800b1de <_vfiprintf_r+0x2a>
 800b1d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1da:	f7fc ff04 	bl	8007fe6 <__retarget_lock_acquire_recursive>
 800b1de:	89ab      	ldrh	r3, [r5, #12]
 800b1e0:	071b      	lsls	r3, r3, #28
 800b1e2:	d501      	bpl.n	800b1e8 <_vfiprintf_r+0x34>
 800b1e4:	692b      	ldr	r3, [r5, #16]
 800b1e6:	b99b      	cbnz	r3, 800b210 <_vfiprintf_r+0x5c>
 800b1e8:	4629      	mov	r1, r5
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	f000 f938 	bl	800b460 <__swsetup_r>
 800b1f0:	b170      	cbz	r0, 800b210 <_vfiprintf_r+0x5c>
 800b1f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1f4:	07dc      	lsls	r4, r3, #31
 800b1f6:	d504      	bpl.n	800b202 <_vfiprintf_r+0x4e>
 800b1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1fc:	b01d      	add	sp, #116	@ 0x74
 800b1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b202:	89ab      	ldrh	r3, [r5, #12]
 800b204:	0598      	lsls	r0, r3, #22
 800b206:	d4f7      	bmi.n	800b1f8 <_vfiprintf_r+0x44>
 800b208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b20a:	f7fc feed 	bl	8007fe8 <__retarget_lock_release_recursive>
 800b20e:	e7f3      	b.n	800b1f8 <_vfiprintf_r+0x44>
 800b210:	2300      	movs	r3, #0
 800b212:	9309      	str	r3, [sp, #36]	@ 0x24
 800b214:	2320      	movs	r3, #32
 800b216:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b21a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b21e:	2330      	movs	r3, #48	@ 0x30
 800b220:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3d0 <_vfiprintf_r+0x21c>
 800b224:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b228:	f04f 0901 	mov.w	r9, #1
 800b22c:	4623      	mov	r3, r4
 800b22e:	469a      	mov	sl, r3
 800b230:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b234:	b10a      	cbz	r2, 800b23a <_vfiprintf_r+0x86>
 800b236:	2a25      	cmp	r2, #37	@ 0x25
 800b238:	d1f9      	bne.n	800b22e <_vfiprintf_r+0x7a>
 800b23a:	ebba 0b04 	subs.w	fp, sl, r4
 800b23e:	d00b      	beq.n	800b258 <_vfiprintf_r+0xa4>
 800b240:	465b      	mov	r3, fp
 800b242:	4622      	mov	r2, r4
 800b244:	4629      	mov	r1, r5
 800b246:	4630      	mov	r0, r6
 800b248:	f7ff ffa2 	bl	800b190 <__sfputs_r>
 800b24c:	3001      	adds	r0, #1
 800b24e:	f000 80a7 	beq.w	800b3a0 <_vfiprintf_r+0x1ec>
 800b252:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b254:	445a      	add	r2, fp
 800b256:	9209      	str	r2, [sp, #36]	@ 0x24
 800b258:	f89a 3000 	ldrb.w	r3, [sl]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f000 809f 	beq.w	800b3a0 <_vfiprintf_r+0x1ec>
 800b262:	2300      	movs	r3, #0
 800b264:	f04f 32ff 	mov.w	r2, #4294967295
 800b268:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b26c:	f10a 0a01 	add.w	sl, sl, #1
 800b270:	9304      	str	r3, [sp, #16]
 800b272:	9307      	str	r3, [sp, #28]
 800b274:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b278:	931a      	str	r3, [sp, #104]	@ 0x68
 800b27a:	4654      	mov	r4, sl
 800b27c:	2205      	movs	r2, #5
 800b27e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b282:	4853      	ldr	r0, [pc, #332]	@ (800b3d0 <_vfiprintf_r+0x21c>)
 800b284:	f7f4 ffac 	bl	80001e0 <memchr>
 800b288:	9a04      	ldr	r2, [sp, #16]
 800b28a:	b9d8      	cbnz	r0, 800b2c4 <_vfiprintf_r+0x110>
 800b28c:	06d1      	lsls	r1, r2, #27
 800b28e:	bf44      	itt	mi
 800b290:	2320      	movmi	r3, #32
 800b292:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b296:	0713      	lsls	r3, r2, #28
 800b298:	bf44      	itt	mi
 800b29a:	232b      	movmi	r3, #43	@ 0x2b
 800b29c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2a0:	f89a 3000 	ldrb.w	r3, [sl]
 800b2a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2a6:	d015      	beq.n	800b2d4 <_vfiprintf_r+0x120>
 800b2a8:	9a07      	ldr	r2, [sp, #28]
 800b2aa:	4654      	mov	r4, sl
 800b2ac:	2000      	movs	r0, #0
 800b2ae:	f04f 0c0a 	mov.w	ip, #10
 800b2b2:	4621      	mov	r1, r4
 800b2b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2b8:	3b30      	subs	r3, #48	@ 0x30
 800b2ba:	2b09      	cmp	r3, #9
 800b2bc:	d94b      	bls.n	800b356 <_vfiprintf_r+0x1a2>
 800b2be:	b1b0      	cbz	r0, 800b2ee <_vfiprintf_r+0x13a>
 800b2c0:	9207      	str	r2, [sp, #28]
 800b2c2:	e014      	b.n	800b2ee <_vfiprintf_r+0x13a>
 800b2c4:	eba0 0308 	sub.w	r3, r0, r8
 800b2c8:	fa09 f303 	lsl.w	r3, r9, r3
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	9304      	str	r3, [sp, #16]
 800b2d0:	46a2      	mov	sl, r4
 800b2d2:	e7d2      	b.n	800b27a <_vfiprintf_r+0xc6>
 800b2d4:	9b03      	ldr	r3, [sp, #12]
 800b2d6:	1d19      	adds	r1, r3, #4
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	9103      	str	r1, [sp, #12]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	bfbb      	ittet	lt
 800b2e0:	425b      	neglt	r3, r3
 800b2e2:	f042 0202 	orrlt.w	r2, r2, #2
 800b2e6:	9307      	strge	r3, [sp, #28]
 800b2e8:	9307      	strlt	r3, [sp, #28]
 800b2ea:	bfb8      	it	lt
 800b2ec:	9204      	strlt	r2, [sp, #16]
 800b2ee:	7823      	ldrb	r3, [r4, #0]
 800b2f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2f2:	d10a      	bne.n	800b30a <_vfiprintf_r+0x156>
 800b2f4:	7863      	ldrb	r3, [r4, #1]
 800b2f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2f8:	d132      	bne.n	800b360 <_vfiprintf_r+0x1ac>
 800b2fa:	9b03      	ldr	r3, [sp, #12]
 800b2fc:	1d1a      	adds	r2, r3, #4
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	9203      	str	r2, [sp, #12]
 800b302:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b306:	3402      	adds	r4, #2
 800b308:	9305      	str	r3, [sp, #20]
 800b30a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3e0 <_vfiprintf_r+0x22c>
 800b30e:	7821      	ldrb	r1, [r4, #0]
 800b310:	2203      	movs	r2, #3
 800b312:	4650      	mov	r0, sl
 800b314:	f7f4 ff64 	bl	80001e0 <memchr>
 800b318:	b138      	cbz	r0, 800b32a <_vfiprintf_r+0x176>
 800b31a:	9b04      	ldr	r3, [sp, #16]
 800b31c:	eba0 000a 	sub.w	r0, r0, sl
 800b320:	2240      	movs	r2, #64	@ 0x40
 800b322:	4082      	lsls	r2, r0
 800b324:	4313      	orrs	r3, r2
 800b326:	3401      	adds	r4, #1
 800b328:	9304      	str	r3, [sp, #16]
 800b32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b32e:	4829      	ldr	r0, [pc, #164]	@ (800b3d4 <_vfiprintf_r+0x220>)
 800b330:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b334:	2206      	movs	r2, #6
 800b336:	f7f4 ff53 	bl	80001e0 <memchr>
 800b33a:	2800      	cmp	r0, #0
 800b33c:	d03f      	beq.n	800b3be <_vfiprintf_r+0x20a>
 800b33e:	4b26      	ldr	r3, [pc, #152]	@ (800b3d8 <_vfiprintf_r+0x224>)
 800b340:	bb1b      	cbnz	r3, 800b38a <_vfiprintf_r+0x1d6>
 800b342:	9b03      	ldr	r3, [sp, #12]
 800b344:	3307      	adds	r3, #7
 800b346:	f023 0307 	bic.w	r3, r3, #7
 800b34a:	3308      	adds	r3, #8
 800b34c:	9303      	str	r3, [sp, #12]
 800b34e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b350:	443b      	add	r3, r7
 800b352:	9309      	str	r3, [sp, #36]	@ 0x24
 800b354:	e76a      	b.n	800b22c <_vfiprintf_r+0x78>
 800b356:	fb0c 3202 	mla	r2, ip, r2, r3
 800b35a:	460c      	mov	r4, r1
 800b35c:	2001      	movs	r0, #1
 800b35e:	e7a8      	b.n	800b2b2 <_vfiprintf_r+0xfe>
 800b360:	2300      	movs	r3, #0
 800b362:	3401      	adds	r4, #1
 800b364:	9305      	str	r3, [sp, #20]
 800b366:	4619      	mov	r1, r3
 800b368:	f04f 0c0a 	mov.w	ip, #10
 800b36c:	4620      	mov	r0, r4
 800b36e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b372:	3a30      	subs	r2, #48	@ 0x30
 800b374:	2a09      	cmp	r2, #9
 800b376:	d903      	bls.n	800b380 <_vfiprintf_r+0x1cc>
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d0c6      	beq.n	800b30a <_vfiprintf_r+0x156>
 800b37c:	9105      	str	r1, [sp, #20]
 800b37e:	e7c4      	b.n	800b30a <_vfiprintf_r+0x156>
 800b380:	fb0c 2101 	mla	r1, ip, r1, r2
 800b384:	4604      	mov	r4, r0
 800b386:	2301      	movs	r3, #1
 800b388:	e7f0      	b.n	800b36c <_vfiprintf_r+0x1b8>
 800b38a:	ab03      	add	r3, sp, #12
 800b38c:	9300      	str	r3, [sp, #0]
 800b38e:	462a      	mov	r2, r5
 800b390:	4b12      	ldr	r3, [pc, #72]	@ (800b3dc <_vfiprintf_r+0x228>)
 800b392:	a904      	add	r1, sp, #16
 800b394:	4630      	mov	r0, r6
 800b396:	f7fb fe87 	bl	80070a8 <_printf_float>
 800b39a:	4607      	mov	r7, r0
 800b39c:	1c78      	adds	r0, r7, #1
 800b39e:	d1d6      	bne.n	800b34e <_vfiprintf_r+0x19a>
 800b3a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3a2:	07d9      	lsls	r1, r3, #31
 800b3a4:	d405      	bmi.n	800b3b2 <_vfiprintf_r+0x1fe>
 800b3a6:	89ab      	ldrh	r3, [r5, #12]
 800b3a8:	059a      	lsls	r2, r3, #22
 800b3aa:	d402      	bmi.n	800b3b2 <_vfiprintf_r+0x1fe>
 800b3ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3ae:	f7fc fe1b 	bl	8007fe8 <__retarget_lock_release_recursive>
 800b3b2:	89ab      	ldrh	r3, [r5, #12]
 800b3b4:	065b      	lsls	r3, r3, #25
 800b3b6:	f53f af1f 	bmi.w	800b1f8 <_vfiprintf_r+0x44>
 800b3ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3bc:	e71e      	b.n	800b1fc <_vfiprintf_r+0x48>
 800b3be:	ab03      	add	r3, sp, #12
 800b3c0:	9300      	str	r3, [sp, #0]
 800b3c2:	462a      	mov	r2, r5
 800b3c4:	4b05      	ldr	r3, [pc, #20]	@ (800b3dc <_vfiprintf_r+0x228>)
 800b3c6:	a904      	add	r1, sp, #16
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	f7fc f905 	bl	80075d8 <_printf_i>
 800b3ce:	e7e4      	b.n	800b39a <_vfiprintf_r+0x1e6>
 800b3d0:	0800b80d 	.word	0x0800b80d
 800b3d4:	0800b817 	.word	0x0800b817
 800b3d8:	080070a9 	.word	0x080070a9
 800b3dc:	0800b191 	.word	0x0800b191
 800b3e0:	0800b813 	.word	0x0800b813

0800b3e4 <__swbuf_r>:
 800b3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3e6:	460e      	mov	r6, r1
 800b3e8:	4614      	mov	r4, r2
 800b3ea:	4605      	mov	r5, r0
 800b3ec:	b118      	cbz	r0, 800b3f6 <__swbuf_r+0x12>
 800b3ee:	6a03      	ldr	r3, [r0, #32]
 800b3f0:	b90b      	cbnz	r3, 800b3f6 <__swbuf_r+0x12>
 800b3f2:	f7fc fca9 	bl	8007d48 <__sinit>
 800b3f6:	69a3      	ldr	r3, [r4, #24]
 800b3f8:	60a3      	str	r3, [r4, #8]
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	071a      	lsls	r2, r3, #28
 800b3fe:	d501      	bpl.n	800b404 <__swbuf_r+0x20>
 800b400:	6923      	ldr	r3, [r4, #16]
 800b402:	b943      	cbnz	r3, 800b416 <__swbuf_r+0x32>
 800b404:	4621      	mov	r1, r4
 800b406:	4628      	mov	r0, r5
 800b408:	f000 f82a 	bl	800b460 <__swsetup_r>
 800b40c:	b118      	cbz	r0, 800b416 <__swbuf_r+0x32>
 800b40e:	f04f 37ff 	mov.w	r7, #4294967295
 800b412:	4638      	mov	r0, r7
 800b414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b416:	6823      	ldr	r3, [r4, #0]
 800b418:	6922      	ldr	r2, [r4, #16]
 800b41a:	1a98      	subs	r0, r3, r2
 800b41c:	6963      	ldr	r3, [r4, #20]
 800b41e:	b2f6      	uxtb	r6, r6
 800b420:	4283      	cmp	r3, r0
 800b422:	4637      	mov	r7, r6
 800b424:	dc05      	bgt.n	800b432 <__swbuf_r+0x4e>
 800b426:	4621      	mov	r1, r4
 800b428:	4628      	mov	r0, r5
 800b42a:	f7ff fa47 	bl	800a8bc <_fflush_r>
 800b42e:	2800      	cmp	r0, #0
 800b430:	d1ed      	bne.n	800b40e <__swbuf_r+0x2a>
 800b432:	68a3      	ldr	r3, [r4, #8]
 800b434:	3b01      	subs	r3, #1
 800b436:	60a3      	str	r3, [r4, #8]
 800b438:	6823      	ldr	r3, [r4, #0]
 800b43a:	1c5a      	adds	r2, r3, #1
 800b43c:	6022      	str	r2, [r4, #0]
 800b43e:	701e      	strb	r6, [r3, #0]
 800b440:	6962      	ldr	r2, [r4, #20]
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	429a      	cmp	r2, r3
 800b446:	d004      	beq.n	800b452 <__swbuf_r+0x6e>
 800b448:	89a3      	ldrh	r3, [r4, #12]
 800b44a:	07db      	lsls	r3, r3, #31
 800b44c:	d5e1      	bpl.n	800b412 <__swbuf_r+0x2e>
 800b44e:	2e0a      	cmp	r6, #10
 800b450:	d1df      	bne.n	800b412 <__swbuf_r+0x2e>
 800b452:	4621      	mov	r1, r4
 800b454:	4628      	mov	r0, r5
 800b456:	f7ff fa31 	bl	800a8bc <_fflush_r>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	d0d9      	beq.n	800b412 <__swbuf_r+0x2e>
 800b45e:	e7d6      	b.n	800b40e <__swbuf_r+0x2a>

0800b460 <__swsetup_r>:
 800b460:	b538      	push	{r3, r4, r5, lr}
 800b462:	4b29      	ldr	r3, [pc, #164]	@ (800b508 <__swsetup_r+0xa8>)
 800b464:	4605      	mov	r5, r0
 800b466:	6818      	ldr	r0, [r3, #0]
 800b468:	460c      	mov	r4, r1
 800b46a:	b118      	cbz	r0, 800b474 <__swsetup_r+0x14>
 800b46c:	6a03      	ldr	r3, [r0, #32]
 800b46e:	b90b      	cbnz	r3, 800b474 <__swsetup_r+0x14>
 800b470:	f7fc fc6a 	bl	8007d48 <__sinit>
 800b474:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b478:	0719      	lsls	r1, r3, #28
 800b47a:	d422      	bmi.n	800b4c2 <__swsetup_r+0x62>
 800b47c:	06da      	lsls	r2, r3, #27
 800b47e:	d407      	bmi.n	800b490 <__swsetup_r+0x30>
 800b480:	2209      	movs	r2, #9
 800b482:	602a      	str	r2, [r5, #0]
 800b484:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b488:	81a3      	strh	r3, [r4, #12]
 800b48a:	f04f 30ff 	mov.w	r0, #4294967295
 800b48e:	e033      	b.n	800b4f8 <__swsetup_r+0x98>
 800b490:	0758      	lsls	r0, r3, #29
 800b492:	d512      	bpl.n	800b4ba <__swsetup_r+0x5a>
 800b494:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b496:	b141      	cbz	r1, 800b4aa <__swsetup_r+0x4a>
 800b498:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b49c:	4299      	cmp	r1, r3
 800b49e:	d002      	beq.n	800b4a6 <__swsetup_r+0x46>
 800b4a0:	4628      	mov	r0, r5
 800b4a2:	f7fd fc01 	bl	8008ca8 <_free_r>
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4aa:	89a3      	ldrh	r3, [r4, #12]
 800b4ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b4b0:	81a3      	strh	r3, [r4, #12]
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	6063      	str	r3, [r4, #4]
 800b4b6:	6923      	ldr	r3, [r4, #16]
 800b4b8:	6023      	str	r3, [r4, #0]
 800b4ba:	89a3      	ldrh	r3, [r4, #12]
 800b4bc:	f043 0308 	orr.w	r3, r3, #8
 800b4c0:	81a3      	strh	r3, [r4, #12]
 800b4c2:	6923      	ldr	r3, [r4, #16]
 800b4c4:	b94b      	cbnz	r3, 800b4da <__swsetup_r+0x7a>
 800b4c6:	89a3      	ldrh	r3, [r4, #12]
 800b4c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b4cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4d0:	d003      	beq.n	800b4da <__swsetup_r+0x7a>
 800b4d2:	4621      	mov	r1, r4
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	f000 f883 	bl	800b5e0 <__smakebuf_r>
 800b4da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4de:	f013 0201 	ands.w	r2, r3, #1
 800b4e2:	d00a      	beq.n	800b4fa <__swsetup_r+0x9a>
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	60a2      	str	r2, [r4, #8]
 800b4e8:	6962      	ldr	r2, [r4, #20]
 800b4ea:	4252      	negs	r2, r2
 800b4ec:	61a2      	str	r2, [r4, #24]
 800b4ee:	6922      	ldr	r2, [r4, #16]
 800b4f0:	b942      	cbnz	r2, 800b504 <__swsetup_r+0xa4>
 800b4f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b4f6:	d1c5      	bne.n	800b484 <__swsetup_r+0x24>
 800b4f8:	bd38      	pop	{r3, r4, r5, pc}
 800b4fa:	0799      	lsls	r1, r3, #30
 800b4fc:	bf58      	it	pl
 800b4fe:	6962      	ldrpl	r2, [r4, #20]
 800b500:	60a2      	str	r2, [r4, #8]
 800b502:	e7f4      	b.n	800b4ee <__swsetup_r+0x8e>
 800b504:	2000      	movs	r0, #0
 800b506:	e7f7      	b.n	800b4f8 <__swsetup_r+0x98>
 800b508:	2000002c 	.word	0x2000002c

0800b50c <_raise_r>:
 800b50c:	291f      	cmp	r1, #31
 800b50e:	b538      	push	{r3, r4, r5, lr}
 800b510:	4605      	mov	r5, r0
 800b512:	460c      	mov	r4, r1
 800b514:	d904      	bls.n	800b520 <_raise_r+0x14>
 800b516:	2316      	movs	r3, #22
 800b518:	6003      	str	r3, [r0, #0]
 800b51a:	f04f 30ff 	mov.w	r0, #4294967295
 800b51e:	bd38      	pop	{r3, r4, r5, pc}
 800b520:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b522:	b112      	cbz	r2, 800b52a <_raise_r+0x1e>
 800b524:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b528:	b94b      	cbnz	r3, 800b53e <_raise_r+0x32>
 800b52a:	4628      	mov	r0, r5
 800b52c:	f000 f830 	bl	800b590 <_getpid_r>
 800b530:	4622      	mov	r2, r4
 800b532:	4601      	mov	r1, r0
 800b534:	4628      	mov	r0, r5
 800b536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b53a:	f000 b817 	b.w	800b56c <_kill_r>
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d00a      	beq.n	800b558 <_raise_r+0x4c>
 800b542:	1c59      	adds	r1, r3, #1
 800b544:	d103      	bne.n	800b54e <_raise_r+0x42>
 800b546:	2316      	movs	r3, #22
 800b548:	6003      	str	r3, [r0, #0]
 800b54a:	2001      	movs	r0, #1
 800b54c:	e7e7      	b.n	800b51e <_raise_r+0x12>
 800b54e:	2100      	movs	r1, #0
 800b550:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b554:	4620      	mov	r0, r4
 800b556:	4798      	blx	r3
 800b558:	2000      	movs	r0, #0
 800b55a:	e7e0      	b.n	800b51e <_raise_r+0x12>

0800b55c <raise>:
 800b55c:	4b02      	ldr	r3, [pc, #8]	@ (800b568 <raise+0xc>)
 800b55e:	4601      	mov	r1, r0
 800b560:	6818      	ldr	r0, [r3, #0]
 800b562:	f7ff bfd3 	b.w	800b50c <_raise_r>
 800b566:	bf00      	nop
 800b568:	2000002c 	.word	0x2000002c

0800b56c <_kill_r>:
 800b56c:	b538      	push	{r3, r4, r5, lr}
 800b56e:	4d07      	ldr	r5, [pc, #28]	@ (800b58c <_kill_r+0x20>)
 800b570:	2300      	movs	r3, #0
 800b572:	4604      	mov	r4, r0
 800b574:	4608      	mov	r0, r1
 800b576:	4611      	mov	r1, r2
 800b578:	602b      	str	r3, [r5, #0]
 800b57a:	f7f6 f9bd 	bl	80018f8 <_kill>
 800b57e:	1c43      	adds	r3, r0, #1
 800b580:	d102      	bne.n	800b588 <_kill_r+0x1c>
 800b582:	682b      	ldr	r3, [r5, #0]
 800b584:	b103      	cbz	r3, 800b588 <_kill_r+0x1c>
 800b586:	6023      	str	r3, [r4, #0]
 800b588:	bd38      	pop	{r3, r4, r5, pc}
 800b58a:	bf00      	nop
 800b58c:	2000055c 	.word	0x2000055c

0800b590 <_getpid_r>:
 800b590:	f7f6 b9aa 	b.w	80018e8 <_getpid>

0800b594 <__swhatbuf_r>:
 800b594:	b570      	push	{r4, r5, r6, lr}
 800b596:	460c      	mov	r4, r1
 800b598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b59c:	2900      	cmp	r1, #0
 800b59e:	b096      	sub	sp, #88	@ 0x58
 800b5a0:	4615      	mov	r5, r2
 800b5a2:	461e      	mov	r6, r3
 800b5a4:	da0d      	bge.n	800b5c2 <__swhatbuf_r+0x2e>
 800b5a6:	89a3      	ldrh	r3, [r4, #12]
 800b5a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b5ac:	f04f 0100 	mov.w	r1, #0
 800b5b0:	bf14      	ite	ne
 800b5b2:	2340      	movne	r3, #64	@ 0x40
 800b5b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b5b8:	2000      	movs	r0, #0
 800b5ba:	6031      	str	r1, [r6, #0]
 800b5bc:	602b      	str	r3, [r5, #0]
 800b5be:	b016      	add	sp, #88	@ 0x58
 800b5c0:	bd70      	pop	{r4, r5, r6, pc}
 800b5c2:	466a      	mov	r2, sp
 800b5c4:	f000 f848 	bl	800b658 <_fstat_r>
 800b5c8:	2800      	cmp	r0, #0
 800b5ca:	dbec      	blt.n	800b5a6 <__swhatbuf_r+0x12>
 800b5cc:	9901      	ldr	r1, [sp, #4]
 800b5ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b5d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b5d6:	4259      	negs	r1, r3
 800b5d8:	4159      	adcs	r1, r3
 800b5da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b5de:	e7eb      	b.n	800b5b8 <__swhatbuf_r+0x24>

0800b5e0 <__smakebuf_r>:
 800b5e0:	898b      	ldrh	r3, [r1, #12]
 800b5e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5e4:	079d      	lsls	r5, r3, #30
 800b5e6:	4606      	mov	r6, r0
 800b5e8:	460c      	mov	r4, r1
 800b5ea:	d507      	bpl.n	800b5fc <__smakebuf_r+0x1c>
 800b5ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	6123      	str	r3, [r4, #16]
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	6163      	str	r3, [r4, #20]
 800b5f8:	b003      	add	sp, #12
 800b5fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5fc:	ab01      	add	r3, sp, #4
 800b5fe:	466a      	mov	r2, sp
 800b600:	f7ff ffc8 	bl	800b594 <__swhatbuf_r>
 800b604:	9f00      	ldr	r7, [sp, #0]
 800b606:	4605      	mov	r5, r0
 800b608:	4639      	mov	r1, r7
 800b60a:	4630      	mov	r0, r6
 800b60c:	f7fd fbc0 	bl	8008d90 <_malloc_r>
 800b610:	b948      	cbnz	r0, 800b626 <__smakebuf_r+0x46>
 800b612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b616:	059a      	lsls	r2, r3, #22
 800b618:	d4ee      	bmi.n	800b5f8 <__smakebuf_r+0x18>
 800b61a:	f023 0303 	bic.w	r3, r3, #3
 800b61e:	f043 0302 	orr.w	r3, r3, #2
 800b622:	81a3      	strh	r3, [r4, #12]
 800b624:	e7e2      	b.n	800b5ec <__smakebuf_r+0xc>
 800b626:	89a3      	ldrh	r3, [r4, #12]
 800b628:	6020      	str	r0, [r4, #0]
 800b62a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b62e:	81a3      	strh	r3, [r4, #12]
 800b630:	9b01      	ldr	r3, [sp, #4]
 800b632:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b636:	b15b      	cbz	r3, 800b650 <__smakebuf_r+0x70>
 800b638:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b63c:	4630      	mov	r0, r6
 800b63e:	f000 f81d 	bl	800b67c <_isatty_r>
 800b642:	b128      	cbz	r0, 800b650 <__smakebuf_r+0x70>
 800b644:	89a3      	ldrh	r3, [r4, #12]
 800b646:	f023 0303 	bic.w	r3, r3, #3
 800b64a:	f043 0301 	orr.w	r3, r3, #1
 800b64e:	81a3      	strh	r3, [r4, #12]
 800b650:	89a3      	ldrh	r3, [r4, #12]
 800b652:	431d      	orrs	r5, r3
 800b654:	81a5      	strh	r5, [r4, #12]
 800b656:	e7cf      	b.n	800b5f8 <__smakebuf_r+0x18>

0800b658 <_fstat_r>:
 800b658:	b538      	push	{r3, r4, r5, lr}
 800b65a:	4d07      	ldr	r5, [pc, #28]	@ (800b678 <_fstat_r+0x20>)
 800b65c:	2300      	movs	r3, #0
 800b65e:	4604      	mov	r4, r0
 800b660:	4608      	mov	r0, r1
 800b662:	4611      	mov	r1, r2
 800b664:	602b      	str	r3, [r5, #0]
 800b666:	f7f6 f9a7 	bl	80019b8 <_fstat>
 800b66a:	1c43      	adds	r3, r0, #1
 800b66c:	d102      	bne.n	800b674 <_fstat_r+0x1c>
 800b66e:	682b      	ldr	r3, [r5, #0]
 800b670:	b103      	cbz	r3, 800b674 <_fstat_r+0x1c>
 800b672:	6023      	str	r3, [r4, #0]
 800b674:	bd38      	pop	{r3, r4, r5, pc}
 800b676:	bf00      	nop
 800b678:	2000055c 	.word	0x2000055c

0800b67c <_isatty_r>:
 800b67c:	b538      	push	{r3, r4, r5, lr}
 800b67e:	4d06      	ldr	r5, [pc, #24]	@ (800b698 <_isatty_r+0x1c>)
 800b680:	2300      	movs	r3, #0
 800b682:	4604      	mov	r4, r0
 800b684:	4608      	mov	r0, r1
 800b686:	602b      	str	r3, [r5, #0]
 800b688:	f7f6 f9a6 	bl	80019d8 <_isatty>
 800b68c:	1c43      	adds	r3, r0, #1
 800b68e:	d102      	bne.n	800b696 <_isatty_r+0x1a>
 800b690:	682b      	ldr	r3, [r5, #0]
 800b692:	b103      	cbz	r3, 800b696 <_isatty_r+0x1a>
 800b694:	6023      	str	r3, [r4, #0]
 800b696:	bd38      	pop	{r3, r4, r5, pc}
 800b698:	2000055c 	.word	0x2000055c

0800b69c <_init>:
 800b69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69e:	bf00      	nop
 800b6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6a2:	bc08      	pop	{r3}
 800b6a4:	469e      	mov	lr, r3
 800b6a6:	4770      	bx	lr

0800b6a8 <_fini>:
 800b6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6aa:	bf00      	nop
 800b6ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ae:	bc08      	pop	{r3}
 800b6b0:	469e      	mov	lr, r3
 800b6b2:	4770      	bx	lr
