// Seed: 2716195264
module module_0 (
    input  tri0 id_0,
    output wire id_1
    , id_7,
    input  wand id_2,
    input  wand id_3,
    input  tri1 id_4,
    output tri0 id_5
);
  wire id_8, id_9;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output logic id_4,
    input wor id_5,
    output wire id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    output wor id_12,
    input uwire id_13
);
  wire id_15;
  wire id_16;
  wire id_17;
  always_ff @(posedge 1 == 1, posedge 1) id_4 <= 1;
  module_0(
      id_0, id_12, id_3, id_5, id_1, id_6
  );
endmodule
