Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan  2 16:59:52 2024
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_timing_summary_routed.rpt -pb Lab8_timing_summary_routed.pb -rpx Lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.542        0.000                      0                  567        0.128        0.000                      0                  567        4.500        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.542        0.000                      0                  474        0.128        0.000                      0                  474        4.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.256        0.000                      0                   93        0.401        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 3.436ns (52.857%)  route 3.065ns (47.143%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.249    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.572 r  A/m1/pwm_0/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.572    A/m1/pwm_0/i_/i_/i__carry__6_n_6
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[29]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y72         FDCE (Setup_fdce_C_D)        0.109    15.115    A/m1/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 3.428ns (52.799%)  route 3.065ns (47.201%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.249    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.564 r  A/m1/pwm_0/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    11.564    A/m1/pwm_0/i_/i_/i__carry__6_n_4
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[31]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y72         FDCE (Setup_fdce_C_D)        0.109    15.115    A/m1/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 3.352ns (52.240%)  route 3.065ns (47.760%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.249    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.488 r  A/m1/pwm_0/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.488    A/m1/pwm_0/i_/i_/i__carry__6_n_5
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[30]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y72         FDCE (Setup_fdce_C_D)        0.109    15.115    A/m1/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 3.332ns (52.091%)  route 3.065ns (47.909%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.249    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.468 r  A/m1/pwm_0/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    11.468    A/m1/pwm_0/i_/i_/i__carry__6_n_7
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.428    14.769    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y72         FDCE                                         r  A/m1/pwm_0/count_reg[28]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y72         FDCE (Setup_fdce_C_D)        0.109    15.115    A/m1/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 3.319ns (51.993%)  route 3.065ns (48.007%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.455 r  A/m1/pwm_0/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    11.455    A/m1/pwm_0/i_/i_/i__carry__5_n_6
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[25]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y71         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m1/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 3.311ns (51.933%)  route 3.065ns (48.067%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.447 r  A/m1/pwm_0/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    11.447    A/m1/pwm_0/i_/i_/i__carry__5_n_4
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[27]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y71         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m1/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 3.235ns (51.353%)  route 3.065ns (48.647%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.371 r  A/m1/pwm_0/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    11.371    A/m1/pwm_0/i_/i_/i__carry__5_n_5
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[26]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y71         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m1/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 3.215ns (51.198%)  route 3.065ns (48.802%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.132    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.351 r  A/m1/pwm_0/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    11.351    A/m1/pwm_0/i_/i_/i__carry__5_n_7
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.430    14.771    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y71         FDCE                                         r  A/m1/pwm_0/count_reg[24]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y71         FDCE (Setup_fdce_C_D)        0.109    15.117    A/m1/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 3.202ns (51.097%)  route 3.065ns (48.903%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.338 r  A/m1/pwm_0/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    11.338    A/m1/pwm_0/i_/i_/i__carry__4_n_6
    SLICE_X54Y70         FDCE                                         r  A/m1/pwm_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  A/m1/pwm_0/count_reg[21]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X54Y70         FDCE (Setup_fdce_C_D)        0.109    15.118    A/m1/pwm_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.194ns (51.035%)  route 3.065ns (48.966%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.551     5.072    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  A/m1/pwm_0/count_reg[4]/Q
                         net (fo=4, routed)           1.129     6.719    A/m1/pwm_0/count_reg[4]
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  A/m1/pwm_0/count1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.843    A/m1/pwm_0/count1_carry_i_8__0_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.356 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.356    A/m1/pwm_0/count1_carry_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.473 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.590 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.590    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.747 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.935     9.682    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    10.014    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.547 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.664 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.664    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.781 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.781    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.898 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.898    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.015 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.015    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.330 r  A/m1/pwm_0/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    11.330    A/m1/pwm_0/i_/i_/i__carry__4_n_4
    SLICE_X54Y70         FDCE                                         r  A/m1/pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.431    14.772    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  A/m1/pwm_0/count_reg[23]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X54Y70         FDCE (Setup_fdce_C_D)        0.109    15.118    A/m1/pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  3.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/FSM_onehot_state_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/FSM_onehot_state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.554     1.437    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X43Y81         FDRE                                         r  mouse_controller/MC1/FSM_onehot_state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mouse_controller/MC1/FSM_onehot_state_reg[31]/Q
                         net (fo=5, routed)           0.076     1.654    mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[32]_1
    SLICE_X42Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.699 r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.699    mouse_controller/MC1/Inst_Ps2Interface_n_38
    SLICE_X42Y81         FDRE                                         r  mouse_controller/MC1/FSM_onehot_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.949    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  mouse_controller/MC1/FSM_onehot_state_reg[33]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     1.571    mouse_controller/MC1/FSM_onehot_state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.648    mouse_controller/MC1/Inst_Ps2Interface/ps2_data_clean
    SLICE_X37Y85         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.952    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.071     1.511    mouse_controller/MC1/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]/Q
                         net (fo=4, routed)           0.087     1.669    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[5]
    SLICE_X37Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.714 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_3/O
                         net (fo=1, routed)           0.000     1.714    mouse_controller/MC1/Inst_Ps2Interface/plusOp__1[6]
    SLICE_X37Y86         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.952    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.092     1.545    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.847%)  route 0.132ns (41.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.556     1.439    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  mouse_controller/MC1/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mouse_controller/MC1/left_reg/Q
                         net (fo=2, routed)           0.132     1.712    mouse_controller/MC1/MOUSE_LEFT
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.048     1.760 r  mouse_controller/MC1/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    mode[1]
    SLICE_X42Y83         FDCE                                         r  mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X42Y83         FDCE                                         r  mode_reg[1]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X42Y83         FDCE (Hold_fdce_C_D)         0.131     1.584    mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.556     1.439    mouse_controller/MC1/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  mouse_controller/MC1/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mouse_controller/MC1/left_reg/Q
                         net (fo=2, routed)           0.132     1.712    mouse_controller/MC1/MOUSE_LEFT
    SLICE_X42Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.757 r  mouse_controller/MC1/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    mode[0]
    SLICE_X42Y83         FDCE                                         r  mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X42Y83         FDCE                                         r  mode_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X42Y83         FDCE (Hold_fdce_C_D)         0.120     1.573    mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.556     1.439    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.690    mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[1]
    SLICE_X37Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.735 r  mouse_controller/MC1/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.735    mouse_controller/MC1/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X37Y83         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.822     1.950    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y83         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.092     1.544    mouse_controller/MC1/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.555     1.438    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.110     1.689    mouse_controller/MC1/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.734 r  mouse_controller/MC1/Inst_Ps2Interface/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    mouse_controller/MC1/Inst_Ps2Interface/p_1_in[0]
    SLICE_X37Y82         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.821     1.949    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/frame_reg[0]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.091     1.542    mouse_controller/MC1/Inst_Ps2Interface/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.560     1.443    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  mouse_controller/MC1/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.074     1.665    mouse_controller/MC1/Inst_Ps2Interface/clk_inter
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.098     1.763 r  mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.763    mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.120     1.563    mouse_controller/MC1/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y86         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.131     1.712    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.048     1.760 r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.760    mouse_controller/MC1/Inst_Ps2Interface/plusOp__1[3]
    SLICE_X36Y86         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.824     1.952    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y86         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X36Y86         FDRE (Hold_fdre_C_D)         0.107     1.560    mouse_controller/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_controller/MC1/Inst_Ps2Interface/load_tx_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.450%)  route 0.132ns (44.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.557     1.440    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  mouse_controller/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/Q
                         net (fo=6, routed)           0.132     1.736    mouse_controller/MC1/Inst_Ps2Interface/load_tx_data
    SLICE_X37Y84         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/load_tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.823     1.951    mouse_controller/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  mouse_controller/MC1/Inst_Ps2Interface/load_tx_data_reg/C
                         clock pessimism             -0.497     1.454    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.078     1.532    mouse_controller/MC1/Inst_Ps2Interface/load_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y86   A/l_IN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y86   A/l_IN_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y57   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y59   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y59   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y60   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y60   A/m0/pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y60   A/m0/pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y60   A/m0/pwm_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   B/clk1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y78   B/clk1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   B/clk1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   B/clk1/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   B/clk1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81   mouse_controller/MC1/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y79   mouse_controller/MC1/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y79   mouse_controller/MC1/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y79   mouse_controller/MC1/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y79   mouse_controller/MC1/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57   A/m0/pwm_0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y59   A/m0/pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y59   A/m0/pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y60   A/m0/pwm_0/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y60   A/m0/pwm_0/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y60   A/m0/pwm_0/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y60   A/m0/pwm_0/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y61   A/m0/pwm_0/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y61   A/m0/pwm_0/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y61   A/m0/pwm_0/count_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.456ns (13.544%)  route 2.911ns (86.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.911     8.425    A/m1/pwm_0/rst_2
    SLICE_X54Y65         FDCE                                         f  A/m1/pwm_0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.436    14.777    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y65         FDCE                                         r  A/m1/pwm_0/count_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    A/m1/pwm_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.456ns (13.544%)  route 2.911ns (86.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.911     8.425    A/m1/pwm_0/rst_2
    SLICE_X54Y65         FDCE                                         f  A/m1/pwm_0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.436    14.777    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y65         FDCE                                         r  A/m1/pwm_0/count_reg[1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    A/m1/pwm_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.456ns (13.544%)  route 2.911ns (86.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.911     8.425    A/m1/pwm_0/rst_2
    SLICE_X54Y65         FDCE                                         f  A/m1/pwm_0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.436    14.777    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y65         FDCE                                         r  A/m1/pwm_0/count_reg[2]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    A/m1/pwm_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.456ns (13.544%)  route 2.911ns (86.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.911     8.425    A/m1/pwm_0/rst_2
    SLICE_X54Y65         FDCE                                         f  A/m1/pwm_0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.436    14.777    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y65         FDCE                                         r  A/m1/pwm_0/count_reg[3]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X54Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    A/m1/pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.456ns (14.006%)  route 2.800ns (85.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.800     8.314    B/u1/rst_2
    SLICE_X60Y85         FDCE                                         f  B/u1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.361    14.706    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.146%)  route 2.768ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.768     8.281    A/m1/pwm_0/rst_2
    SLICE_X54Y68         FDCE                                         f  A/m1/pwm_0/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y68         FDCE                                         r  A/m1/pwm_0/count_reg[12]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X54Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.677    A/m1/pwm_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.146%)  route 2.768ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.768     8.281    A/m1/pwm_0/rst_2
    SLICE_X54Y68         FDCE                                         f  A/m1/pwm_0/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y68         FDCE                                         r  A/m1/pwm_0/count_reg[13]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X54Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.677    A/m1/pwm_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.146%)  route 2.768ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.768     8.281    A/m1/pwm_0/rst_2
    SLICE_X54Y68         FDCE                                         f  A/m1/pwm_0/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y68         FDCE                                         r  A/m1/pwm_0/count_reg[14]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X54Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.677    A/m1/pwm_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.146%)  route 2.768ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.768     8.281    A/m1/pwm_0/rst_2
    SLICE_X54Y68         FDCE                                         f  A/m1/pwm_0/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.432    14.773    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y68         FDCE                                         r  A/m1/pwm_0/count_reg[15]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X54Y68         FDCE (Recov_fdce_C_CLR)     -0.319    14.677    A/m1/pwm_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.456ns (14.135%)  route 2.770ns (85.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.537     5.058    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         2.770     8.284    A/m1/pwm_0/rst_2
    SLICE_X54Y66         FDCE                                         f  A/m1/pwm_0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.435    14.776    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y66         FDCE                                         r  A/m1/pwm_0/count_reg[4]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.319    14.680    A/m1/pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.254%)  route 0.465ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.465     2.041    A/m0/pwm_0/rst_2
    SLICE_X12Y64         FDCE                                         f  A/m0/pwm_0/PWM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism             -0.249     1.707    
    SLICE_X12Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.254%)  route 0.465ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.465     2.041    A/m0/pwm_0/rst_2
    SLICE_X13Y64         FDCE                                         f  A/m0/pwm_0/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/m0/pwm_0/count_reg[28]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.254%)  route 0.465ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.465     2.041    A/m0/pwm_0/rst_2
    SLICE_X13Y64         FDCE                                         f  A/m0/pwm_0/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/m0/pwm_0/count_reg[29]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.254%)  route 0.465ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.465     2.041    A/m0/pwm_0/rst_2
    SLICE_X13Y64         FDCE                                         f  A/m0/pwm_0/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/m0/pwm_0/count_reg[30]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.254%)  route 0.465ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.465     2.041    A/m0/pwm_0/rst_2
    SLICE_X13Y64         FDCE                                         f  A/m0/pwm_0/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y64         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.039%)  route 0.529ns (78.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.529     2.104    A/m0/pwm_0/rst_2
    SLICE_X13Y63         FDCE                                         f  A/m0/pwm_0/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  A/m0/pwm_0/count_reg[24]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.039%)  route 0.529ns (78.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.529     2.104    A/m0/pwm_0/rst_2
    SLICE_X13Y63         FDCE                                         f  A/m0/pwm_0/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  A/m0/pwm_0/count_reg[25]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.039%)  route 0.529ns (78.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.529     2.104    A/m0/pwm_0/rst_2
    SLICE_X13Y63         FDCE                                         f  A/m0/pwm_0/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  A/m0/pwm_0/count_reg[26]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.039%)  route 0.529ns (78.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.529     2.104    A/m0/pwm_0/rst_2
    SLICE_X13Y63         FDCE                                         f  A/m0/pwm_0/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.828     1.956    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  A/m0/pwm_0/count_reg[27]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X13Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    A/m0/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.883%)  route 0.534ns (79.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.551     1.434    d2/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  d2/PB_one_pulse_reg/Q
                         net (fo=119, routed)         0.534     2.109    A/m0/pwm_0/rst_2
    SLICE_X13Y62         FDCE                                         f  A/m0/pwm_0/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.829     1.957    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y62         FDCE                                         r  A/m0/pwm_0/count_reg[20]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X13Y62         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    A/m0/pwm_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.493    





