Item(by='ipodopt', descendants=None, kids=[25470770, 25470715, 25469868], score=None, time=1608311489, title=None, item_type='comment', url=None, parent=25469116, text='I find that a bit surprising since my understanding is RISC-V is more minimal (has fewer higher level instructions) (ATM, that will change with extensions) then ARM.<p>This paper refutes your point and is inline with my understanding: <a href="https:&#x2F;&#x2F;carrv.github.io&#x2F;2020&#x2F;papers&#x2F;CARRV2020_paper_12_Perotti.pdf" rel="nofollow">https:&#x2F;&#x2F;carrv.github.io&#x2F;2020&#x2F;papers&#x2F;CARRV2020_paper_12_Perot...</a><p>One counter point is the simpler the ISA the more work the compiler needs to do. So x86 is may be easier to write an optimize compiler for given it does some of the work for you (despite the bloat).<p>I wonder how much benchmarks on the current ARM and RISK-V chips will change over time due to compiler improvements. ARM probably already has alot of investment in some workloads...<p>EDIT: This presentation show code size comparisons with a RISC-V extension that adds multiply&#x2F;divide and it get really close to ARM: <a href="https:&#x2F;&#x2F;riscv.org&#x2F;wp-content&#x2F;uploads&#x2F;2019&#x2F;12&#x2F;12.10-12.50a-Code-Size-of-RISC-V-versus-ARM-using-the-Embench%E2%84%A2-0.5-Benchmark-Suite-What-is-the-Cost-of-ISA-Simplicity.pdf" rel="nofollow">https:&#x2F;&#x2F;riscv.org&#x2F;wp-content&#x2F;uploads&#x2F;2019&#x2F;12&#x2F;12.10-12.50a-Co...</a>')