`timescale 1ns/1ps

///
/// Risc-V CPU Memory Access phase
///

module cpu_ma
    // Import Constants
    import consts::*;
    (
    );

endmodule
