
JogoLCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b74  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08002c80  08002c80  00012c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e2c  08002e2c  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002e2c  08002e2c  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e2c  08002e2c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e2c  08002e2c  00012e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e30  08002e30  00012e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002e34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000090  08002ec4  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  08002ec4  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d81  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001354  00000000  00000000  00023e3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000560  00000000  00000000  00025190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004a8  00000000  00000000  000256f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171a0  00000000  00000000  00025b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005fa1  00000000  00000000  0003cd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f05c  00000000  00000000  00042cd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1d35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d00  00000000  00000000  000c1d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c68 	.word	0x08002c68

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08002c68 	.word	0x08002c68

0800014c <LCDCmd>:
/********************************************************************/

/*******************************FUNCOES******************************/
/****************ENVIA UM COMANDO PARA O DISPLAY*********************/
void LCDCmd (unsigned char cmd)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
  LCD_RS_OFF;
 8000156:	2200      	movs	r2, #0
 8000158:	2108      	movs	r1, #8
 800015a:	480a      	ldr	r0, [pc, #40]	; (8000184 <LCDCmd+0x38>)
 800015c:	f001 f8ce 	bl	80012fc <HAL_GPIO_WritePin>
  sendnibble(cmd>>4);           //uso de 4 bits apenas
 8000160:	79fb      	ldrb	r3, [r7, #7]
 8000162:	091b      	lsrs	r3, r3, #4
 8000164:	b2db      	uxtb	r3, r3
 8000166:	4618      	mov	r0, r3
 8000168:	f000 f80e 	bl	8000188 <sendnibble>
  sendnibble(cmd&0x0F);         //escreve 4 bits
 800016c:	79fb      	ldrb	r3, [r7, #7]
 800016e:	f003 030f 	and.w	r3, r3, #15
 8000172:	b2db      	uxtb	r3, r3
 8000174:	4618      	mov	r0, r3
 8000176:	f000 f807 	bl	8000188 <sendnibble>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40010c00 	.word	0x40010c00

08000188 <sendnibble>:
/********************************************************************/
/***********ROTINA PARA TRABALHAR COM 4 BITS NO DISPLAY**************/
void sendnibble(unsigned char dado)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	4603      	mov	r3, r0
 8000190:	71fb      	strb	r3, [r7, #7]
  LCD_DATA_OFF;
 8000192:	2200      	movs	r2, #0
 8000194:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8000198:	481d      	ldr	r0, [pc, #116]	; (8000210 <sendnibble+0x88>)
 800019a:	f001 f8af 	bl	80012fc <HAL_GPIO_WritePin>
  if ((dado&0x01)==0x01) LCD_D0_ON;   //atualiza valor de dado
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	f003 0301 	and.w	r3, r3, #1
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d004      	beq.n	80001b2 <sendnibble+0x2a>
 80001a8:	2201      	movs	r2, #1
 80001aa:	2120      	movs	r1, #32
 80001ac:	4818      	ldr	r0, [pc, #96]	; (8000210 <sendnibble+0x88>)
 80001ae:	f001 f8a5 	bl	80012fc <HAL_GPIO_WritePin>
  if ((dado&0x02)==0x02) LCD_D1_ON;   //atualiza valor de dado
 80001b2:	79fb      	ldrb	r3, [r7, #7]
 80001b4:	f003 0302 	and.w	r3, r3, #2
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d004      	beq.n	80001c6 <sendnibble+0x3e>
 80001bc:	2201      	movs	r2, #1
 80001be:	2140      	movs	r1, #64	; 0x40
 80001c0:	4813      	ldr	r0, [pc, #76]	; (8000210 <sendnibble+0x88>)
 80001c2:	f001 f89b 	bl	80012fc <HAL_GPIO_WritePin>
  if ((dado&0x04)==0x04) LCD_D2_ON;   //atualiza valor de dado
 80001c6:	79fb      	ldrb	r3, [r7, #7]
 80001c8:	f003 0304 	and.w	r3, r3, #4
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d004      	beq.n	80001da <sendnibble+0x52>
 80001d0:	2201      	movs	r2, #1
 80001d2:	2180      	movs	r1, #128	; 0x80
 80001d4:	480e      	ldr	r0, [pc, #56]	; (8000210 <sendnibble+0x88>)
 80001d6:	f001 f891 	bl	80012fc <HAL_GPIO_WritePin>
  if ((dado&0x08)==0x08) LCD_D3_ON;   //atualiza valor de dado
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 0308 	and.w	r3, r3, #8
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d005      	beq.n	80001f0 <sendnibble+0x68>
 80001e4:	2201      	movs	r2, #1
 80001e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ea:	4809      	ldr	r0, [pc, #36]	; (8000210 <sendnibble+0x88>)
 80001ec:	f001 f886 	bl	80012fc <HAL_GPIO_WritePin>
  LCD_EN_ON;
 80001f0:	2201      	movs	r2, #1
 80001f2:	2110      	movs	r1, #16
 80001f4:	4806      	ldr	r0, [pc, #24]	; (8000210 <sendnibble+0x88>)
 80001f6:	f001 f881 	bl	80012fc <HAL_GPIO_WritePin>
  delayLCD();
 80001fa:	f000 f843 	bl	8000284 <delayLCD>
  LCD_EN_OFF;
 80001fe:	2200      	movs	r2, #0
 8000200:	2110      	movs	r1, #16
 8000202:	4803      	ldr	r0, [pc, #12]	; (8000210 <sendnibble+0x88>)
 8000204:	f001 f87a 	bl	80012fc <HAL_GPIO_WritePin>
}
 8000208:	bf00      	nop
 800020a:	3708      	adds	r7, #8
 800020c:	46bd      	mov	sp, r7
 800020e:	bd80      	pop	{r7, pc}
 8000210:	40010c00 	.word	0x40010c00

08000214 <InitLCD>:
/********************************************************************/
/******************INICIALIZA O DISPLAY******************************/
void InitLCD (void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
  LCD_EN_OFF;
 8000218:	2200      	movs	r2, #0
 800021a:	2110      	movs	r1, #16
 800021c:	4818      	ldr	r0, [pc, #96]	; (8000280 <InitLCD+0x6c>)
 800021e:	f001 f86d 	bl	80012fc <HAL_GPIO_WritePin>
  LCD_RS_OFF;
 8000222:	2200      	movs	r2, #0
 8000224:	2108      	movs	r1, #8
 8000226:	4816      	ldr	r0, [pc, #88]	; (8000280 <InitLCD+0x6c>)
 8000228:	f001 f868 	bl	80012fc <HAL_GPIO_WritePin>
  sendnibble(0x30>>4);
 800022c:	2003      	movs	r0, #3
 800022e:	f7ff ffab 	bl	8000188 <sendnibble>
  delayLCD();
 8000232:	f000 f827 	bl	8000284 <delayLCD>
  sendnibble(0x30>>4);
 8000236:	2003      	movs	r0, #3
 8000238:	f7ff ffa6 	bl	8000188 <sendnibble>
  delayLCD();
 800023c:	f000 f822 	bl	8000284 <delayLCD>
  sendnibble(0x30>>4);
 8000240:	2003      	movs	r0, #3
 8000242:	f7ff ffa1 	bl	8000188 <sendnibble>
  delayLCD();
 8000246:	f000 f81d 	bl	8000284 <delayLCD>
  sendnibble(0x20>>4);
 800024a:	2002      	movs	r0, #2
 800024c:	f7ff ff9c 	bl	8000188 <sendnibble>
  delayLCD();
 8000250:	f000 f818 	bl	8000284 <delayLCD>
  LCDCmd(0x28);
 8000254:	2028      	movs	r0, #40	; 0x28
 8000256:	f7ff ff79 	bl	800014c <LCDCmd>
  delayLCD();
 800025a:	f000 f813 	bl	8000284 <delayLCD>
  LCDCmd(0x08);
 800025e:	2008      	movs	r0, #8
 8000260:	f7ff ff74 	bl	800014c <LCDCmd>
  delayLCD();
 8000264:	f000 f80e 	bl	8000284 <delayLCD>
  LCDCmd(0x0C);
 8000268:	200c      	movs	r0, #12
 800026a:	f7ff ff6f 	bl	800014c <LCDCmd>
  delayLCD();
 800026e:	f000 f809 	bl	8000284 <delayLCD>
  LCDCmd(0x01);
 8000272:	2001      	movs	r0, #1
 8000274:	f7ff ff6a 	bl	800014c <LCDCmd>
  delayLCD();
 8000278:	f000 f804 	bl	8000284 <delayLCD>
   //Transaction end
  //dispSend(0x48, command); //Same thing, but for 0x01
  //for(i=0; i<8; i++) dispSend(cact[i], write);
  //dispSend(0x80, command);
}
 800027c:	bf00      	nop
 800027e:	bd80      	pop	{r7, pc}
 8000280:	40010c00 	.word	0x40010c00

08000284 <delayLCD>:
/********************************************************************/
/*******************ATRASO PARA CONFIGURAR O DISPLAY*****************/
void delayLCD (void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	HAL_Delay(1);
 8000288:	2001      	movs	r0, #1
 800028a:	f000 fd89 	bl	8000da0 <HAL_Delay>
}
 800028e:	bf00      	nop
 8000290:	bd80      	pop	{r7, pc}

08000292 <LCDPrintStr>:
  LCDPrintStr(dado);
}
/********************************************************************/
/*******************ENVIA UMA MENSAGEM AO DISPLAY********************/
void LCDPrintStr (char *dado)
{
 8000292:	b580      	push	{r7, lr}
 8000294:	b082      	sub	sp, #8
 8000296:	af00      	add	r7, sp, #0
 8000298:	6078      	str	r0, [r7, #4]
	while (*dado != 0)
 800029a:	e007      	b.n	80002ac <LCDPrintStr+0x1a>
	{
		LCDChar(*dado);
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 f8b7 	bl	8000414 <LCDChar>
		dado++;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	3301      	adds	r3, #1
 80002aa:	607b      	str	r3, [r7, #4]
	while (*dado != 0)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d1f3      	bne.n	800029c <LCDPrintStr+0xa>
	}
}
 80002b4:	bf00      	nop
 80002b6:	bf00      	nop
 80002b8:	3708      	adds	r7, #8
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
	...

080002c0 <LCDPrintVal>:
/********************************************************************/
/*****************ENVIA UM INTEIRO PARA O DISPLAY********************/
void LCDPrintVal (unsigned int dado)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
  if(dado>=10000) LCDChar((dado/10000)+0x30);
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	f242 720f 	movw	r2, #9999	; 0x270f
 80002ce:	4293      	cmp	r3, r2
 80002d0:	d90a      	bls.n	80002e8 <LCDPrintVal+0x28>
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	4a4b      	ldr	r2, [pc, #300]	; (8000404 <LCDPrintVal+0x144>)
 80002d6:	fba2 2303 	umull	r2, r3, r2, r3
 80002da:	0b5b      	lsrs	r3, r3, #13
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	3330      	adds	r3, #48	; 0x30
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 f896 	bl	8000414 <LCDChar>
  if(dado>=1000) LCDChar(((dado%10000)/1000)+0x30);
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80002ee:	d313      	bcc.n	8000318 <LCDPrintVal+0x58>
 80002f0:	687a      	ldr	r2, [r7, #4]
 80002f2:	4b44      	ldr	r3, [pc, #272]	; (8000404 <LCDPrintVal+0x144>)
 80002f4:	fba3 1302 	umull	r1, r3, r3, r2
 80002f8:	0b5b      	lsrs	r3, r3, #13
 80002fa:	f242 7110 	movw	r1, #10000	; 0x2710
 80002fe:	fb01 f303 	mul.w	r3, r1, r3
 8000302:	1ad3      	subs	r3, r2, r3
 8000304:	4a40      	ldr	r2, [pc, #256]	; (8000408 <LCDPrintVal+0x148>)
 8000306:	fba2 2303 	umull	r2, r3, r2, r3
 800030a:	099b      	lsrs	r3, r3, #6
 800030c:	b2db      	uxtb	r3, r3
 800030e:	3330      	adds	r3, #48	; 0x30
 8000310:	b2db      	uxtb	r3, r3
 8000312:	4618      	mov	r0, r3
 8000314:	f000 f87e 	bl	8000414 <LCDChar>
  if(dado>=100)  LCDChar((((dado%10000)%1000)/100)+0x30);
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	2b63      	cmp	r3, #99	; 0x63
 800031c:	d91c      	bls.n	8000358 <LCDPrintVal+0x98>
 800031e:	687a      	ldr	r2, [r7, #4]
 8000320:	4b38      	ldr	r3, [pc, #224]	; (8000404 <LCDPrintVal+0x144>)
 8000322:	fba3 1302 	umull	r1, r3, r3, r2
 8000326:	0b5b      	lsrs	r3, r3, #13
 8000328:	f242 7110 	movw	r1, #10000	; 0x2710
 800032c:	fb01 f303 	mul.w	r3, r1, r3
 8000330:	1ad3      	subs	r3, r2, r3
 8000332:	4a35      	ldr	r2, [pc, #212]	; (8000408 <LCDPrintVal+0x148>)
 8000334:	fba2 1203 	umull	r1, r2, r2, r3
 8000338:	0992      	lsrs	r2, r2, #6
 800033a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800033e:	fb01 f202 	mul.w	r2, r1, r2
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	4b31      	ldr	r3, [pc, #196]	; (800040c <LCDPrintVal+0x14c>)
 8000346:	fba3 2302 	umull	r2, r3, r3, r2
 800034a:	095b      	lsrs	r3, r3, #5
 800034c:	b2db      	uxtb	r3, r3
 800034e:	3330      	adds	r3, #48	; 0x30
 8000350:	b2db      	uxtb	r3, r3
 8000352:	4618      	mov	r0, r3
 8000354:	f000 f85e 	bl	8000414 <LCDChar>
  if(dado>=10)   LCDChar(((((dado%10000)%1000)%100)/10)+0x30);
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	2b09      	cmp	r3, #9
 800035c:	d924      	bls.n	80003a8 <LCDPrintVal+0xe8>
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4a28      	ldr	r2, [pc, #160]	; (8000404 <LCDPrintVal+0x144>)
 8000362:	fba2 1203 	umull	r1, r2, r2, r3
 8000366:	0b52      	lsrs	r2, r2, #13
 8000368:	f242 7110 	movw	r1, #10000	; 0x2710
 800036c:	fb01 f202 	mul.w	r2, r1, r2
 8000370:	1a9a      	subs	r2, r3, r2
 8000372:	4b25      	ldr	r3, [pc, #148]	; (8000408 <LCDPrintVal+0x148>)
 8000374:	fba3 1302 	umull	r1, r3, r3, r2
 8000378:	099b      	lsrs	r3, r3, #6
 800037a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800037e:	fb01 f303 	mul.w	r3, r1, r3
 8000382:	1ad3      	subs	r3, r2, r3
 8000384:	4a21      	ldr	r2, [pc, #132]	; (800040c <LCDPrintVal+0x14c>)
 8000386:	fba2 1203 	umull	r1, r2, r2, r3
 800038a:	0952      	lsrs	r2, r2, #5
 800038c:	2164      	movs	r1, #100	; 0x64
 800038e:	fb01 f202 	mul.w	r2, r1, r2
 8000392:	1a9a      	subs	r2, r3, r2
 8000394:	4b1e      	ldr	r3, [pc, #120]	; (8000410 <LCDPrintVal+0x150>)
 8000396:	fba3 2302 	umull	r2, r3, r3, r2
 800039a:	08db      	lsrs	r3, r3, #3
 800039c:	b2db      	uxtb	r3, r3
 800039e:	3330      	adds	r3, #48	; 0x30
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	4618      	mov	r0, r3
 80003a4:	f000 f836 	bl	8000414 <LCDChar>
  LCDChar(((((dado%10000)%1000)%100)%10)+0x30);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	4a16      	ldr	r2, [pc, #88]	; (8000404 <LCDPrintVal+0x144>)
 80003ac:	fba2 1203 	umull	r1, r2, r2, r3
 80003b0:	0b52      	lsrs	r2, r2, #13
 80003b2:	f242 7110 	movw	r1, #10000	; 0x2710
 80003b6:	fb01 f202 	mul.w	r2, r1, r2
 80003ba:	1a9a      	subs	r2, r3, r2
 80003bc:	4b12      	ldr	r3, [pc, #72]	; (8000408 <LCDPrintVal+0x148>)
 80003be:	fba3 1302 	umull	r1, r3, r3, r2
 80003c2:	099b      	lsrs	r3, r3, #6
 80003c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003c8:	fb01 f303 	mul.w	r3, r1, r3
 80003cc:	1ad3      	subs	r3, r2, r3
 80003ce:	4a0f      	ldr	r2, [pc, #60]	; (800040c <LCDPrintVal+0x14c>)
 80003d0:	fba2 1203 	umull	r1, r2, r2, r3
 80003d4:	0952      	lsrs	r2, r2, #5
 80003d6:	2164      	movs	r1, #100	; 0x64
 80003d8:	fb01 f202 	mul.w	r2, r1, r2
 80003dc:	1a9a      	subs	r2, r3, r2
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <LCDPrintVal+0x150>)
 80003e0:	fba3 1302 	umull	r1, r3, r3, r2
 80003e4:	08d9      	lsrs	r1, r3, #3
 80003e6:	460b      	mov	r3, r1
 80003e8:	009b      	lsls	r3, r3, #2
 80003ea:	440b      	add	r3, r1
 80003ec:	005b      	lsls	r3, r3, #1
 80003ee:	1ad1      	subs	r1, r2, r3
 80003f0:	b2cb      	uxtb	r3, r1
 80003f2:	3330      	adds	r3, #48	; 0x30
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	4618      	mov	r0, r3
 80003f8:	f000 f80c 	bl	8000414 <LCDChar>
}
 80003fc:	bf00      	nop
 80003fe:	3708      	adds	r7, #8
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	d1b71759 	.word	0xd1b71759
 8000408:	10624dd3 	.word	0x10624dd3
 800040c:	51eb851f 	.word	0x51eb851f
 8000410:	cccccccd 	.word	0xcccccccd

08000414 <LCDChar>:
  LCDPrintVal(dado);
}

/**********************ENVIA UM DADO AO DISPLAY**********************/
void LCDChar (unsigned char dado)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	71fb      	strb	r3, [r7, #7]
  LCD_RS_ON;
 800041e:	2201      	movs	r2, #1
 8000420:	2108      	movs	r1, #8
 8000422:	480a      	ldr	r0, [pc, #40]	; (800044c <LCDChar+0x38>)
 8000424:	f000 ff6a 	bl	80012fc <HAL_GPIO_WritePin>
  sendnibble(dado>>4);
 8000428:	79fb      	ldrb	r3, [r7, #7]
 800042a:	091b      	lsrs	r3, r3, #4
 800042c:	b2db      	uxtb	r3, r3
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff feaa 	bl	8000188 <sendnibble>
  sendnibble(dado&0x0F);
 8000434:	79fb      	ldrb	r3, [r7, #7]
 8000436:	f003 030f 	and.w	r3, r3, #15
 800043a:	b2db      	uxtb	r3, r3
 800043c:	4618      	mov	r0, r3
 800043e:	f7ff fea3 	bl	8000188 <sendnibble>
}
 8000442:	bf00      	nop
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	40010c00 	.word	0x40010c00

08000450 <LCDCursorMode>:
  sendnibble(dado&0x0F);
}
/********************************************************************/
/**********************ESCOLHE MODO CURSOR **********************/
void LCDCursorMode (unsigned char modo)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	4603      	mov	r3, r0
 8000458:	71fb      	strb	r3, [r7, #7]
  if(modo==0) LCDCmd(0x0c);   //apagado
 800045a:	79fb      	ldrb	r3, [r7, #7]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d103      	bne.n	8000468 <LCDCursorMode+0x18>
 8000460:	200c      	movs	r0, #12
 8000462:	f7ff fe73 	bl	800014c <LCDCmd>
  else if(modo==1) LCDCmd(0x0F);     //ligado
}
 8000466:	e005      	b.n	8000474 <LCDCursorMode+0x24>
  else if(modo==1) LCDCmd(0x0F);     //ligado
 8000468:	79fb      	ldrb	r3, [r7, #7]
 800046a:	2b01      	cmp	r3, #1
 800046c:	d102      	bne.n	8000474 <LCDCursorMode+0x24>
 800046e:	200f      	movs	r0, #15
 8000470:	f7ff fe6c 	bl	800014c <LCDCmd>
}
 8000474:	bf00      	nop
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}

0800047c <LCDCursorPos>:
/********************************************************************/
/**********************ESCOLHE POSICAO CURSOR **********************/
void LCDCursorPos (unsigned char col,unsigned char row)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b084      	sub	sp, #16
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	460a      	mov	r2, r1
 8000486:	71fb      	strb	r3, [r7, #7]
 8000488:	4613      	mov	r3, r2
 800048a:	71bb      	strb	r3, [r7, #6]
  unsigned char pos;
  pos=col-1;
 800048c:	79fb      	ldrb	r3, [r7, #7]
 800048e:	3b01      	subs	r3, #1
 8000490:	73fb      	strb	r3, [r7, #15]
  if (row==1)
 8000492:	79bb      	ldrb	r3, [r7, #6]
 8000494:	2b01      	cmp	r3, #1
 8000496:	d107      	bne.n	80004a8 <LCDCursorPos+0x2c>
  {
    pos=pos+0x80;
 8000498:	7bfb      	ldrb	r3, [r7, #15]
 800049a:	3b80      	subs	r3, #128	; 0x80
 800049c:	73fb      	strb	r3, [r7, #15]
    LCDCmd(pos);
 800049e:	7bfb      	ldrb	r3, [r7, #15]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f7ff fe53 	bl	800014c <LCDCmd>
  else
  {
    pos=pos+0xc0;
    LCDCmd(pos);
  }
}
 80004a6:	e006      	b.n	80004b6 <LCDCursorPos+0x3a>
    pos=pos+0xc0;
 80004a8:	7bfb      	ldrb	r3, [r7, #15]
 80004aa:	3b40      	subs	r3, #64	; 0x40
 80004ac:	73fb      	strb	r3, [r7, #15]
    LCDCmd(pos);
 80004ae:	7bfb      	ldrb	r3, [r7, #15]
 80004b0:	4618      	mov	r0, r3
 80004b2:	f7ff fe4b 	bl	800014c <LCDCmd>
}
 80004b6:	bf00      	nop
 80004b8:	3710      	adds	r7, #16
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}

080004be <createChar>:


// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, unsigned char charmap[]) {
 80004be:	b580      	push	{r7, lr}
 80004c0:	b084      	sub	sp, #16
 80004c2:	af00      	add	r7, sp, #0
 80004c4:	4603      	mov	r3, r0
 80004c6:	6039      	str	r1, [r7, #0]
 80004c8:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	f003 0307 	and.w	r3, r3, #7
 80004d0:	71fb      	strb	r3, [r7, #7]
  LCDCmd(LCD_SETCGRAMADDR | (location << 3));
 80004d2:	79fb      	ldrb	r3, [r7, #7]
 80004d4:	00db      	lsls	r3, r3, #3
 80004d6:	b25b      	sxtb	r3, r3
 80004d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004dc:	b25b      	sxtb	r3, r3
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	4618      	mov	r0, r3
 80004e2:	f7ff fe33 	bl	800014c <LCDCmd>
  for (int i=0; i<8; i++) {
 80004e6:	2300      	movs	r3, #0
 80004e8:	60fb      	str	r3, [r7, #12]
 80004ea:	e009      	b.n	8000500 <createChar+0x42>
	 LCDChar(charmap[i]);
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	683a      	ldr	r2, [r7, #0]
 80004f0:	4413      	add	r3, r2
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f7ff ff8d 	bl	8000414 <LCDChar>
  for (int i=0; i<8; i++) {
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	3301      	adds	r3, #1
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	2b07      	cmp	r3, #7
 8000504:	ddf2      	ble.n	80004ec <createChar+0x2e>
  }
}
 8000506:	bf00      	nop
 8000508:	bf00      	nop
 800050a:	3710      	adds	r7, #16
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <LCDClear>:

void LCDClear(void){
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0

	LCDCmd(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 8000514:	2001      	movs	r0, #1
 8000516:	f7ff fe19 	bl	800014c <LCDCmd>
	HAL_Delay(2);
 800051a:	2002      	movs	r0, #2
 800051c:	f000 fc40 	bl	8000da0 <HAL_Delay>
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}

08000524 <RandChar>:

void RandChar(void){
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0

	uint8_t lowerLimit = 3, upperLimit = 14;
 800052a:	2303      	movs	r3, #3
 800052c:	71fb      	strb	r3, [r7, #7]
 800052e:	230e      	movs	r3, #14
 8000530:	71bb      	strb	r3, [r7, #6]
	uint8_t col = 0, ch = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	717b      	strb	r3, [r7, #5]
 8000536:	2300      	movs	r3, #0
 8000538:	713b      	strb	r3, [r7, #4]

	srand(HAL_GetTick()); // Seed
 800053a:	f000 fc27 	bl	8000d8c <HAL_GetTick>
 800053e:	4603      	mov	r3, r0
 8000540:	4618      	mov	r0, r3
 8000542:	f001 fb25 	bl	8001b90 <srand>

	col =  lowerLimit + rand() % (upperLimit - lowerLimit);
 8000546:	f001 fb51 	bl	8001bec <rand>
 800054a:	4602      	mov	r2, r0
 800054c:	79b9      	ldrb	r1, [r7, #6]
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	1acb      	subs	r3, r1, r3
 8000552:	fb92 f1f3 	sdiv	r1, r2, r3
 8000556:	fb01 f303 	mul.w	r3, r1, r3
 800055a:	1ad3      	subs	r3, r2, r3
 800055c:	b2da      	uxtb	r2, r3
 800055e:	79fb      	ldrb	r3, [r7, #7]
 8000560:	4413      	add	r3, r2
 8000562:	717b      	strb	r3, [r7, #5]
	LCDCursorPos(col, 2);
 8000564:	797b      	ldrb	r3, [r7, #5]
 8000566:	2102      	movs	r1, #2
 8000568:	4618      	mov	r0, r3
 800056a:	f7ff ff87 	bl	800047c <LCDCursorPos>

	lowerLimit = 1;
 800056e:	2301      	movs	r3, #1
 8000570:	71fb      	strb	r3, [r7, #7]
	upperLimit = 4;
 8000572:	2304      	movs	r3, #4
 8000574:	71bb      	strb	r3, [r7, #6]

	ch =  lowerLimit + rand() % (upperLimit - lowerLimit);
 8000576:	f001 fb39 	bl	8001bec <rand>
 800057a:	4602      	mov	r2, r0
 800057c:	79b9      	ldrb	r1, [r7, #6]
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	1acb      	subs	r3, r1, r3
 8000582:	fb92 f1f3 	sdiv	r1, r2, r3
 8000586:	fb01 f303 	mul.w	r3, r1, r3
 800058a:	1ad3      	subs	r3, r2, r3
 800058c:	b2da      	uxtb	r2, r3
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	4413      	add	r3, r2
 8000592:	713b      	strb	r3, [r7, #4]
	LCDChar(ch);
 8000594:	793b      	ldrb	r3, [r7, #4]
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff ff3c 	bl	8000414 <LCDChar>
}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <DisplayStartScreen>:

void DisplayStartScreen(void) {
 80005a4:	b590      	push	{r4, r7, lr}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0

	char InitMsg [] = "Dino Game...";
 80005aa:	4b16      	ldr	r3, [pc, #88]	; (8000604 <DisplayStartScreen+0x60>)
 80005ac:	463c      	mov	r4, r7
 80005ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005b0:	c407      	stmia	r4!, {r0, r1, r2}
 80005b2:	7023      	strb	r3, [r4, #0]

	LCDCursorPos(1,1);
 80005b4:	2101      	movs	r1, #1
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff60 	bl	800047c <LCDCursorPos>
	LCDPrintStr(InitMsg);
 80005bc:	463b      	mov	r3, r7
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff fe67 	bl	8000292 <LCDPrintStr>

	LCDCursorPos(1, 2);
 80005c4:	2102      	movs	r1, #2
 80005c6:	2001      	movs	r0, #1
 80005c8:	f7ff ff58 	bl	800047c <LCDCursorPos>
	LCDChar(BLOCK);
 80005cc:	2003      	movs	r0, #3
 80005ce:	f7ff ff21 	bl	8000414 <LCDChar>

	LCDCursorPos(15, 2);
 80005d2:	2102      	movs	r1, #2
 80005d4:	200f      	movs	r0, #15
 80005d6:	f7ff ff51 	bl	800047c <LCDCursorPos>
	LCDChar(BLOCK);
 80005da:	2003      	movs	r0, #3
 80005dc:	f7ff ff1a 	bl	8000414 <LCDChar>

	LCDCursorPos(2, 2);
 80005e0:	2102      	movs	r1, #2
 80005e2:	2002      	movs	r0, #2
 80005e4:	f7ff ff4a 	bl	800047c <LCDCursorPos>
	LCDChar(DINO);
 80005e8:	2000      	movs	r0, #0
 80005ea:	f7ff ff13 	bl	8000414 <LCDChar>

	RandChar();
 80005ee:	f7ff ff99 	bl	8000524 <RandChar>
	RandChar();
 80005f2:	f7ff ff97 	bl	8000524 <RandChar>
	RandChar();
 80005f6:	f7ff ff95 	bl	8000524 <RandChar>
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd90      	pop	{r4, r7, pc}
 8000602:	bf00      	nop
 8000604:	08002c80 	.word	0x08002c80

08000608 <UpdateLcd>:

void UpdateLcd(unsigned char *runnerArea, unsigned char jump) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]

  for (uint8_t i = 0; i <= 15; i++) {
 8000614:	2300      	movs	r3, #0
 8000616:	73fb      	strb	r3, [r7, #15]
 8000618:	e00e      	b.n	8000638 <UpdateLcd+0x30>
	  LCDCursorPos(i, 2);
 800061a:	7bfb      	ldrb	r3, [r7, #15]
 800061c:	2102      	movs	r1, #2
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff ff2c 	bl	800047c <LCDCursorPos>
	  LCDChar(runnerArea[i]);
 8000624:	7bfb      	ldrb	r3, [r7, #15]
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	4413      	add	r3, r2
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff fef1 	bl	8000414 <LCDChar>
  for (uint8_t i = 0; i <= 15; i++) {
 8000632:	7bfb      	ldrb	r3, [r7, #15]
 8000634:	3301      	adds	r3, #1
 8000636:	73fb      	strb	r3, [r7, #15]
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	2b0f      	cmp	r3, #15
 800063c:	d9ed      	bls.n	800061a <UpdateLcd+0x12>
  }
  LCDCursorPos(1, 1);
 800063e:	2101      	movs	r1, #1
 8000640:	2001      	movs	r0, #1
 8000642:	f7ff ff1b 	bl	800047c <LCDCursorPos>
  LCDChar(jump);
 8000646:	78fb      	ldrb	r3, [r7, #3]
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff fee3 	bl	8000414 <LCDChar>

}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <PrintScore>:

void PrintScore(unsigned int score){
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  LCDCursorPos(4, 1);
 8000660:	2101      	movs	r1, #1
 8000662:	2004      	movs	r0, #4
 8000664:	f7ff ff0a 	bl	800047c <LCDCursorPos>
  LCDPrintStr((char*)"Score: ");
 8000668:	4806      	ldr	r0, [pc, #24]	; (8000684 <PrintScore+0x2c>)
 800066a:	f7ff fe12 	bl	8000292 <LCDPrintStr>
  LCDCursorPos(11, 1);
 800066e:	2101      	movs	r1, #1
 8000670:	200b      	movs	r0, #11
 8000672:	f7ff ff03 	bl	800047c <LCDCursorPos>
  LCDPrintVal(score);
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f7ff fe22 	bl	80002c0 <LCDPrintVal>

}
 800067c:	bf00      	nop
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	08002c90 	.word	0x08002c90

08000688 <ShowCrashScreen>:
  runnerArea[0] = BLOCK;
  runnerArea[15] = BLOCK;

}

void ShowCrashScreen(unsigned int score, unsigned int *bestScore){
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	6039      	str	r1, [r7, #0]

	LCDCursorPos(4, 1);
 8000692:	2101      	movs	r1, #1
 8000694:	2004      	movs	r0, #4
 8000696:	f7ff fef1 	bl	800047c <LCDCursorPos>
	LCDPrintStr((char*)"Game Over!");
 800069a:	4815      	ldr	r0, [pc, #84]	; (80006f0 <ShowCrashScreen+0x68>)
 800069c:	f7ff fdf9 	bl	8000292 <LCDPrintStr>
	HAL_Delay(2500);
 80006a0:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80006a4:	f000 fb7c 	bl	8000da0 <HAL_Delay>

	LCDCursorPos(4, 1);
 80006a8:	2101      	movs	r1, #1
 80006aa:	2004      	movs	r0, #4
 80006ac:	f7ff fee6 	bl	800047c <LCDCursorPos>
	LCDPrintStr((char*)"Best: ");
 80006b0:	4810      	ldr	r0, [pc, #64]	; (80006f4 <ShowCrashScreen+0x6c>)
 80006b2:	f7ff fdee 	bl	8000292 <LCDPrintStr>

	LCDCursorPos(10, 1);
 80006b6:	2101      	movs	r1, #1
 80006b8:	200a      	movs	r0, #10
 80006ba:	f7ff fedf 	bl	800047c <LCDCursorPos>
	LCDPrintStr((char*)"      ");
 80006be:	480e      	ldr	r0, [pc, #56]	; (80006f8 <ShowCrashScreen+0x70>)
 80006c0:	f7ff fde7 	bl	8000292 <LCDPrintStr>

	LCDCursorPos(10, 1);
 80006c4:	2101      	movs	r1, #1
 80006c6:	200a      	movs	r0, #10
 80006c8:	f7ff fed8 	bl	800047c <LCDCursorPos>
 /* if (EEPROMReadInt(0) <= score) { TODO implementar leitura memÃ³ria
	EEPROMWriteInt(0, score);
  }
  lcd.print(EEPROMReadInt(0));
 */
   if(score > *bestScore){
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d902      	bls.n	80006dc <ShowCrashScreen+0x54>
	   *bestScore = score;
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	601a      	str	r2, [r3, #0]
   }

   LCDPrintVal(*bestScore);
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff fded 	bl	80002c0 <LCDPrintVal>
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	08002c98 	.word	0x08002c98
 80006f4:	08002ca4 	.word	0x08002ca4
 80006f8:	08002cac 	.word	0x08002cac

080006fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_5){
 8000706:	88fb      	ldrh	r3, [r7, #6]
 8000708:	2b20      	cmp	r3, #32
 800070a:	d102      	bne.n	8000712 <HAL_GPIO_EXTI_Callback+0x16>
	  buttonPressed = true;
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <HAL_GPIO_EXTI_Callback+0x20>)
 800070e:	2201      	movs	r2, #1
 8000710:	701a      	strb	r2, [r3, #0]
  }
}
 8000712:	bf00      	nop
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr
 800071c:	200000ac 	.word	0x200000ac

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b590      	push	{r4, r7, lr}
 8000722:	b08d      	sub	sp, #52	; 0x34
 8000724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

   byte runnerArea[16] = {32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32};
 8000726:	4b71      	ldr	r3, [pc, #452]	; (80008ec <main+0x1cc>)
 8000728:	1d3c      	adds	r4, r7, #4
 800072a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800072c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   byte jump = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   uint32_t currentMillisOb = 0, jumpTime = 0, previousMillis = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	61bb      	str	r3, [r7, #24]
 800073a:	2300      	movs	r3, #0
 800073c:	62bb      	str	r3, [r7, #40]	; 0x28
 800073e:	2300      	movs	r3, #0
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
   unsigned int score = 0, bestScore = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	623b      	str	r3, [r7, #32]
 8000746:	2300      	movs	r3, #0
 8000748:	603b      	str	r3, [r7, #0]
   static bool freeze_score = false;
   const uint16_t speedOfScroller = 300;
 800074a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800074e:	82fb      	strh	r3, [r7, #22]
   const uint16_t jumpLength = 500;
 8000750:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000754:	82bb      	strh	r3, [r7, #20]
   uint8_t count = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	77fb      	strb	r3, [r7, #31]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800075a:	f000 fabf 	bl	8000cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800075e:	f000 f8d5 	bl	800090c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000762:	f000 f90f 	bl	8000984 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  InitLCD();
 8000766:	f7ff fd55 	bl	8000214 <InitLCD>
  LCDCursorMode(0);
 800076a:	2000      	movs	r0, #0
 800076c:	f7ff fe70 	bl	8000450 <LCDCursorMode>

  // create a new character
  createChar(DINO, dino); // create dino
 8000770:	495f      	ldr	r1, [pc, #380]	; (80008f0 <main+0x1d0>)
 8000772:	2000      	movs	r0, #0
 8000774:	f7ff fea3 	bl	80004be <createChar>
  createChar(CACTUS, cactus); // create cactus
 8000778:	495e      	ldr	r1, [pc, #376]	; (80008f4 <main+0x1d4>)
 800077a:	2001      	movs	r0, #1
 800077c:	f7ff fe9f 	bl	80004be <createChar>
  createChar(BIRD, bird); // create bird
 8000780:	495d      	ldr	r1, [pc, #372]	; (80008f8 <main+0x1d8>)
 8000782:	2002      	movs	r0, #2
 8000784:	f7ff fe9b 	bl	80004be <createChar>
  createChar(BLOCK, block); // create block
 8000788:	495c      	ldr	r1, [pc, #368]	; (80008fc <main+0x1dc>)
 800078a:	2003      	movs	r0, #3
 800078c:	f7ff fe97 	bl	80004be <createChar>

  DisplayStartScreen();
 8000790:	f7ff ff08 	bl	80005a4 <DisplayStartScreen>
  HAL_Delay(3000);
 8000794:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000798:	f000 fb02 	bl	8000da0 <HAL_Delay>
  LCDClear();
 800079c:	f7ff feb8 	bl	8000510 <LCDClear>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	count++;
 80007a0:	7ffb      	ldrb	r3, [r7, #31]
 80007a2:	3301      	adds	r3, #1
 80007a4:	77fb      	strb	r3, [r7, #31]
	  	count = count % 15;
 80007a6:	7ffa      	ldrb	r2, [r7, #31]
 80007a8:	4b55      	ldr	r3, [pc, #340]	; (8000900 <main+0x1e0>)
 80007aa:	fba3 1302 	umull	r1, r3, r3, r2
 80007ae:	08d9      	lsrs	r1, r3, #3
 80007b0:	460b      	mov	r3, r1
 80007b2:	011b      	lsls	r3, r3, #4
 80007b4:	1a5b      	subs	r3, r3, r1
 80007b6:	1ad3      	subs	r3, r2, r3
 80007b8:	77fb      	strb	r3, [r7, #31]
	   	currentMillisOb = HAL_GetTick();
 80007ba:	f000 fae7 	bl	8000d8c <HAL_GetTick>
 80007be:	61b8      	str	r0, [r7, #24]
		if (currentMillisOb - previousMillis >= speedOfScroller)
 80007c0:	69ba      	ldr	r2, [r7, #24]
 80007c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007c4:	1ad2      	subs	r2, r2, r3
 80007c6:	8afb      	ldrh	r3, [r7, #22]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d335      	bcc.n	8000838 <main+0x118>
		{
			  previousMillis = currentMillisOb;
 80007cc:	69bb      	ldr	r3, [r7, #24]
 80007ce:	627b      	str	r3, [r7, #36]	; 0x24

			  switch(count){
 80007d0:	7ffb      	ldrb	r3, [r7, #31]
 80007d2:	2b03      	cmp	r3, #3
 80007d4:	d00c      	beq.n	80007f0 <main+0xd0>
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	dc0d      	bgt.n	80007f6 <main+0xd6>
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d002      	beq.n	80007e4 <main+0xc4>
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d003      	beq.n	80007ea <main+0xca>
 80007e2:	e008      	b.n	80007f6 <main+0xd6>
			  	  case CACTUS:
			  		  runnerArea[15] = CACTUS;
 80007e4:	2301      	movs	r3, #1
 80007e6:	74fb      	strb	r3, [r7, #19]
			  		  break;
 80007e8:	e008      	b.n	80007fc <main+0xdc>
			  	  case BIRD:
			  		  runnerArea[15] = BIRD;
 80007ea:	2302      	movs	r3, #2
 80007ec:	74fb      	strb	r3, [r7, #19]
			  		  break;
 80007ee:	e005      	b.n	80007fc <main+0xdc>
			  	  case BLOCK:
			  		  runnerArea[15] = BLOCK;
 80007f0:	2303      	movs	r3, #3
 80007f2:	74fb      	strb	r3, [r7, #19]
			  		  break;
 80007f4:	e002      	b.n	80007fc <main+0xdc>
			  	  default:
			  		  runnerArea[15] = SPACE;
 80007f6:	2320      	movs	r3, #32
 80007f8:	74fb      	strb	r3, [r7, #19]
			  		  break;
 80007fa:	bf00      	nop
			  }
			  for (uint8_t i = 0; i <= 15; i++) {
 80007fc:	2300      	movs	r3, #0
 80007fe:	77bb      	strb	r3, [r7, #30]
 8000800:	e00d      	b.n	800081e <main+0xfe>
				runnerArea[i] = runnerArea[i + 1];
 8000802:	7fbb      	ldrb	r3, [r7, #30]
 8000804:	1c5a      	adds	r2, r3, #1
 8000806:	7fbb      	ldrb	r3, [r7, #30]
 8000808:	3230      	adds	r2, #48	; 0x30
 800080a:	443a      	add	r2, r7
 800080c:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 8000810:	3330      	adds	r3, #48	; 0x30
 8000812:	443b      	add	r3, r7
 8000814:	f803 2c2c 	strb.w	r2, [r3, #-44]
			  for (uint8_t i = 0; i <= 15; i++) {
 8000818:	7fbb      	ldrb	r3, [r7, #30]
 800081a:	3301      	adds	r3, #1
 800081c:	77bb      	strb	r3, [r7, #30]
 800081e:	7fbb      	ldrb	r3, [r7, #30]
 8000820:	2b0f      	cmp	r3, #15
 8000822:	d9ee      	bls.n	8000802 <main+0xe2>
			  }
			  if (freeze_score == false) {
 8000824:	4b37      	ldr	r3, [pc, #220]	; (8000904 <main+0x1e4>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	f083 0301 	eor.w	r3, r3, #1
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b00      	cmp	r3, #0
 8000830:	d002      	beq.n	8000838 <main+0x118>
				score++;
 8000832:	6a3b      	ldr	r3, [r7, #32]
 8000834:	3301      	adds	r3, #1
 8000836:	623b      	str	r3, [r7, #32]
			  }
		}

		if(buttonPressed == true)
 8000838:	4b33      	ldr	r3, [pc, #204]	; (8000908 <main+0x1e8>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	2b00      	cmp	r3, #0
 8000840:	d016      	beq.n	8000870 <main+0x150>
		{
			  if ((runnerArea[1] != SPACE) && (runnerArea[1] != CACTUS || runnerArea[1] != BIRD)) {
 8000842:	797b      	ldrb	r3, [r7, #5]
 8000844:	2b20      	cmp	r3, #32
 8000846:	d007      	beq.n	8000858 <main+0x138>
 8000848:	797b      	ldrb	r3, [r7, #5]
 800084a:	2b01      	cmp	r3, #1
 800084c:	d102      	bne.n	8000854 <main+0x134>
 800084e:	797b      	ldrb	r3, [r7, #5]
 8000850:	2b02      	cmp	r3, #2
 8000852:	d001      	beq.n	8000858 <main+0x138>
				runnerArea[1] = SPACE;
 8000854:	2320      	movs	r3, #32
 8000856:	717b      	strb	r3, [r7, #5]
			  }
			  jump = DINO;
 8000858:	2300      	movs	r3, #0
 800085a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			  freeze_score = true;
 800085e:	4b29      	ldr	r3, [pc, #164]	; (8000904 <main+0x1e4>)
 8000860:	2201      	movs	r2, #1
 8000862:	701a      	strb	r2, [r3, #0]
			  jumpTime = HAL_GetTick();
 8000864:	f000 fa92 	bl	8000d8c <HAL_GetTick>
 8000868:	62b8      	str	r0, [r7, #40]	; 0x28
			  buttonPressed = false;
 800086a:	4b27      	ldr	r3, [pc, #156]	; (8000908 <main+0x1e8>)
 800086c:	2200      	movs	r2, #0
 800086e:	701a      	strb	r2, [r3, #0]
#if SIMULATE
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
#endif
		}
		if ((HAL_GetTick() - jumpTime) >= jumpLength)
 8000870:	f000 fa8c 	bl	8000d8c <HAL_GetTick>
 8000874:	4602      	mov	r2, r0
 8000876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000878:	1ad2      	subs	r2, r2, r3
 800087a:	8abb      	ldrh	r3, [r7, #20]
 800087c:	429a      	cmp	r2, r3
 800087e:	d32a      	bcc.n	80008d6 <main+0x1b6>
		{
			  if ((runnerArea[1] == SPACE) || (runnerArea[1] == DINO)) {
 8000880:	797b      	ldrb	r3, [r7, #5]
 8000882:	2b20      	cmp	r3, #32
 8000884:	d002      	beq.n	800088c <main+0x16c>
 8000886:	797b      	ldrb	r3, [r7, #5]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d108      	bne.n	800089e <main+0x17e>
				runnerArea[1] = DINO;
 800088c:	2300      	movs	r3, #0
 800088e:	717b      	strb	r3, [r7, #5]
				jump = SPACE;
 8000890:	2320      	movs	r3, #32
 8000892:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				freeze_score = false;
 8000896:	4b1b      	ldr	r3, [pc, #108]	; (8000904 <main+0x1e4>)
 8000898:	2200      	movs	r2, #0
 800089a:	701a      	strb	r2, [r3, #0]
 800089c:	e01b      	b.n	80008d6 <main+0x1b6>
			  }
			  else {
				  buttonPressed = false;
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <main+0x1e8>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	701a      	strb	r2, [r3, #0]
				  ShowCrashScreen(score, &bestScore);
 80008a4:	463b      	mov	r3, r7
 80008a6:	4619      	mov	r1, r3
 80008a8:	6a38      	ldr	r0, [r7, #32]
 80008aa:	f7ff feed 	bl	8000688 <ShowCrashScreen>
				  while(buttonPressed == false);// Keep in loop until button is pressed again
 80008ae:	bf00      	nop
 80008b0:	4b15      	ldr	r3, [pc, #84]	; (8000908 <main+0x1e8>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	f083 0301 	eor.w	r3, r3, #1
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1f7      	bne.n	80008b0 <main+0x190>
				  memset(runnerArea, SPACE, sizeof(runnerArea));// clear runner area
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	2210      	movs	r2, #16
 80008c4:	2120      	movs	r1, #32
 80008c6:	4618      	mov	r0, r3
 80008c8:	f001 f95a 	bl	8001b80 <memset>
				  jump = SPACE;
 80008cc:	2320      	movs	r3, #32
 80008ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				  score = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	623b      	str	r3, [r7, #32]
			  }
		}

		UpdateLcd(runnerArea, jump);
 80008d6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	4611      	mov	r1, r2
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff fe92 	bl	8000608 <UpdateLcd>
		PrintScore(score);
 80008e4:	6a38      	ldr	r0, [r7, #32]
 80008e6:	f7ff feb7 	bl	8000658 <PrintScore>
	  	count++;
 80008ea:	e759      	b.n	80007a0 <main+0x80>
 80008ec:	08002cb4 	.word	0x08002cb4
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000008 	.word	0x20000008
 80008f8:	20000010 	.word	0x20000010
 80008fc:	20000018 	.word	0x20000018
 8000900:	88888889 	.word	0x88888889
 8000904:	200000ad 	.word	0x200000ad
 8000908:	200000ac 	.word	0x200000ac

0800090c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b090      	sub	sp, #64	; 0x40
 8000910:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000912:	f107 0318 	add.w	r3, r7, #24
 8000916:	2228      	movs	r2, #40	; 0x28
 8000918:	2100      	movs	r1, #0
 800091a:	4618      	mov	r0, r3
 800091c:	f001 f930 	bl	8001b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	609a      	str	r2, [r3, #8]
 800092a:	60da      	str	r2, [r3, #12]
 800092c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800092e:	2302      	movs	r3, #2
 8000930:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000932:	2301      	movs	r3, #1
 8000934:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000936:	2310      	movs	r3, #16
 8000938:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800093a:	2300      	movs	r3, #0
 800093c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093e:	f107 0318 	add.w	r3, r7, #24
 8000942:	4618      	mov	r0, r3
 8000944:	f000 fd0a 	bl	800135c <HAL_RCC_OscConfig>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800094e:	f000 f871 	bl	8000a34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000952:	230f      	movs	r3, #15
 8000954:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800095e:	2300      	movs	r3, #0
 8000960:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f000 ff78 	bl	8001860 <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000976:	f000 f85d 	bl	8000a34 <Error_Handler>
  }
}
 800097a:	bf00      	nop
 800097c:	3740      	adds	r7, #64	; 0x40
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
	...

08000984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	f107 0308 	add.w	r3, r7, #8
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <MX_GPIO_Init+0xa0>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	4a21      	ldr	r2, [pc, #132]	; (8000a24 <MX_GPIO_Init+0xa0>)
 800099e:	f043 0304 	orr.w	r3, r3, #4
 80009a2:	6193      	str	r3, [r2, #24]
 80009a4:	4b1f      	ldr	r3, [pc, #124]	; (8000a24 <MX_GPIO_Init+0xa0>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	f003 0304 	and.w	r3, r3, #4
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b0:	4b1c      	ldr	r3, [pc, #112]	; (8000a24 <MX_GPIO_Init+0xa0>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	4a1b      	ldr	r2, [pc, #108]	; (8000a24 <MX_GPIO_Init+0xa0>)
 80009b6:	f043 0308 	orr.w	r3, r3, #8
 80009ba:	6193      	str	r3, [r2, #24]
 80009bc:	4b19      	ldr	r3, [pc, #100]	; (8000a24 <MX_GPIO_Init+0xa0>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	f003 0308 	and.w	r3, r3, #8
 80009c4:	603b      	str	r3, [r7, #0]
 80009c6:	683b      	ldr	r3, [r7, #0]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

#else

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80009c8:	2200      	movs	r2, #0
 80009ca:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 80009ce:	4816      	ldr	r0, [pc, #88]	; (8000a28 <MX_GPIO_Init+0xa4>)
 80009d0:	f000 fc94 	bl	80012fc <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80009d4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 80009d8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;



  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009da:	2301      	movs	r3, #1
 80009dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009e2:	2303      	movs	r3, #3
 80009e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e6:	f107 0308 	add.w	r3, r7, #8
 80009ea:	4619      	mov	r1, r3
 80009ec:	480e      	ldr	r0, [pc, #56]	; (8000a28 <MX_GPIO_Init+0xa4>)
 80009ee:	f000 fb09 	bl	8001004 <HAL_GPIO_Init>


  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	4619      	mov	r1, r3
 8000a06:	480a      	ldr	r0, [pc, #40]	; (8000a30 <MX_GPIO_Init+0xac>)
 8000a08:	f000 fafc 	bl	8001004 <HAL_GPIO_Init>

#endif

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2100      	movs	r1, #0
 8000a10:	2017      	movs	r0, #23
 8000a12:	f000 fac0 	bl	8000f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a16:	2017      	movs	r0, #23
 8000a18:	f000 fad9 	bl	8000fce <HAL_NVIC_EnableIRQ>

}
 8000a1c:	bf00      	nop
 8000a1e:	3718      	adds	r7, #24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40010c00 	.word	0x40010c00
 8000a2c:	10210000 	.word	0x10210000
 8000a30:	40010800 	.word	0x40010800

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <Error_Handler+0x8>
	...

08000a40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <HAL_MspInit+0x5c>)
 8000a48:	699b      	ldr	r3, [r3, #24]
 8000a4a:	4a14      	ldr	r2, [pc, #80]	; (8000a9c <HAL_MspInit+0x5c>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6193      	str	r3, [r2, #24]
 8000a52:	4b12      	ldr	r3, [pc, #72]	; (8000a9c <HAL_MspInit+0x5c>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	4b0f      	ldr	r3, [pc, #60]	; (8000a9c <HAL_MspInit+0x5c>)
 8000a60:	69db      	ldr	r3, [r3, #28]
 8000a62:	4a0e      	ldr	r2, [pc, #56]	; (8000a9c <HAL_MspInit+0x5c>)
 8000a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a68:	61d3      	str	r3, [r2, #28]
 8000a6a:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <HAL_MspInit+0x5c>)
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <HAL_MspInit+0x60>)
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	4a04      	ldr	r2, [pc, #16]	; (8000aa0 <HAL_MspInit+0x60>)
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a92:	bf00      	nop
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	40010000 	.word	0x40010000

08000aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <NMI_Handler+0x4>

08000aaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aae:	e7fe      	b.n	8000aae <HardFault_Handler+0x4>

08000ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <MemManage_Handler+0x4>

08000ab6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <BusFault_Handler+0x4>

08000abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <UsageFault_Handler+0x4>

08000ac2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bc80      	pop	{r7}
 8000acc:	4770      	bx	lr

08000ace <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr

08000ada <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr

08000ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aea:	f000 f93d 	bl	8000d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE END EXTI9_5_IRQn 0 */
#if SIMULATE
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
#else
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000af6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000afa:	f000 fc17 	bl	800132c <HAL_GPIO_EXTI_IRQHandler>
#endif

  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0
	return 1;
 8000b06:	2301      	movs	r3, #1
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr

08000b10 <_kill>:

int _kill(int pid, int sig)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000b1a:	f001 f807 	bl	8001b2c <__errno>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2216      	movs	r2, #22
 8000b22:	601a      	str	r2, [r3, #0]
	return -1;
 8000b24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <_exit>:

void _exit (int status)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000b38:	f04f 31ff 	mov.w	r1, #4294967295
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff ffe7 	bl	8000b10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000b42:	e7fe      	b.n	8000b42 <_exit+0x12>

08000b44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
 8000b54:	e00a      	b.n	8000b6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b56:	f3af 8000 	nop.w
 8000b5a:	4601      	mov	r1, r0
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	1c5a      	adds	r2, r3, #1
 8000b60:	60ba      	str	r2, [r7, #8]
 8000b62:	b2ca      	uxtb	r2, r1
 8000b64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	697a      	ldr	r2, [r7, #20]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	dbf0      	blt.n	8000b56 <_read+0x12>
	}

return len;
 8000b74:	687b      	ldr	r3, [r7, #4]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3718      	adds	r7, #24
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b086      	sub	sp, #24
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	60f8      	str	r0, [r7, #12]
 8000b86:	60b9      	str	r1, [r7, #8]
 8000b88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	e009      	b.n	8000ba4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	1c5a      	adds	r2, r3, #1
 8000b94:	60ba      	str	r2, [r7, #8]
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	dbf1      	blt.n	8000b90 <_write+0x12>
	}
	return len;
 8000bac:	687b      	ldr	r3, [r7, #4]
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <_close>:

int _close(int file)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
	return -1;
 8000bbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bdc:	605a      	str	r2, [r3, #4]
	return 0;
 8000bde:	2300      	movs	r3, #0
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bc80      	pop	{r7}
 8000be8:	4770      	bx	lr

08000bea <_isatty>:

int _isatty(int file)
{
 8000bea:	b480      	push	{r7}
 8000bec:	b083      	sub	sp, #12
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
	return 1;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr

08000bfe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b085      	sub	sp, #20
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	60f8      	str	r0, [r7, #12]
 8000c06:	60b9      	str	r1, [r7, #8]
 8000c08:	607a      	str	r2, [r7, #4]
	return 0;
 8000c0a:	2300      	movs	r3, #0
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr
	...

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	; (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f000 ff70 	bl	8001b2c <__errno>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <_sbrk+0x64>)
 8000c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20002800 	.word	0x20002800
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	200000b0 	.word	0x200000b0
 8000c80:	200000c8 	.word	0x200000c8

08000c84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c90:	480c      	ldr	r0, [pc, #48]	; (8000cc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c92:	490d      	ldr	r1, [pc, #52]	; (8000cc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c94:	4a0d      	ldr	r2, [pc, #52]	; (8000ccc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c98:	e002      	b.n	8000ca0 <LoopCopyDataInit>

08000c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9e:	3304      	adds	r3, #4

08000ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca4:	d3f9      	bcc.n	8000c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca6:	4a0a      	ldr	r2, [pc, #40]	; (8000cd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ca8:	4c0a      	ldr	r4, [pc, #40]	; (8000cd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cac:	e001      	b.n	8000cb2 <LoopFillZerobss>

08000cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb0:	3204      	adds	r2, #4

08000cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb4:	d3fb      	bcc.n	8000cae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cb6:	f7ff ffe5 	bl	8000c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cba:	f000 ff3d 	bl	8001b38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cbe:	f7ff fd2f 	bl	8000720 <main>
  bx lr
 8000cc2:	4770      	bx	lr
  ldr r0, =_sdata
 8000cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000ccc:	08002e34 	.word	0x08002e34
  ldr r2, =_sbss
 8000cd0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000cd4:	200000c8 	.word	0x200000c8

08000cd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd8:	e7fe      	b.n	8000cd8 <ADC1_2_IRQHandler>
	...

08000cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <HAL_Init+0x28>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a07      	ldr	r2, [pc, #28]	; (8000d04 <HAL_Init+0x28>)
 8000ce6:	f043 0310 	orr.w	r3, r3, #16
 8000cea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cec:	2003      	movs	r0, #3
 8000cee:	f000 f947 	bl	8000f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f000 f808 	bl	8000d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf8:	f7ff fea2 	bl	8000a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40022000 	.word	0x40022000

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d10:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <HAL_InitTick+0x54>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <HAL_InitTick+0x58>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 f95f 	bl	8000fea <HAL_SYSTICK_Config>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e00e      	b.n	8000d54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2b0f      	cmp	r3, #15
 8000d3a:	d80a      	bhi.n	8000d52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	f04f 30ff 	mov.w	r0, #4294967295
 8000d44:	f000 f927 	bl	8000f96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d48:	4a06      	ldr	r2, [pc, #24]	; (8000d64 <HAL_InitTick+0x5c>)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e000      	b.n	8000d54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000020 	.word	0x20000020
 8000d60:	20000028 	.word	0x20000028
 8000d64:	20000024 	.word	0x20000024

08000d68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d6c:	4b05      	ldr	r3, [pc, #20]	; (8000d84 <HAL_IncTick+0x1c>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b05      	ldr	r3, [pc, #20]	; (8000d88 <HAL_IncTick+0x20>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4413      	add	r3, r2
 8000d78:	4a03      	ldr	r2, [pc, #12]	; (8000d88 <HAL_IncTick+0x20>)
 8000d7a:	6013      	str	r3, [r2, #0]
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	20000028 	.word	0x20000028
 8000d88:	200000b4 	.word	0x200000b4

08000d8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d90:	4b02      	ldr	r3, [pc, #8]	; (8000d9c <HAL_GetTick+0x10>)
 8000d92:	681b      	ldr	r3, [r3, #0]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	200000b4 	.word	0x200000b4

08000da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000da8:	f7ff fff0 	bl	8000d8c <HAL_GetTick>
 8000dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000db8:	d005      	beq.n	8000dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <HAL_Delay+0x44>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dc6:	bf00      	nop
 8000dc8:	f7ff ffe0 	bl	8000d8c <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d8f7      	bhi.n	8000dc8 <HAL_Delay+0x28>
  {
  }
}
 8000dd8:	bf00      	nop
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000028 	.word	0x20000028

08000de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f003 0307 	and.w	r3, r3, #7
 8000df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df8:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e04:	4013      	ands	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1a:	4a04      	ldr	r2, [pc, #16]	; (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	60d3      	str	r3, [r2, #12]
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e34:	4b04      	ldr	r3, [pc, #16]	; (8000e48 <__NVIC_GetPriorityGrouping+0x18>)
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	0a1b      	lsrs	r3, r3, #8
 8000e3a:	f003 0307 	and.w	r3, r3, #7
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bc80      	pop	{r7}
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	db0b      	blt.n	8000e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	f003 021f 	and.w	r2, r3, #31
 8000e64:	4906      	ldr	r1, [pc, #24]	; (8000e80 <__NVIC_EnableIRQ+0x34>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	095b      	lsrs	r3, r3, #5
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr
 8000e80:	e000e100 	.word	0xe000e100

08000e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	6039      	str	r1, [r7, #0]
 8000e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	db0a      	blt.n	8000eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	b2da      	uxtb	r2, r3
 8000e9c:	490c      	ldr	r1, [pc, #48]	; (8000ed0 <__NVIC_SetPriority+0x4c>)
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	0112      	lsls	r2, r2, #4
 8000ea4:	b2d2      	uxtb	r2, r2
 8000ea6:	440b      	add	r3, r1
 8000ea8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eac:	e00a      	b.n	8000ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4908      	ldr	r1, [pc, #32]	; (8000ed4 <__NVIC_SetPriority+0x50>)
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	f003 030f 	and.w	r3, r3, #15
 8000eba:	3b04      	subs	r3, #4
 8000ebc:	0112      	lsls	r2, r2, #4
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	440b      	add	r3, r1
 8000ec2:	761a      	strb	r2, [r3, #24]
}
 8000ec4:	bf00      	nop
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000e100 	.word	0xe000e100
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b089      	sub	sp, #36	; 0x24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f1c3 0307 	rsb	r3, r3, #7
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	bf28      	it	cs
 8000ef6:	2304      	movcs	r3, #4
 8000ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	3304      	adds	r3, #4
 8000efe:	2b06      	cmp	r3, #6
 8000f00:	d902      	bls.n	8000f08 <NVIC_EncodePriority+0x30>
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3b03      	subs	r3, #3
 8000f06:	e000      	b.n	8000f0a <NVIC_EncodePriority+0x32>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	43da      	mvns	r2, r3
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	401a      	ands	r2, r3
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f20:	f04f 31ff 	mov.w	r1, #4294967295
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2a:	43d9      	mvns	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f30:	4313      	orrs	r3, r2
         );
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3724      	adds	r7, #36	; 0x24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f4c:	d301      	bcc.n	8000f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e00f      	b.n	8000f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f52:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <SysTick_Config+0x40>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f5a:	210f      	movs	r1, #15
 8000f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f60:	f7ff ff90 	bl	8000e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f64:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <SysTick_Config+0x40>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f6a:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <SysTick_Config+0x40>)
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	e000e010 	.word	0xe000e010

08000f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff ff2d 	bl	8000de8 <__NVIC_SetPriorityGrouping>
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b086      	sub	sp, #24
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
 8000fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fa8:	f7ff ff42 	bl	8000e30 <__NVIC_GetPriorityGrouping>
 8000fac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	68b9      	ldr	r1, [r7, #8]
 8000fb2:	6978      	ldr	r0, [r7, #20]
 8000fb4:	f7ff ff90 	bl	8000ed8 <NVIC_EncodePriority>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff5f 	bl	8000e84 <__NVIC_SetPriority>
}
 8000fc6:	bf00      	nop
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ff35 	bl	8000e4c <__NVIC_EnableIRQ>
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b082      	sub	sp, #8
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f7ff ffa2 	bl	8000f3c <SysTick_Config>
 8000ff8:	4603      	mov	r3, r0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001004:	b480      	push	{r7}
 8001006:	b08b      	sub	sp, #44	; 0x2c
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800100e:	2300      	movs	r3, #0
 8001010:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001012:	2300      	movs	r3, #0
 8001014:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001016:	e161      	b.n	80012dc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001018:	2201      	movs	r2, #1
 800101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	69fa      	ldr	r2, [r7, #28]
 8001028:	4013      	ands	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	429a      	cmp	r2, r3
 8001032:	f040 8150 	bne.w	80012d6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	4a97      	ldr	r2, [pc, #604]	; (8001298 <HAL_GPIO_Init+0x294>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d05e      	beq.n	80010fe <HAL_GPIO_Init+0xfa>
 8001040:	4a95      	ldr	r2, [pc, #596]	; (8001298 <HAL_GPIO_Init+0x294>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d875      	bhi.n	8001132 <HAL_GPIO_Init+0x12e>
 8001046:	4a95      	ldr	r2, [pc, #596]	; (800129c <HAL_GPIO_Init+0x298>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d058      	beq.n	80010fe <HAL_GPIO_Init+0xfa>
 800104c:	4a93      	ldr	r2, [pc, #588]	; (800129c <HAL_GPIO_Init+0x298>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d86f      	bhi.n	8001132 <HAL_GPIO_Init+0x12e>
 8001052:	4a93      	ldr	r2, [pc, #588]	; (80012a0 <HAL_GPIO_Init+0x29c>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d052      	beq.n	80010fe <HAL_GPIO_Init+0xfa>
 8001058:	4a91      	ldr	r2, [pc, #580]	; (80012a0 <HAL_GPIO_Init+0x29c>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d869      	bhi.n	8001132 <HAL_GPIO_Init+0x12e>
 800105e:	4a91      	ldr	r2, [pc, #580]	; (80012a4 <HAL_GPIO_Init+0x2a0>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d04c      	beq.n	80010fe <HAL_GPIO_Init+0xfa>
 8001064:	4a8f      	ldr	r2, [pc, #572]	; (80012a4 <HAL_GPIO_Init+0x2a0>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d863      	bhi.n	8001132 <HAL_GPIO_Init+0x12e>
 800106a:	4a8f      	ldr	r2, [pc, #572]	; (80012a8 <HAL_GPIO_Init+0x2a4>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d046      	beq.n	80010fe <HAL_GPIO_Init+0xfa>
 8001070:	4a8d      	ldr	r2, [pc, #564]	; (80012a8 <HAL_GPIO_Init+0x2a4>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d85d      	bhi.n	8001132 <HAL_GPIO_Init+0x12e>
 8001076:	2b12      	cmp	r3, #18
 8001078:	d82a      	bhi.n	80010d0 <HAL_GPIO_Init+0xcc>
 800107a:	2b12      	cmp	r3, #18
 800107c:	d859      	bhi.n	8001132 <HAL_GPIO_Init+0x12e>
 800107e:	a201      	add	r2, pc, #4	; (adr r2, 8001084 <HAL_GPIO_Init+0x80>)
 8001080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001084:	080010ff 	.word	0x080010ff
 8001088:	080010d9 	.word	0x080010d9
 800108c:	080010eb 	.word	0x080010eb
 8001090:	0800112d 	.word	0x0800112d
 8001094:	08001133 	.word	0x08001133
 8001098:	08001133 	.word	0x08001133
 800109c:	08001133 	.word	0x08001133
 80010a0:	08001133 	.word	0x08001133
 80010a4:	08001133 	.word	0x08001133
 80010a8:	08001133 	.word	0x08001133
 80010ac:	08001133 	.word	0x08001133
 80010b0:	08001133 	.word	0x08001133
 80010b4:	08001133 	.word	0x08001133
 80010b8:	08001133 	.word	0x08001133
 80010bc:	08001133 	.word	0x08001133
 80010c0:	08001133 	.word	0x08001133
 80010c4:	08001133 	.word	0x08001133
 80010c8:	080010e1 	.word	0x080010e1
 80010cc:	080010f5 	.word	0x080010f5
 80010d0:	4a76      	ldr	r2, [pc, #472]	; (80012ac <HAL_GPIO_Init+0x2a8>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d013      	beq.n	80010fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010d6:	e02c      	b.n	8001132 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	623b      	str	r3, [r7, #32]
          break;
 80010de:	e029      	b.n	8001134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	3304      	adds	r3, #4
 80010e6:	623b      	str	r3, [r7, #32]
          break;
 80010e8:	e024      	b.n	8001134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	68db      	ldr	r3, [r3, #12]
 80010ee:	3308      	adds	r3, #8
 80010f0:	623b      	str	r3, [r7, #32]
          break;
 80010f2:	e01f      	b.n	8001134 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	330c      	adds	r3, #12
 80010fa:	623b      	str	r3, [r7, #32]
          break;
 80010fc:	e01a      	b.n	8001134 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d102      	bne.n	800110c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001106:	2304      	movs	r3, #4
 8001108:	623b      	str	r3, [r7, #32]
          break;
 800110a:	e013      	b.n	8001134 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d105      	bne.n	8001120 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001114:	2308      	movs	r3, #8
 8001116:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	69fa      	ldr	r2, [r7, #28]
 800111c:	611a      	str	r2, [r3, #16]
          break;
 800111e:	e009      	b.n	8001134 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001120:	2308      	movs	r3, #8
 8001122:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69fa      	ldr	r2, [r7, #28]
 8001128:	615a      	str	r2, [r3, #20]
          break;
 800112a:	e003      	b.n	8001134 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800112c:	2300      	movs	r3, #0
 800112e:	623b      	str	r3, [r7, #32]
          break;
 8001130:	e000      	b.n	8001134 <HAL_GPIO_Init+0x130>
          break;
 8001132:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	2bff      	cmp	r3, #255	; 0xff
 8001138:	d801      	bhi.n	800113e <HAL_GPIO_Init+0x13a>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	e001      	b.n	8001142 <HAL_GPIO_Init+0x13e>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	3304      	adds	r3, #4
 8001142:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	2bff      	cmp	r3, #255	; 0xff
 8001148:	d802      	bhi.n	8001150 <HAL_GPIO_Init+0x14c>
 800114a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	e002      	b.n	8001156 <HAL_GPIO_Init+0x152>
 8001150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001152:	3b08      	subs	r3, #8
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	210f      	movs	r1, #15
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	fa01 f303 	lsl.w	r3, r1, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	401a      	ands	r2, r3
 8001168:	6a39      	ldr	r1, [r7, #32]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	fa01 f303 	lsl.w	r3, r1, r3
 8001170:	431a      	orrs	r2, r3
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	f000 80a9 	beq.w	80012d6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001184:	4b4a      	ldr	r3, [pc, #296]	; (80012b0 <HAL_GPIO_Init+0x2ac>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a49      	ldr	r2, [pc, #292]	; (80012b0 <HAL_GPIO_Init+0x2ac>)
 800118a:	f043 0301 	orr.w	r3, r3, #1
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b47      	ldr	r3, [pc, #284]	; (80012b0 <HAL_GPIO_Init+0x2ac>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f003 0301 	and.w	r3, r3, #1
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800119c:	4a45      	ldr	r2, [pc, #276]	; (80012b4 <HAL_GPIO_Init+0x2b0>)
 800119e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a0:	089b      	lsrs	r3, r3, #2
 80011a2:	3302      	adds	r3, #2
 80011a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ac:	f003 0303 	and.w	r3, r3, #3
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	220f      	movs	r2, #15
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	4013      	ands	r3, r2
 80011be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a3d      	ldr	r2, [pc, #244]	; (80012b8 <HAL_GPIO_Init+0x2b4>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d00d      	beq.n	80011e4 <HAL_GPIO_Init+0x1e0>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a3c      	ldr	r2, [pc, #240]	; (80012bc <HAL_GPIO_Init+0x2b8>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d007      	beq.n	80011e0 <HAL_GPIO_Init+0x1dc>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a3b      	ldr	r2, [pc, #236]	; (80012c0 <HAL_GPIO_Init+0x2bc>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d101      	bne.n	80011dc <HAL_GPIO_Init+0x1d8>
 80011d8:	2302      	movs	r3, #2
 80011da:	e004      	b.n	80011e6 <HAL_GPIO_Init+0x1e2>
 80011dc:	2303      	movs	r3, #3
 80011de:	e002      	b.n	80011e6 <HAL_GPIO_Init+0x1e2>
 80011e0:	2301      	movs	r3, #1
 80011e2:	e000      	b.n	80011e6 <HAL_GPIO_Init+0x1e2>
 80011e4:	2300      	movs	r3, #0
 80011e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011e8:	f002 0203 	and.w	r2, r2, #3
 80011ec:	0092      	lsls	r2, r2, #2
 80011ee:	4093      	lsls	r3, r2
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80011f6:	492f      	ldr	r1, [pc, #188]	; (80012b4 <HAL_GPIO_Init+0x2b0>)
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	3302      	adds	r3, #2
 80011fe:	68fa      	ldr	r2, [r7, #12]
 8001200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d006      	beq.n	800121e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001210:	4b2c      	ldr	r3, [pc, #176]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	492b      	ldr	r1, [pc, #172]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	4313      	orrs	r3, r2
 800121a:	600b      	str	r3, [r1, #0]
 800121c:	e006      	b.n	800122c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800121e:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	43db      	mvns	r3, r3
 8001226:	4927      	ldr	r1, [pc, #156]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001228:	4013      	ands	r3, r2
 800122a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d006      	beq.n	8001246 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001238:	4b22      	ldr	r3, [pc, #136]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	4921      	ldr	r1, [pc, #132]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	4313      	orrs	r3, r2
 8001242:	604b      	str	r3, [r1, #4]
 8001244:	e006      	b.n	8001254 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001246:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001248:	685a      	ldr	r2, [r3, #4]
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	43db      	mvns	r3, r3
 800124e:	491d      	ldr	r1, [pc, #116]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001250:	4013      	ands	r3, r2
 8001252:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d006      	beq.n	800126e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001260:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001262:	689a      	ldr	r2, [r3, #8]
 8001264:	4917      	ldr	r1, [pc, #92]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	4313      	orrs	r3, r2
 800126a:	608b      	str	r3, [r1, #8]
 800126c:	e006      	b.n	800127c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001270:	689a      	ldr	r2, [r3, #8]
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	43db      	mvns	r3, r3
 8001276:	4913      	ldr	r1, [pc, #76]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001278:	4013      	ands	r3, r2
 800127a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d01f      	beq.n	80012c8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001288:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 800128a:	68da      	ldr	r2, [r3, #12]
 800128c:	490d      	ldr	r1, [pc, #52]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	4313      	orrs	r3, r2
 8001292:	60cb      	str	r3, [r1, #12]
 8001294:	e01f      	b.n	80012d6 <HAL_GPIO_Init+0x2d2>
 8001296:	bf00      	nop
 8001298:	10320000 	.word	0x10320000
 800129c:	10310000 	.word	0x10310000
 80012a0:	10220000 	.word	0x10220000
 80012a4:	10210000 	.word	0x10210000
 80012a8:	10120000 	.word	0x10120000
 80012ac:	10110000 	.word	0x10110000
 80012b0:	40021000 	.word	0x40021000
 80012b4:	40010000 	.word	0x40010000
 80012b8:	40010800 	.word	0x40010800
 80012bc:	40010c00 	.word	0x40010c00
 80012c0:	40011000 	.word	0x40011000
 80012c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <HAL_GPIO_Init+0x2f4>)
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	43db      	mvns	r3, r3
 80012d0:	4909      	ldr	r1, [pc, #36]	; (80012f8 <HAL_GPIO_Init+0x2f4>)
 80012d2:	4013      	ands	r3, r2
 80012d4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80012d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d8:	3301      	adds	r3, #1
 80012da:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e2:	fa22 f303 	lsr.w	r3, r2, r3
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f47f ae96 	bne.w	8001018 <HAL_GPIO_Init+0x14>
  }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	372c      	adds	r7, #44	; 0x2c
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	40010400 	.word	0x40010400

080012fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	460b      	mov	r3, r1
 8001306:	807b      	strh	r3, [r7, #2]
 8001308:	4613      	mov	r3, r2
 800130a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800130c:	787b      	ldrb	r3, [r7, #1]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001312:	887a      	ldrh	r2, [r7, #2]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001318:	e003      	b.n	8001322 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800131a:	887b      	ldrh	r3, [r7, #2]
 800131c:	041a      	lsls	r2, r3, #16
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	611a      	str	r2, [r3, #16]
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001338:	695a      	ldr	r2, [r3, #20]
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	4013      	ands	r3, r2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d006      	beq.n	8001350 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001342:	4a05      	ldr	r2, [pc, #20]	; (8001358 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001344:	88fb      	ldrh	r3, [r7, #6]
 8001346:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff f9d6 	bl	80006fc <HAL_GPIO_EXTI_Callback>
  }
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40010400 	.word	0x40010400

0800135c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e272      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	2b00      	cmp	r3, #0
 8001378:	f000 8087 	beq.w	800148a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800137c:	4b92      	ldr	r3, [pc, #584]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f003 030c 	and.w	r3, r3, #12
 8001384:	2b04      	cmp	r3, #4
 8001386:	d00c      	beq.n	80013a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001388:	4b8f      	ldr	r3, [pc, #572]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 030c 	and.w	r3, r3, #12
 8001390:	2b08      	cmp	r3, #8
 8001392:	d112      	bne.n	80013ba <HAL_RCC_OscConfig+0x5e>
 8001394:	4b8c      	ldr	r3, [pc, #560]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800139c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013a0:	d10b      	bne.n	80013ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a2:	4b89      	ldr	r3, [pc, #548]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d06c      	beq.n	8001488 <HAL_RCC_OscConfig+0x12c>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d168      	bne.n	8001488 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e24c      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013c2:	d106      	bne.n	80013d2 <HAL_RCC_OscConfig+0x76>
 80013c4:	4b80      	ldr	r3, [pc, #512]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a7f      	ldr	r2, [pc, #508]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80013ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ce:	6013      	str	r3, [r2, #0]
 80013d0:	e02e      	b.n	8001430 <HAL_RCC_OscConfig+0xd4>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d10c      	bne.n	80013f4 <HAL_RCC_OscConfig+0x98>
 80013da:	4b7b      	ldr	r3, [pc, #492]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a7a      	ldr	r2, [pc, #488]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80013e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013e4:	6013      	str	r3, [r2, #0]
 80013e6:	4b78      	ldr	r3, [pc, #480]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a77      	ldr	r2, [pc, #476]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e01d      	b.n	8001430 <HAL_RCC_OscConfig+0xd4>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013fc:	d10c      	bne.n	8001418 <HAL_RCC_OscConfig+0xbc>
 80013fe:	4b72      	ldr	r3, [pc, #456]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a71      	ldr	r2, [pc, #452]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001404:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001408:	6013      	str	r3, [r2, #0]
 800140a:	4b6f      	ldr	r3, [pc, #444]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a6e      	ldr	r2, [pc, #440]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001414:	6013      	str	r3, [r2, #0]
 8001416:	e00b      	b.n	8001430 <HAL_RCC_OscConfig+0xd4>
 8001418:	4b6b      	ldr	r3, [pc, #428]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a6a      	ldr	r2, [pc, #424]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800141e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b68      	ldr	r3, [pc, #416]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a67      	ldr	r2, [pc, #412]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800142a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800142e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d013      	beq.n	8001460 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff fca8 	bl	8000d8c <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001440:	f7ff fca4 	bl	8000d8c <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b64      	cmp	r3, #100	; 0x64
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e200      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001452:	4b5d      	ldr	r3, [pc, #372]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d0f0      	beq.n	8001440 <HAL_RCC_OscConfig+0xe4>
 800145e:	e014      	b.n	800148a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001460:	f7ff fc94 	bl	8000d8c <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001468:	f7ff fc90 	bl	8000d8c <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b64      	cmp	r3, #100	; 0x64
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e1ec      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800147a:	4b53      	ldr	r3, [pc, #332]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d1f0      	bne.n	8001468 <HAL_RCC_OscConfig+0x10c>
 8001486:	e000      	b.n	800148a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001488:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	2b00      	cmp	r3, #0
 8001494:	d063      	beq.n	800155e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001496:	4b4c      	ldr	r3, [pc, #304]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f003 030c 	and.w	r3, r3, #12
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d00b      	beq.n	80014ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014a2:	4b49      	ldr	r3, [pc, #292]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f003 030c 	and.w	r3, r3, #12
 80014aa:	2b08      	cmp	r3, #8
 80014ac:	d11c      	bne.n	80014e8 <HAL_RCC_OscConfig+0x18c>
 80014ae:	4b46      	ldr	r3, [pc, #280]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d116      	bne.n	80014e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ba:	4b43      	ldr	r3, [pc, #268]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d005      	beq.n	80014d2 <HAL_RCC_OscConfig+0x176>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	691b      	ldr	r3, [r3, #16]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d001      	beq.n	80014d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e1c0      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d2:	4b3d      	ldr	r3, [pc, #244]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	4939      	ldr	r1, [pc, #228]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e6:	e03a      	b.n	800155e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	691b      	ldr	r3, [r3, #16]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d020      	beq.n	8001532 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014f0:	4b36      	ldr	r3, [pc, #216]	; (80015cc <HAL_RCC_OscConfig+0x270>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f6:	f7ff fc49 	bl	8000d8c <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014fe:	f7ff fc45 	bl	8000d8c <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e1a1      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001510:	4b2d      	ldr	r3, [pc, #180]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0f0      	beq.n	80014fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800151c:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	4927      	ldr	r1, [pc, #156]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 800152c:	4313      	orrs	r3, r2
 800152e:	600b      	str	r3, [r1, #0]
 8001530:	e015      	b.n	800155e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001532:	4b26      	ldr	r3, [pc, #152]	; (80015cc <HAL_RCC_OscConfig+0x270>)
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001538:	f7ff fc28 	bl	8000d8c <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800153e:	e008      	b.n	8001552 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001540:	f7ff fc24 	bl	8000d8c <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b02      	cmp	r3, #2
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e180      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001552:	4b1d      	ldr	r3, [pc, #116]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1f0      	bne.n	8001540 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0308 	and.w	r3, r3, #8
 8001566:	2b00      	cmp	r3, #0
 8001568:	d03a      	beq.n	80015e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d019      	beq.n	80015a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001572:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <HAL_RCC_OscConfig+0x274>)
 8001574:	2201      	movs	r2, #1
 8001576:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001578:	f7ff fc08 	bl	8000d8c <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001580:	f7ff fc04 	bl	8000d8c <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e160      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <HAL_RCC_OscConfig+0x26c>)
 8001594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f0      	beq.n	8001580 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800159e:	2001      	movs	r0, #1
 80015a0:	f000 faa6 	bl	8001af0 <RCC_Delay>
 80015a4:	e01c      	b.n	80015e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015a6:	4b0a      	ldr	r3, [pc, #40]	; (80015d0 <HAL_RCC_OscConfig+0x274>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ac:	f7ff fbee 	bl	8000d8c <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b2:	e00f      	b.n	80015d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b4:	f7ff fbea 	bl	8000d8c <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d908      	bls.n	80015d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e146      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
 80015c6:	bf00      	nop
 80015c8:	40021000 	.word	0x40021000
 80015cc:	42420000 	.word	0x42420000
 80015d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015d4:	4b92      	ldr	r3, [pc, #584]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80015d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d8:	f003 0302 	and.w	r3, r3, #2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d1e9      	bne.n	80015b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0304 	and.w	r3, r3, #4
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f000 80a6 	beq.w	800173a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015f2:	4b8b      	ldr	r3, [pc, #556]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d10d      	bne.n	800161a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015fe:	4b88      	ldr	r3, [pc, #544]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	4a87      	ldr	r2, [pc, #540]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001608:	61d3      	str	r3, [r2, #28]
 800160a:	4b85      	ldr	r3, [pc, #532]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001612:	60bb      	str	r3, [r7, #8]
 8001614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001616:	2301      	movs	r3, #1
 8001618:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161a:	4b82      	ldr	r3, [pc, #520]	; (8001824 <HAL_RCC_OscConfig+0x4c8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001622:	2b00      	cmp	r3, #0
 8001624:	d118      	bne.n	8001658 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001626:	4b7f      	ldr	r3, [pc, #508]	; (8001824 <HAL_RCC_OscConfig+0x4c8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a7e      	ldr	r2, [pc, #504]	; (8001824 <HAL_RCC_OscConfig+0x4c8>)
 800162c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001632:	f7ff fbab 	bl	8000d8c <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800163a:	f7ff fba7 	bl	8000d8c <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b64      	cmp	r3, #100	; 0x64
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e103      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164c:	4b75      	ldr	r3, [pc, #468]	; (8001824 <HAL_RCC_OscConfig+0x4c8>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d106      	bne.n	800166e <HAL_RCC_OscConfig+0x312>
 8001660:	4b6f      	ldr	r3, [pc, #444]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	4a6e      	ldr	r2, [pc, #440]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	6213      	str	r3, [r2, #32]
 800166c:	e02d      	b.n	80016ca <HAL_RCC_OscConfig+0x36e>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0x334>
 8001676:	4b6a      	ldr	r3, [pc, #424]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001678:	6a1b      	ldr	r3, [r3, #32]
 800167a:	4a69      	ldr	r2, [pc, #420]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 800167c:	f023 0301 	bic.w	r3, r3, #1
 8001680:	6213      	str	r3, [r2, #32]
 8001682:	4b67      	ldr	r3, [pc, #412]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	4a66      	ldr	r2, [pc, #408]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001688:	f023 0304 	bic.w	r3, r3, #4
 800168c:	6213      	str	r3, [r2, #32]
 800168e:	e01c      	b.n	80016ca <HAL_RCC_OscConfig+0x36e>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	2b05      	cmp	r3, #5
 8001696:	d10c      	bne.n	80016b2 <HAL_RCC_OscConfig+0x356>
 8001698:	4b61      	ldr	r3, [pc, #388]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	4a60      	ldr	r2, [pc, #384]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 800169e:	f043 0304 	orr.w	r3, r3, #4
 80016a2:	6213      	str	r3, [r2, #32]
 80016a4:	4b5e      	ldr	r3, [pc, #376]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	4a5d      	ldr	r2, [pc, #372]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80016aa:	f043 0301 	orr.w	r3, r3, #1
 80016ae:	6213      	str	r3, [r2, #32]
 80016b0:	e00b      	b.n	80016ca <HAL_RCC_OscConfig+0x36e>
 80016b2:	4b5b      	ldr	r3, [pc, #364]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	4a5a      	ldr	r2, [pc, #360]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80016b8:	f023 0301 	bic.w	r3, r3, #1
 80016bc:	6213      	str	r3, [r2, #32]
 80016be:	4b58      	ldr	r3, [pc, #352]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80016c0:	6a1b      	ldr	r3, [r3, #32]
 80016c2:	4a57      	ldr	r2, [pc, #348]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80016c4:	f023 0304 	bic.w	r3, r3, #4
 80016c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d015      	beq.n	80016fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d2:	f7ff fb5b 	bl	8000d8c <HAL_GetTick>
 80016d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016d8:	e00a      	b.n	80016f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016da:	f7ff fb57 	bl	8000d8c <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e0b1      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016f0:	4b4b      	ldr	r3, [pc, #300]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0ee      	beq.n	80016da <HAL_RCC_OscConfig+0x37e>
 80016fc:	e014      	b.n	8001728 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016fe:	f7ff fb45 	bl	8000d8c <HAL_GetTick>
 8001702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001704:	e00a      	b.n	800171c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001706:	f7ff fb41 	bl	8000d8c <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	f241 3288 	movw	r2, #5000	; 0x1388
 8001714:	4293      	cmp	r3, r2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e09b      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800171c:	4b40      	ldr	r3, [pc, #256]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 800171e:	6a1b      	ldr	r3, [r3, #32]
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1ee      	bne.n	8001706 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001728:	7dfb      	ldrb	r3, [r7, #23]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d105      	bne.n	800173a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800172e:	4b3c      	ldr	r3, [pc, #240]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	4a3b      	ldr	r2, [pc, #236]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001734:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001738:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	69db      	ldr	r3, [r3, #28]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 8087 	beq.w	8001852 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001744:	4b36      	ldr	r3, [pc, #216]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 030c 	and.w	r3, r3, #12
 800174c:	2b08      	cmp	r3, #8
 800174e:	d061      	beq.n	8001814 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	69db      	ldr	r3, [r3, #28]
 8001754:	2b02      	cmp	r3, #2
 8001756:	d146      	bne.n	80017e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001758:	4b33      	ldr	r3, [pc, #204]	; (8001828 <HAL_RCC_OscConfig+0x4cc>)
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175e:	f7ff fb15 	bl	8000d8c <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001766:	f7ff fb11 	bl	8000d8c <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e06d      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001778:	4b29      	ldr	r3, [pc, #164]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f0      	bne.n	8001766 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800178c:	d108      	bne.n	80017a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800178e:	4b24      	ldr	r3, [pc, #144]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	4921      	ldr	r1, [pc, #132]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 800179c:	4313      	orrs	r3, r2
 800179e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017a0:	4b1f      	ldr	r3, [pc, #124]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6a19      	ldr	r1, [r3, #32]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b0:	430b      	orrs	r3, r1
 80017b2:	491b      	ldr	r1, [pc, #108]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017b8:	4b1b      	ldr	r3, [pc, #108]	; (8001828 <HAL_RCC_OscConfig+0x4cc>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017be:	f7ff fae5 	bl	8000d8c <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017c4:	e008      	b.n	80017d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017c6:	f7ff fae1 	bl	8000d8c <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d901      	bls.n	80017d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e03d      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0f0      	beq.n	80017c6 <HAL_RCC_OscConfig+0x46a>
 80017e4:	e035      	b.n	8001852 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <HAL_RCC_OscConfig+0x4cc>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ec:	f7ff face 	bl	8000d8c <HAL_GetTick>
 80017f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017f2:	e008      	b.n	8001806 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f4:	f7ff faca 	bl	8000d8c <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e026      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_RCC_OscConfig+0x4c4>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d1f0      	bne.n	80017f4 <HAL_RCC_OscConfig+0x498>
 8001812:	e01e      	b.n	8001852 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69db      	ldr	r3, [r3, #28]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d107      	bne.n	800182c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e019      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
 8001820:	40021000 	.word	0x40021000
 8001824:	40007000 	.word	0x40007000
 8001828:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800182c:	4b0b      	ldr	r3, [pc, #44]	; (800185c <HAL_RCC_OscConfig+0x500>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a1b      	ldr	r3, [r3, #32]
 800183c:	429a      	cmp	r2, r3
 800183e:	d106      	bne.n	800184e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184a:	429a      	cmp	r2, r3
 800184c:	d001      	beq.n	8001852 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e000      	b.n	8001854 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40021000 	.word	0x40021000

08001860 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d101      	bne.n	8001874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e0d0      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001874:	4b6a      	ldr	r3, [pc, #424]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0307 	and.w	r3, r3, #7
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	d910      	bls.n	80018a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001882:	4b67      	ldr	r3, [pc, #412]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 0207 	bic.w	r2, r3, #7
 800188a:	4965      	ldr	r1, [pc, #404]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	4313      	orrs	r3, r2
 8001890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001892:	4b63      	ldr	r3, [pc, #396]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	683a      	ldr	r2, [r7, #0]
 800189c:	429a      	cmp	r2, r3
 800189e:	d001      	beq.n	80018a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e0b8      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d020      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0304 	and.w	r3, r3, #4
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d005      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018bc:	4b59      	ldr	r3, [pc, #356]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	4a58      	ldr	r2, [pc, #352]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80018c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80018c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0308 	and.w	r3, r3, #8
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d005      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018d4:	4b53      	ldr	r3, [pc, #332]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	4a52      	ldr	r2, [pc, #328]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80018da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80018de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018e0:	4b50      	ldr	r3, [pc, #320]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	494d      	ldr	r1, [pc, #308]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d040      	beq.n	8001980 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b01      	cmp	r3, #1
 8001904:	d107      	bne.n	8001916 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001906:	4b47      	ldr	r3, [pc, #284]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d115      	bne.n	800193e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e07f      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b02      	cmp	r3, #2
 800191c:	d107      	bne.n	800192e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800191e:	4b41      	ldr	r3, [pc, #260]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d109      	bne.n	800193e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e073      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800192e:	4b3d      	ldr	r3, [pc, #244]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e06b      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800193e:	4b39      	ldr	r3, [pc, #228]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f023 0203 	bic.w	r2, r3, #3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4936      	ldr	r1, [pc, #216]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 800194c:	4313      	orrs	r3, r2
 800194e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001950:	f7ff fa1c 	bl	8000d8c <HAL_GetTick>
 8001954:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001956:	e00a      	b.n	800196e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001958:	f7ff fa18 	bl	8000d8c <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	f241 3288 	movw	r2, #5000	; 0x1388
 8001966:	4293      	cmp	r3, r2
 8001968:	d901      	bls.n	800196e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e053      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800196e:	4b2d      	ldr	r3, [pc, #180]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f003 020c 	and.w	r2, r3, #12
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	429a      	cmp	r2, r3
 800197e:	d1eb      	bne.n	8001958 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001980:	4b27      	ldr	r3, [pc, #156]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0307 	and.w	r3, r3, #7
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	d210      	bcs.n	80019b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198e:	4b24      	ldr	r3, [pc, #144]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 0207 	bic.w	r2, r3, #7
 8001996:	4922      	ldr	r1, [pc, #136]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	4313      	orrs	r3, r2
 800199c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800199e:	4b20      	ldr	r3, [pc, #128]	; (8001a20 <HAL_RCC_ClockConfig+0x1c0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d001      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e032      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0304 	and.w	r3, r3, #4
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d008      	beq.n	80019ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019bc:	4b19      	ldr	r3, [pc, #100]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	4916      	ldr	r1, [pc, #88]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0308 	and.w	r3, r3, #8
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d009      	beq.n	80019ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019da:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	490e      	ldr	r1, [pc, #56]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019ee:	f000 f821 	bl	8001a34 <HAL_RCC_GetSysClockFreq>
 80019f2:	4602      	mov	r2, r0
 80019f4:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	091b      	lsrs	r3, r3, #4
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	490a      	ldr	r1, [pc, #40]	; (8001a28 <HAL_RCC_ClockConfig+0x1c8>)
 8001a00:	5ccb      	ldrb	r3, [r1, r3]
 8001a02:	fa22 f303 	lsr.w	r3, r2, r3
 8001a06:	4a09      	ldr	r2, [pc, #36]	; (8001a2c <HAL_RCC_ClockConfig+0x1cc>)
 8001a08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a0a:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <HAL_RCC_ClockConfig+0x1d0>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff f97a 	bl	8000d08 <HAL_InitTick>

  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40022000 	.word	0x40022000
 8001a24:	40021000 	.word	0x40021000
 8001a28:	08002cd4 	.word	0x08002cd4
 8001a2c:	20000020 	.word	0x20000020
 8001a30:	20000024 	.word	0x20000024

08001a34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a34:	b490      	push	{r4, r7}
 8001a36:	b08a      	sub	sp, #40	; 0x28
 8001a38:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a3a:	4b29      	ldr	r3, [pc, #164]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0xac>)
 8001a3c:	1d3c      	adds	r4, r7, #4
 8001a3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a44:	f240 2301 	movw	r3, #513	; 0x201
 8001a48:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
 8001a52:	2300      	movs	r3, #0
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a5e:	4b21      	ldr	r3, [pc, #132]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	f003 030c 	and.w	r3, r3, #12
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	d002      	beq.n	8001a74 <HAL_RCC_GetSysClockFreq+0x40>
 8001a6e:	2b08      	cmp	r3, #8
 8001a70:	d003      	beq.n	8001a7a <HAL_RCC_GetSysClockFreq+0x46>
 8001a72:	e02b      	b.n	8001acc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a76:	623b      	str	r3, [r7, #32]
      break;
 8001a78:	e02b      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	0c9b      	lsrs	r3, r3, #18
 8001a7e:	f003 030f 	and.w	r3, r3, #15
 8001a82:	3328      	adds	r3, #40	; 0x28
 8001a84:	443b      	add	r3, r7
 8001a86:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a8a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d012      	beq.n	8001abc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a96:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	0c5b      	lsrs	r3, r3, #17
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	3328      	adds	r3, #40	; 0x28
 8001aa2:	443b      	add	r3, r7
 8001aa4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001aa8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	4a0e      	ldr	r2, [pc, #56]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001aae:	fb03 f202 	mul.w	r2, r3, r2
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aba:	e004      	b.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	4a0b      	ldr	r2, [pc, #44]	; (8001aec <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ac0:	fb02 f303 	mul.w	r3, r2, r3
 8001ac4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac8:	623b      	str	r3, [r7, #32]
      break;
 8001aca:	e002      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001acc:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ace:	623b      	str	r3, [r7, #32]
      break;
 8001ad0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ad2:	6a3b      	ldr	r3, [r7, #32]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3728      	adds	r7, #40	; 0x28
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc90      	pop	{r4, r7}
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	08002cc4 	.word	0x08002cc4
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	007a1200 	.word	0x007a1200
 8001aec:	003d0900 	.word	0x003d0900

08001af0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001af8:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <RCC_Delay+0x34>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <RCC_Delay+0x38>)
 8001afe:	fba2 2303 	umull	r2, r3, r2, r3
 8001b02:	0a5b      	lsrs	r3, r3, #9
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	fb02 f303 	mul.w	r3, r2, r3
 8001b0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b0c:	bf00      	nop
  }
  while (Delay --);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1e5a      	subs	r2, r3, #1
 8001b12:	60fa      	str	r2, [r7, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1f9      	bne.n	8001b0c <RCC_Delay+0x1c>
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr
 8001b24:	20000020 	.word	0x20000020
 8001b28:	10624dd3 	.word	0x10624dd3

08001b2c <__errno>:
 8001b2c:	4b01      	ldr	r3, [pc, #4]	; (8001b34 <__errno+0x8>)
 8001b2e:	6818      	ldr	r0, [r3, #0]
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	2000002c 	.word	0x2000002c

08001b38 <__libc_init_array>:
 8001b38:	b570      	push	{r4, r5, r6, lr}
 8001b3a:	2600      	movs	r6, #0
 8001b3c:	4d0c      	ldr	r5, [pc, #48]	; (8001b70 <__libc_init_array+0x38>)
 8001b3e:	4c0d      	ldr	r4, [pc, #52]	; (8001b74 <__libc_init_array+0x3c>)
 8001b40:	1b64      	subs	r4, r4, r5
 8001b42:	10a4      	asrs	r4, r4, #2
 8001b44:	42a6      	cmp	r6, r4
 8001b46:	d109      	bne.n	8001b5c <__libc_init_array+0x24>
 8001b48:	f001 f88e 	bl	8002c68 <_init>
 8001b4c:	2600      	movs	r6, #0
 8001b4e:	4d0a      	ldr	r5, [pc, #40]	; (8001b78 <__libc_init_array+0x40>)
 8001b50:	4c0a      	ldr	r4, [pc, #40]	; (8001b7c <__libc_init_array+0x44>)
 8001b52:	1b64      	subs	r4, r4, r5
 8001b54:	10a4      	asrs	r4, r4, #2
 8001b56:	42a6      	cmp	r6, r4
 8001b58:	d105      	bne.n	8001b66 <__libc_init_array+0x2e>
 8001b5a:	bd70      	pop	{r4, r5, r6, pc}
 8001b5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b60:	4798      	blx	r3
 8001b62:	3601      	adds	r6, #1
 8001b64:	e7ee      	b.n	8001b44 <__libc_init_array+0xc>
 8001b66:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b6a:	4798      	blx	r3
 8001b6c:	3601      	adds	r6, #1
 8001b6e:	e7f2      	b.n	8001b56 <__libc_init_array+0x1e>
 8001b70:	08002e2c 	.word	0x08002e2c
 8001b74:	08002e2c 	.word	0x08002e2c
 8001b78:	08002e2c 	.word	0x08002e2c
 8001b7c:	08002e30 	.word	0x08002e30

08001b80 <memset>:
 8001b80:	4603      	mov	r3, r0
 8001b82:	4402      	add	r2, r0
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d100      	bne.n	8001b8a <memset+0xa>
 8001b88:	4770      	bx	lr
 8001b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8001b8e:	e7f9      	b.n	8001b84 <memset+0x4>

08001b90 <srand>:
 8001b90:	b538      	push	{r3, r4, r5, lr}
 8001b92:	4b10      	ldr	r3, [pc, #64]	; (8001bd4 <srand+0x44>)
 8001b94:	4604      	mov	r4, r0
 8001b96:	681d      	ldr	r5, [r3, #0]
 8001b98:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001b9a:	b9b3      	cbnz	r3, 8001bca <srand+0x3a>
 8001b9c:	2018      	movs	r0, #24
 8001b9e:	f000 f893 	bl	8001cc8 <malloc>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	63a8      	str	r0, [r5, #56]	; 0x38
 8001ba6:	b920      	cbnz	r0, 8001bb2 <srand+0x22>
 8001ba8:	2142      	movs	r1, #66	; 0x42
 8001baa:	4b0b      	ldr	r3, [pc, #44]	; (8001bd8 <srand+0x48>)
 8001bac:	480b      	ldr	r0, [pc, #44]	; (8001bdc <srand+0x4c>)
 8001bae:	f000 f85b 	bl	8001c68 <__assert_func>
 8001bb2:	490b      	ldr	r1, [pc, #44]	; (8001be0 <srand+0x50>)
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <srand+0x54>)
 8001bb6:	e9c0 1300 	strd	r1, r3, [r0]
 8001bba:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <srand+0x58>)
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	6083      	str	r3, [r0, #8]
 8001bc0:	230b      	movs	r3, #11
 8001bc2:	8183      	strh	r3, [r0, #12]
 8001bc4:	2001      	movs	r0, #1
 8001bc6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8001bce:	611c      	str	r4, [r3, #16]
 8001bd0:	615a      	str	r2, [r3, #20]
 8001bd2:	bd38      	pop	{r3, r4, r5, pc}
 8001bd4:	2000002c 	.word	0x2000002c
 8001bd8:	08002ce8 	.word	0x08002ce8
 8001bdc:	08002cff 	.word	0x08002cff
 8001be0:	abcd330e 	.word	0xabcd330e
 8001be4:	e66d1234 	.word	0xe66d1234
 8001be8:	0005deec 	.word	0x0005deec

08001bec <rand>:
 8001bec:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <rand+0x5c>)
 8001bee:	b510      	push	{r4, lr}
 8001bf0:	681c      	ldr	r4, [r3, #0]
 8001bf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001bf4:	b9b3      	cbnz	r3, 8001c24 <rand+0x38>
 8001bf6:	2018      	movs	r0, #24
 8001bf8:	f000 f866 	bl	8001cc8 <malloc>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	63a0      	str	r0, [r4, #56]	; 0x38
 8001c00:	b920      	cbnz	r0, 8001c0c <rand+0x20>
 8001c02:	214e      	movs	r1, #78	; 0x4e
 8001c04:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <rand+0x60>)
 8001c06:	4812      	ldr	r0, [pc, #72]	; (8001c50 <rand+0x64>)
 8001c08:	f000 f82e 	bl	8001c68 <__assert_func>
 8001c0c:	4911      	ldr	r1, [pc, #68]	; (8001c54 <rand+0x68>)
 8001c0e:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <rand+0x6c>)
 8001c10:	e9c0 1300 	strd	r1, r3, [r0]
 8001c14:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <rand+0x70>)
 8001c16:	2100      	movs	r1, #0
 8001c18:	6083      	str	r3, [r0, #8]
 8001c1a:	230b      	movs	r3, #11
 8001c1c:	8183      	strh	r3, [r0, #12]
 8001c1e:	2001      	movs	r0, #1
 8001c20:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001c24:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8001c26:	4a0e      	ldr	r2, [pc, #56]	; (8001c60 <rand+0x74>)
 8001c28:	6920      	ldr	r0, [r4, #16]
 8001c2a:	6963      	ldr	r3, [r4, #20]
 8001c2c:	4342      	muls	r2, r0
 8001c2e:	490d      	ldr	r1, [pc, #52]	; (8001c64 <rand+0x78>)
 8001c30:	fb01 2203 	mla	r2, r1, r3, r2
 8001c34:	fba0 0101 	umull	r0, r1, r0, r1
 8001c38:	1c43      	adds	r3, r0, #1
 8001c3a:	eb42 0001 	adc.w	r0, r2, r1
 8001c3e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8001c42:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001c46:	bd10      	pop	{r4, pc}
 8001c48:	2000002c 	.word	0x2000002c
 8001c4c:	08002ce8 	.word	0x08002ce8
 8001c50:	08002cff 	.word	0x08002cff
 8001c54:	abcd330e 	.word	0xabcd330e
 8001c58:	e66d1234 	.word	0xe66d1234
 8001c5c:	0005deec 	.word	0x0005deec
 8001c60:	5851f42d 	.word	0x5851f42d
 8001c64:	4c957f2d 	.word	0x4c957f2d

08001c68 <__assert_func>:
 8001c68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001c6a:	4614      	mov	r4, r2
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <__assert_func+0x2c>)
 8001c70:	4605      	mov	r5, r0
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	68d8      	ldr	r0, [r3, #12]
 8001c76:	b14c      	cbz	r4, 8001c8c <__assert_func+0x24>
 8001c78:	4b07      	ldr	r3, [pc, #28]	; (8001c98 <__assert_func+0x30>)
 8001c7a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8001c7e:	9100      	str	r1, [sp, #0]
 8001c80:	462b      	mov	r3, r5
 8001c82:	4906      	ldr	r1, [pc, #24]	; (8001c9c <__assert_func+0x34>)
 8001c84:	f000 f80e 	bl	8001ca4 <fiprintf>
 8001c88:	f000 fcc0 	bl	800260c <abort>
 8001c8c:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <__assert_func+0x38>)
 8001c8e:	461c      	mov	r4, r3
 8001c90:	e7f3      	b.n	8001c7a <__assert_func+0x12>
 8001c92:	bf00      	nop
 8001c94:	2000002c 	.word	0x2000002c
 8001c98:	08002d5a 	.word	0x08002d5a
 8001c9c:	08002d67 	.word	0x08002d67
 8001ca0:	08002d95 	.word	0x08002d95

08001ca4 <fiprintf>:
 8001ca4:	b40e      	push	{r1, r2, r3}
 8001ca6:	b503      	push	{r0, r1, lr}
 8001ca8:	4601      	mov	r1, r0
 8001caa:	ab03      	add	r3, sp, #12
 8001cac:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <fiprintf+0x20>)
 8001cae:	f853 2b04 	ldr.w	r2, [r3], #4
 8001cb2:	6800      	ldr	r0, [r0, #0]
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	f000 f913 	bl	8001ee0 <_vfiprintf_r>
 8001cba:	b002      	add	sp, #8
 8001cbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8001cc0:	b003      	add	sp, #12
 8001cc2:	4770      	bx	lr
 8001cc4:	2000002c 	.word	0x2000002c

08001cc8 <malloc>:
 8001cc8:	4b02      	ldr	r3, [pc, #8]	; (8001cd4 <malloc+0xc>)
 8001cca:	4601      	mov	r1, r0
 8001ccc:	6818      	ldr	r0, [r3, #0]
 8001cce:	f000 b86b 	b.w	8001da8 <_malloc_r>
 8001cd2:	bf00      	nop
 8001cd4:	2000002c 	.word	0x2000002c

08001cd8 <_free_r>:
 8001cd8:	b538      	push	{r3, r4, r5, lr}
 8001cda:	4605      	mov	r5, r0
 8001cdc:	2900      	cmp	r1, #0
 8001cde:	d040      	beq.n	8001d62 <_free_r+0x8a>
 8001ce0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ce4:	1f0c      	subs	r4, r1, #4
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	bfb8      	it	lt
 8001cea:	18e4      	addlt	r4, r4, r3
 8001cec:	f000 fec0 	bl	8002a70 <__malloc_lock>
 8001cf0:	4a1c      	ldr	r2, [pc, #112]	; (8001d64 <_free_r+0x8c>)
 8001cf2:	6813      	ldr	r3, [r2, #0]
 8001cf4:	b933      	cbnz	r3, 8001d04 <_free_r+0x2c>
 8001cf6:	6063      	str	r3, [r4, #4]
 8001cf8:	6014      	str	r4, [r2, #0]
 8001cfa:	4628      	mov	r0, r5
 8001cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d00:	f000 bebc 	b.w	8002a7c <__malloc_unlock>
 8001d04:	42a3      	cmp	r3, r4
 8001d06:	d908      	bls.n	8001d1a <_free_r+0x42>
 8001d08:	6820      	ldr	r0, [r4, #0]
 8001d0a:	1821      	adds	r1, r4, r0
 8001d0c:	428b      	cmp	r3, r1
 8001d0e:	bf01      	itttt	eq
 8001d10:	6819      	ldreq	r1, [r3, #0]
 8001d12:	685b      	ldreq	r3, [r3, #4]
 8001d14:	1809      	addeq	r1, r1, r0
 8001d16:	6021      	streq	r1, [r4, #0]
 8001d18:	e7ed      	b.n	8001cf6 <_free_r+0x1e>
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	b10b      	cbz	r3, 8001d24 <_free_r+0x4c>
 8001d20:	42a3      	cmp	r3, r4
 8001d22:	d9fa      	bls.n	8001d1a <_free_r+0x42>
 8001d24:	6811      	ldr	r1, [r2, #0]
 8001d26:	1850      	adds	r0, r2, r1
 8001d28:	42a0      	cmp	r0, r4
 8001d2a:	d10b      	bne.n	8001d44 <_free_r+0x6c>
 8001d2c:	6820      	ldr	r0, [r4, #0]
 8001d2e:	4401      	add	r1, r0
 8001d30:	1850      	adds	r0, r2, r1
 8001d32:	4283      	cmp	r3, r0
 8001d34:	6011      	str	r1, [r2, #0]
 8001d36:	d1e0      	bne.n	8001cfa <_free_r+0x22>
 8001d38:	6818      	ldr	r0, [r3, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	4401      	add	r1, r0
 8001d3e:	6011      	str	r1, [r2, #0]
 8001d40:	6053      	str	r3, [r2, #4]
 8001d42:	e7da      	b.n	8001cfa <_free_r+0x22>
 8001d44:	d902      	bls.n	8001d4c <_free_r+0x74>
 8001d46:	230c      	movs	r3, #12
 8001d48:	602b      	str	r3, [r5, #0]
 8001d4a:	e7d6      	b.n	8001cfa <_free_r+0x22>
 8001d4c:	6820      	ldr	r0, [r4, #0]
 8001d4e:	1821      	adds	r1, r4, r0
 8001d50:	428b      	cmp	r3, r1
 8001d52:	bf01      	itttt	eq
 8001d54:	6819      	ldreq	r1, [r3, #0]
 8001d56:	685b      	ldreq	r3, [r3, #4]
 8001d58:	1809      	addeq	r1, r1, r0
 8001d5a:	6021      	streq	r1, [r4, #0]
 8001d5c:	6063      	str	r3, [r4, #4]
 8001d5e:	6054      	str	r4, [r2, #4]
 8001d60:	e7cb      	b.n	8001cfa <_free_r+0x22>
 8001d62:	bd38      	pop	{r3, r4, r5, pc}
 8001d64:	200000b8 	.word	0x200000b8

08001d68 <sbrk_aligned>:
 8001d68:	b570      	push	{r4, r5, r6, lr}
 8001d6a:	4e0e      	ldr	r6, [pc, #56]	; (8001da4 <sbrk_aligned+0x3c>)
 8001d6c:	460c      	mov	r4, r1
 8001d6e:	6831      	ldr	r1, [r6, #0]
 8001d70:	4605      	mov	r5, r0
 8001d72:	b911      	cbnz	r1, 8001d7a <sbrk_aligned+0x12>
 8001d74:	f000 fb7a 	bl	800246c <_sbrk_r>
 8001d78:	6030      	str	r0, [r6, #0]
 8001d7a:	4621      	mov	r1, r4
 8001d7c:	4628      	mov	r0, r5
 8001d7e:	f000 fb75 	bl	800246c <_sbrk_r>
 8001d82:	1c43      	adds	r3, r0, #1
 8001d84:	d00a      	beq.n	8001d9c <sbrk_aligned+0x34>
 8001d86:	1cc4      	adds	r4, r0, #3
 8001d88:	f024 0403 	bic.w	r4, r4, #3
 8001d8c:	42a0      	cmp	r0, r4
 8001d8e:	d007      	beq.n	8001da0 <sbrk_aligned+0x38>
 8001d90:	1a21      	subs	r1, r4, r0
 8001d92:	4628      	mov	r0, r5
 8001d94:	f000 fb6a 	bl	800246c <_sbrk_r>
 8001d98:	3001      	adds	r0, #1
 8001d9a:	d101      	bne.n	8001da0 <sbrk_aligned+0x38>
 8001d9c:	f04f 34ff 	mov.w	r4, #4294967295
 8001da0:	4620      	mov	r0, r4
 8001da2:	bd70      	pop	{r4, r5, r6, pc}
 8001da4:	200000bc 	.word	0x200000bc

08001da8 <_malloc_r>:
 8001da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dac:	1ccd      	adds	r5, r1, #3
 8001dae:	f025 0503 	bic.w	r5, r5, #3
 8001db2:	3508      	adds	r5, #8
 8001db4:	2d0c      	cmp	r5, #12
 8001db6:	bf38      	it	cc
 8001db8:	250c      	movcc	r5, #12
 8001dba:	2d00      	cmp	r5, #0
 8001dbc:	4607      	mov	r7, r0
 8001dbe:	db01      	blt.n	8001dc4 <_malloc_r+0x1c>
 8001dc0:	42a9      	cmp	r1, r5
 8001dc2:	d905      	bls.n	8001dd0 <_malloc_r+0x28>
 8001dc4:	230c      	movs	r3, #12
 8001dc6:	2600      	movs	r6, #0
 8001dc8:	603b      	str	r3, [r7, #0]
 8001dca:	4630      	mov	r0, r6
 8001dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dd0:	4e2e      	ldr	r6, [pc, #184]	; (8001e8c <_malloc_r+0xe4>)
 8001dd2:	f000 fe4d 	bl	8002a70 <__malloc_lock>
 8001dd6:	6833      	ldr	r3, [r6, #0]
 8001dd8:	461c      	mov	r4, r3
 8001dda:	bb34      	cbnz	r4, 8001e2a <_malloc_r+0x82>
 8001ddc:	4629      	mov	r1, r5
 8001dde:	4638      	mov	r0, r7
 8001de0:	f7ff ffc2 	bl	8001d68 <sbrk_aligned>
 8001de4:	1c43      	adds	r3, r0, #1
 8001de6:	4604      	mov	r4, r0
 8001de8:	d14d      	bne.n	8001e86 <_malloc_r+0xde>
 8001dea:	6834      	ldr	r4, [r6, #0]
 8001dec:	4626      	mov	r6, r4
 8001dee:	2e00      	cmp	r6, #0
 8001df0:	d140      	bne.n	8001e74 <_malloc_r+0xcc>
 8001df2:	6823      	ldr	r3, [r4, #0]
 8001df4:	4631      	mov	r1, r6
 8001df6:	4638      	mov	r0, r7
 8001df8:	eb04 0803 	add.w	r8, r4, r3
 8001dfc:	f000 fb36 	bl	800246c <_sbrk_r>
 8001e00:	4580      	cmp	r8, r0
 8001e02:	d13a      	bne.n	8001e7a <_malloc_r+0xd2>
 8001e04:	6821      	ldr	r1, [r4, #0]
 8001e06:	3503      	adds	r5, #3
 8001e08:	1a6d      	subs	r5, r5, r1
 8001e0a:	f025 0503 	bic.w	r5, r5, #3
 8001e0e:	3508      	adds	r5, #8
 8001e10:	2d0c      	cmp	r5, #12
 8001e12:	bf38      	it	cc
 8001e14:	250c      	movcc	r5, #12
 8001e16:	4638      	mov	r0, r7
 8001e18:	4629      	mov	r1, r5
 8001e1a:	f7ff ffa5 	bl	8001d68 <sbrk_aligned>
 8001e1e:	3001      	adds	r0, #1
 8001e20:	d02b      	beq.n	8001e7a <_malloc_r+0xd2>
 8001e22:	6823      	ldr	r3, [r4, #0]
 8001e24:	442b      	add	r3, r5
 8001e26:	6023      	str	r3, [r4, #0]
 8001e28:	e00e      	b.n	8001e48 <_malloc_r+0xa0>
 8001e2a:	6822      	ldr	r2, [r4, #0]
 8001e2c:	1b52      	subs	r2, r2, r5
 8001e2e:	d41e      	bmi.n	8001e6e <_malloc_r+0xc6>
 8001e30:	2a0b      	cmp	r2, #11
 8001e32:	d916      	bls.n	8001e62 <_malloc_r+0xba>
 8001e34:	1961      	adds	r1, r4, r5
 8001e36:	42a3      	cmp	r3, r4
 8001e38:	6025      	str	r5, [r4, #0]
 8001e3a:	bf18      	it	ne
 8001e3c:	6059      	strne	r1, [r3, #4]
 8001e3e:	6863      	ldr	r3, [r4, #4]
 8001e40:	bf08      	it	eq
 8001e42:	6031      	streq	r1, [r6, #0]
 8001e44:	5162      	str	r2, [r4, r5]
 8001e46:	604b      	str	r3, [r1, #4]
 8001e48:	4638      	mov	r0, r7
 8001e4a:	f104 060b 	add.w	r6, r4, #11
 8001e4e:	f000 fe15 	bl	8002a7c <__malloc_unlock>
 8001e52:	f026 0607 	bic.w	r6, r6, #7
 8001e56:	1d23      	adds	r3, r4, #4
 8001e58:	1af2      	subs	r2, r6, r3
 8001e5a:	d0b6      	beq.n	8001dca <_malloc_r+0x22>
 8001e5c:	1b9b      	subs	r3, r3, r6
 8001e5e:	50a3      	str	r3, [r4, r2]
 8001e60:	e7b3      	b.n	8001dca <_malloc_r+0x22>
 8001e62:	6862      	ldr	r2, [r4, #4]
 8001e64:	42a3      	cmp	r3, r4
 8001e66:	bf0c      	ite	eq
 8001e68:	6032      	streq	r2, [r6, #0]
 8001e6a:	605a      	strne	r2, [r3, #4]
 8001e6c:	e7ec      	b.n	8001e48 <_malloc_r+0xa0>
 8001e6e:	4623      	mov	r3, r4
 8001e70:	6864      	ldr	r4, [r4, #4]
 8001e72:	e7b2      	b.n	8001dda <_malloc_r+0x32>
 8001e74:	4634      	mov	r4, r6
 8001e76:	6876      	ldr	r6, [r6, #4]
 8001e78:	e7b9      	b.n	8001dee <_malloc_r+0x46>
 8001e7a:	230c      	movs	r3, #12
 8001e7c:	4638      	mov	r0, r7
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	f000 fdfc 	bl	8002a7c <__malloc_unlock>
 8001e84:	e7a1      	b.n	8001dca <_malloc_r+0x22>
 8001e86:	6025      	str	r5, [r4, #0]
 8001e88:	e7de      	b.n	8001e48 <_malloc_r+0xa0>
 8001e8a:	bf00      	nop
 8001e8c:	200000b8 	.word	0x200000b8

08001e90 <__sfputc_r>:
 8001e90:	6893      	ldr	r3, [r2, #8]
 8001e92:	b410      	push	{r4}
 8001e94:	3b01      	subs	r3, #1
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	6093      	str	r3, [r2, #8]
 8001e9a:	da07      	bge.n	8001eac <__sfputc_r+0x1c>
 8001e9c:	6994      	ldr	r4, [r2, #24]
 8001e9e:	42a3      	cmp	r3, r4
 8001ea0:	db01      	blt.n	8001ea6 <__sfputc_r+0x16>
 8001ea2:	290a      	cmp	r1, #10
 8001ea4:	d102      	bne.n	8001eac <__sfputc_r+0x1c>
 8001ea6:	bc10      	pop	{r4}
 8001ea8:	f000 baf0 	b.w	800248c <__swbuf_r>
 8001eac:	6813      	ldr	r3, [r2, #0]
 8001eae:	1c58      	adds	r0, r3, #1
 8001eb0:	6010      	str	r0, [r2, #0]
 8001eb2:	7019      	strb	r1, [r3, #0]
 8001eb4:	4608      	mov	r0, r1
 8001eb6:	bc10      	pop	{r4}
 8001eb8:	4770      	bx	lr

08001eba <__sfputs_r>:
 8001eba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ebc:	4606      	mov	r6, r0
 8001ebe:	460f      	mov	r7, r1
 8001ec0:	4614      	mov	r4, r2
 8001ec2:	18d5      	adds	r5, r2, r3
 8001ec4:	42ac      	cmp	r4, r5
 8001ec6:	d101      	bne.n	8001ecc <__sfputs_r+0x12>
 8001ec8:	2000      	movs	r0, #0
 8001eca:	e007      	b.n	8001edc <__sfputs_r+0x22>
 8001ecc:	463a      	mov	r2, r7
 8001ece:	4630      	mov	r0, r6
 8001ed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ed4:	f7ff ffdc 	bl	8001e90 <__sfputc_r>
 8001ed8:	1c43      	adds	r3, r0, #1
 8001eda:	d1f3      	bne.n	8001ec4 <__sfputs_r+0xa>
 8001edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001ee0 <_vfiprintf_r>:
 8001ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ee4:	460d      	mov	r5, r1
 8001ee6:	4614      	mov	r4, r2
 8001ee8:	4698      	mov	r8, r3
 8001eea:	4606      	mov	r6, r0
 8001eec:	b09d      	sub	sp, #116	; 0x74
 8001eee:	b118      	cbz	r0, 8001ef8 <_vfiprintf_r+0x18>
 8001ef0:	6983      	ldr	r3, [r0, #24]
 8001ef2:	b90b      	cbnz	r3, 8001ef8 <_vfiprintf_r+0x18>
 8001ef4:	f000 fca8 	bl	8002848 <__sinit>
 8001ef8:	4b89      	ldr	r3, [pc, #548]	; (8002120 <_vfiprintf_r+0x240>)
 8001efa:	429d      	cmp	r5, r3
 8001efc:	d11b      	bne.n	8001f36 <_vfiprintf_r+0x56>
 8001efe:	6875      	ldr	r5, [r6, #4]
 8001f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001f02:	07d9      	lsls	r1, r3, #31
 8001f04:	d405      	bmi.n	8001f12 <_vfiprintf_r+0x32>
 8001f06:	89ab      	ldrh	r3, [r5, #12]
 8001f08:	059a      	lsls	r2, r3, #22
 8001f0a:	d402      	bmi.n	8001f12 <_vfiprintf_r+0x32>
 8001f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001f0e:	f000 fd39 	bl	8002984 <__retarget_lock_acquire_recursive>
 8001f12:	89ab      	ldrh	r3, [r5, #12]
 8001f14:	071b      	lsls	r3, r3, #28
 8001f16:	d501      	bpl.n	8001f1c <_vfiprintf_r+0x3c>
 8001f18:	692b      	ldr	r3, [r5, #16]
 8001f1a:	b9eb      	cbnz	r3, 8001f58 <_vfiprintf_r+0x78>
 8001f1c:	4629      	mov	r1, r5
 8001f1e:	4630      	mov	r0, r6
 8001f20:	f000 fb06 	bl	8002530 <__swsetup_r>
 8001f24:	b1c0      	cbz	r0, 8001f58 <_vfiprintf_r+0x78>
 8001f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001f28:	07dc      	lsls	r4, r3, #31
 8001f2a:	d50e      	bpl.n	8001f4a <_vfiprintf_r+0x6a>
 8001f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f30:	b01d      	add	sp, #116	; 0x74
 8001f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f36:	4b7b      	ldr	r3, [pc, #492]	; (8002124 <_vfiprintf_r+0x244>)
 8001f38:	429d      	cmp	r5, r3
 8001f3a:	d101      	bne.n	8001f40 <_vfiprintf_r+0x60>
 8001f3c:	68b5      	ldr	r5, [r6, #8]
 8001f3e:	e7df      	b.n	8001f00 <_vfiprintf_r+0x20>
 8001f40:	4b79      	ldr	r3, [pc, #484]	; (8002128 <_vfiprintf_r+0x248>)
 8001f42:	429d      	cmp	r5, r3
 8001f44:	bf08      	it	eq
 8001f46:	68f5      	ldreq	r5, [r6, #12]
 8001f48:	e7da      	b.n	8001f00 <_vfiprintf_r+0x20>
 8001f4a:	89ab      	ldrh	r3, [r5, #12]
 8001f4c:	0598      	lsls	r0, r3, #22
 8001f4e:	d4ed      	bmi.n	8001f2c <_vfiprintf_r+0x4c>
 8001f50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001f52:	f000 fd18 	bl	8002986 <__retarget_lock_release_recursive>
 8001f56:	e7e9      	b.n	8001f2c <_vfiprintf_r+0x4c>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8001f5c:	2320      	movs	r3, #32
 8001f5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001f62:	2330      	movs	r3, #48	; 0x30
 8001f64:	f04f 0901 	mov.w	r9, #1
 8001f68:	f8cd 800c 	str.w	r8, [sp, #12]
 8001f6c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800212c <_vfiprintf_r+0x24c>
 8001f70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001f74:	4623      	mov	r3, r4
 8001f76:	469a      	mov	sl, r3
 8001f78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001f7c:	b10a      	cbz	r2, 8001f82 <_vfiprintf_r+0xa2>
 8001f7e:	2a25      	cmp	r2, #37	; 0x25
 8001f80:	d1f9      	bne.n	8001f76 <_vfiprintf_r+0x96>
 8001f82:	ebba 0b04 	subs.w	fp, sl, r4
 8001f86:	d00b      	beq.n	8001fa0 <_vfiprintf_r+0xc0>
 8001f88:	465b      	mov	r3, fp
 8001f8a:	4622      	mov	r2, r4
 8001f8c:	4629      	mov	r1, r5
 8001f8e:	4630      	mov	r0, r6
 8001f90:	f7ff ff93 	bl	8001eba <__sfputs_r>
 8001f94:	3001      	adds	r0, #1
 8001f96:	f000 80aa 	beq.w	80020ee <_vfiprintf_r+0x20e>
 8001f9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001f9c:	445a      	add	r2, fp
 8001f9e:	9209      	str	r2, [sp, #36]	; 0x24
 8001fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	f000 80a2 	beq.w	80020ee <_vfiprintf_r+0x20e>
 8001faa:	2300      	movs	r3, #0
 8001fac:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001fb4:	f10a 0a01 	add.w	sl, sl, #1
 8001fb8:	9304      	str	r3, [sp, #16]
 8001fba:	9307      	str	r3, [sp, #28]
 8001fbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001fc0:	931a      	str	r3, [sp, #104]	; 0x68
 8001fc2:	4654      	mov	r4, sl
 8001fc4:	2205      	movs	r2, #5
 8001fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001fca:	4858      	ldr	r0, [pc, #352]	; (800212c <_vfiprintf_r+0x24c>)
 8001fcc:	f000 fd42 	bl	8002a54 <memchr>
 8001fd0:	9a04      	ldr	r2, [sp, #16]
 8001fd2:	b9d8      	cbnz	r0, 800200c <_vfiprintf_r+0x12c>
 8001fd4:	06d1      	lsls	r1, r2, #27
 8001fd6:	bf44      	itt	mi
 8001fd8:	2320      	movmi	r3, #32
 8001fda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001fde:	0713      	lsls	r3, r2, #28
 8001fe0:	bf44      	itt	mi
 8001fe2:	232b      	movmi	r3, #43	; 0x2b
 8001fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8001fec:	2b2a      	cmp	r3, #42	; 0x2a
 8001fee:	d015      	beq.n	800201c <_vfiprintf_r+0x13c>
 8001ff0:	4654      	mov	r4, sl
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	f04f 0c0a 	mov.w	ip, #10
 8001ff8:	9a07      	ldr	r2, [sp, #28]
 8001ffa:	4621      	mov	r1, r4
 8001ffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002000:	3b30      	subs	r3, #48	; 0x30
 8002002:	2b09      	cmp	r3, #9
 8002004:	d94e      	bls.n	80020a4 <_vfiprintf_r+0x1c4>
 8002006:	b1b0      	cbz	r0, 8002036 <_vfiprintf_r+0x156>
 8002008:	9207      	str	r2, [sp, #28]
 800200a:	e014      	b.n	8002036 <_vfiprintf_r+0x156>
 800200c:	eba0 0308 	sub.w	r3, r0, r8
 8002010:	fa09 f303 	lsl.w	r3, r9, r3
 8002014:	4313      	orrs	r3, r2
 8002016:	46a2      	mov	sl, r4
 8002018:	9304      	str	r3, [sp, #16]
 800201a:	e7d2      	b.n	8001fc2 <_vfiprintf_r+0xe2>
 800201c:	9b03      	ldr	r3, [sp, #12]
 800201e:	1d19      	adds	r1, r3, #4
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	9103      	str	r1, [sp, #12]
 8002024:	2b00      	cmp	r3, #0
 8002026:	bfbb      	ittet	lt
 8002028:	425b      	neglt	r3, r3
 800202a:	f042 0202 	orrlt.w	r2, r2, #2
 800202e:	9307      	strge	r3, [sp, #28]
 8002030:	9307      	strlt	r3, [sp, #28]
 8002032:	bfb8      	it	lt
 8002034:	9204      	strlt	r2, [sp, #16]
 8002036:	7823      	ldrb	r3, [r4, #0]
 8002038:	2b2e      	cmp	r3, #46	; 0x2e
 800203a:	d10c      	bne.n	8002056 <_vfiprintf_r+0x176>
 800203c:	7863      	ldrb	r3, [r4, #1]
 800203e:	2b2a      	cmp	r3, #42	; 0x2a
 8002040:	d135      	bne.n	80020ae <_vfiprintf_r+0x1ce>
 8002042:	9b03      	ldr	r3, [sp, #12]
 8002044:	3402      	adds	r4, #2
 8002046:	1d1a      	adds	r2, r3, #4
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	9203      	str	r2, [sp, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	bfb8      	it	lt
 8002050:	f04f 33ff 	movlt.w	r3, #4294967295
 8002054:	9305      	str	r3, [sp, #20]
 8002056:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8002130 <_vfiprintf_r+0x250>
 800205a:	2203      	movs	r2, #3
 800205c:	4650      	mov	r0, sl
 800205e:	7821      	ldrb	r1, [r4, #0]
 8002060:	f000 fcf8 	bl	8002a54 <memchr>
 8002064:	b140      	cbz	r0, 8002078 <_vfiprintf_r+0x198>
 8002066:	2340      	movs	r3, #64	; 0x40
 8002068:	eba0 000a 	sub.w	r0, r0, sl
 800206c:	fa03 f000 	lsl.w	r0, r3, r0
 8002070:	9b04      	ldr	r3, [sp, #16]
 8002072:	3401      	adds	r4, #1
 8002074:	4303      	orrs	r3, r0
 8002076:	9304      	str	r3, [sp, #16]
 8002078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800207c:	2206      	movs	r2, #6
 800207e:	482d      	ldr	r0, [pc, #180]	; (8002134 <_vfiprintf_r+0x254>)
 8002080:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002084:	f000 fce6 	bl	8002a54 <memchr>
 8002088:	2800      	cmp	r0, #0
 800208a:	d03f      	beq.n	800210c <_vfiprintf_r+0x22c>
 800208c:	4b2a      	ldr	r3, [pc, #168]	; (8002138 <_vfiprintf_r+0x258>)
 800208e:	bb1b      	cbnz	r3, 80020d8 <_vfiprintf_r+0x1f8>
 8002090:	9b03      	ldr	r3, [sp, #12]
 8002092:	3307      	adds	r3, #7
 8002094:	f023 0307 	bic.w	r3, r3, #7
 8002098:	3308      	adds	r3, #8
 800209a:	9303      	str	r3, [sp, #12]
 800209c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800209e:	443b      	add	r3, r7
 80020a0:	9309      	str	r3, [sp, #36]	; 0x24
 80020a2:	e767      	b.n	8001f74 <_vfiprintf_r+0x94>
 80020a4:	460c      	mov	r4, r1
 80020a6:	2001      	movs	r0, #1
 80020a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80020ac:	e7a5      	b.n	8001ffa <_vfiprintf_r+0x11a>
 80020ae:	2300      	movs	r3, #0
 80020b0:	f04f 0c0a 	mov.w	ip, #10
 80020b4:	4619      	mov	r1, r3
 80020b6:	3401      	adds	r4, #1
 80020b8:	9305      	str	r3, [sp, #20]
 80020ba:	4620      	mov	r0, r4
 80020bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80020c0:	3a30      	subs	r2, #48	; 0x30
 80020c2:	2a09      	cmp	r2, #9
 80020c4:	d903      	bls.n	80020ce <_vfiprintf_r+0x1ee>
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d0c5      	beq.n	8002056 <_vfiprintf_r+0x176>
 80020ca:	9105      	str	r1, [sp, #20]
 80020cc:	e7c3      	b.n	8002056 <_vfiprintf_r+0x176>
 80020ce:	4604      	mov	r4, r0
 80020d0:	2301      	movs	r3, #1
 80020d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80020d6:	e7f0      	b.n	80020ba <_vfiprintf_r+0x1da>
 80020d8:	ab03      	add	r3, sp, #12
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	462a      	mov	r2, r5
 80020de:	4630      	mov	r0, r6
 80020e0:	4b16      	ldr	r3, [pc, #88]	; (800213c <_vfiprintf_r+0x25c>)
 80020e2:	a904      	add	r1, sp, #16
 80020e4:	f3af 8000 	nop.w
 80020e8:	4607      	mov	r7, r0
 80020ea:	1c78      	adds	r0, r7, #1
 80020ec:	d1d6      	bne.n	800209c <_vfiprintf_r+0x1bc>
 80020ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80020f0:	07d9      	lsls	r1, r3, #31
 80020f2:	d405      	bmi.n	8002100 <_vfiprintf_r+0x220>
 80020f4:	89ab      	ldrh	r3, [r5, #12]
 80020f6:	059a      	lsls	r2, r3, #22
 80020f8:	d402      	bmi.n	8002100 <_vfiprintf_r+0x220>
 80020fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80020fc:	f000 fc43 	bl	8002986 <__retarget_lock_release_recursive>
 8002100:	89ab      	ldrh	r3, [r5, #12]
 8002102:	065b      	lsls	r3, r3, #25
 8002104:	f53f af12 	bmi.w	8001f2c <_vfiprintf_r+0x4c>
 8002108:	9809      	ldr	r0, [sp, #36]	; 0x24
 800210a:	e711      	b.n	8001f30 <_vfiprintf_r+0x50>
 800210c:	ab03      	add	r3, sp, #12
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	462a      	mov	r2, r5
 8002112:	4630      	mov	r0, r6
 8002114:	4b09      	ldr	r3, [pc, #36]	; (800213c <_vfiprintf_r+0x25c>)
 8002116:	a904      	add	r1, sp, #16
 8002118:	f000 f882 	bl	8002220 <_printf_i>
 800211c:	e7e4      	b.n	80020e8 <_vfiprintf_r+0x208>
 800211e:	bf00      	nop
 8002120:	08002dec 	.word	0x08002dec
 8002124:	08002e0c 	.word	0x08002e0c
 8002128:	08002dcc 	.word	0x08002dcc
 800212c:	08002d96 	.word	0x08002d96
 8002130:	08002d9c 	.word	0x08002d9c
 8002134:	08002da0 	.word	0x08002da0
 8002138:	00000000 	.word	0x00000000
 800213c:	08001ebb 	.word	0x08001ebb

08002140 <_printf_common>:
 8002140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002144:	4616      	mov	r6, r2
 8002146:	4699      	mov	r9, r3
 8002148:	688a      	ldr	r2, [r1, #8]
 800214a:	690b      	ldr	r3, [r1, #16]
 800214c:	4607      	mov	r7, r0
 800214e:	4293      	cmp	r3, r2
 8002150:	bfb8      	it	lt
 8002152:	4613      	movlt	r3, r2
 8002154:	6033      	str	r3, [r6, #0]
 8002156:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800215a:	460c      	mov	r4, r1
 800215c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002160:	b10a      	cbz	r2, 8002166 <_printf_common+0x26>
 8002162:	3301      	adds	r3, #1
 8002164:	6033      	str	r3, [r6, #0]
 8002166:	6823      	ldr	r3, [r4, #0]
 8002168:	0699      	lsls	r1, r3, #26
 800216a:	bf42      	ittt	mi
 800216c:	6833      	ldrmi	r3, [r6, #0]
 800216e:	3302      	addmi	r3, #2
 8002170:	6033      	strmi	r3, [r6, #0]
 8002172:	6825      	ldr	r5, [r4, #0]
 8002174:	f015 0506 	ands.w	r5, r5, #6
 8002178:	d106      	bne.n	8002188 <_printf_common+0x48>
 800217a:	f104 0a19 	add.w	sl, r4, #25
 800217e:	68e3      	ldr	r3, [r4, #12]
 8002180:	6832      	ldr	r2, [r6, #0]
 8002182:	1a9b      	subs	r3, r3, r2
 8002184:	42ab      	cmp	r3, r5
 8002186:	dc28      	bgt.n	80021da <_printf_common+0x9a>
 8002188:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800218c:	1e13      	subs	r3, r2, #0
 800218e:	6822      	ldr	r2, [r4, #0]
 8002190:	bf18      	it	ne
 8002192:	2301      	movne	r3, #1
 8002194:	0692      	lsls	r2, r2, #26
 8002196:	d42d      	bmi.n	80021f4 <_printf_common+0xb4>
 8002198:	4649      	mov	r1, r9
 800219a:	4638      	mov	r0, r7
 800219c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80021a0:	47c0      	blx	r8
 80021a2:	3001      	adds	r0, #1
 80021a4:	d020      	beq.n	80021e8 <_printf_common+0xa8>
 80021a6:	6823      	ldr	r3, [r4, #0]
 80021a8:	68e5      	ldr	r5, [r4, #12]
 80021aa:	f003 0306 	and.w	r3, r3, #6
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	bf18      	it	ne
 80021b2:	2500      	movne	r5, #0
 80021b4:	6832      	ldr	r2, [r6, #0]
 80021b6:	f04f 0600 	mov.w	r6, #0
 80021ba:	68a3      	ldr	r3, [r4, #8]
 80021bc:	bf08      	it	eq
 80021be:	1aad      	subeq	r5, r5, r2
 80021c0:	6922      	ldr	r2, [r4, #16]
 80021c2:	bf08      	it	eq
 80021c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80021c8:	4293      	cmp	r3, r2
 80021ca:	bfc4      	itt	gt
 80021cc:	1a9b      	subgt	r3, r3, r2
 80021ce:	18ed      	addgt	r5, r5, r3
 80021d0:	341a      	adds	r4, #26
 80021d2:	42b5      	cmp	r5, r6
 80021d4:	d11a      	bne.n	800220c <_printf_common+0xcc>
 80021d6:	2000      	movs	r0, #0
 80021d8:	e008      	b.n	80021ec <_printf_common+0xac>
 80021da:	2301      	movs	r3, #1
 80021dc:	4652      	mov	r2, sl
 80021de:	4649      	mov	r1, r9
 80021e0:	4638      	mov	r0, r7
 80021e2:	47c0      	blx	r8
 80021e4:	3001      	adds	r0, #1
 80021e6:	d103      	bne.n	80021f0 <_printf_common+0xb0>
 80021e8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021f0:	3501      	adds	r5, #1
 80021f2:	e7c4      	b.n	800217e <_printf_common+0x3e>
 80021f4:	2030      	movs	r0, #48	; 0x30
 80021f6:	18e1      	adds	r1, r4, r3
 80021f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002202:	4422      	add	r2, r4
 8002204:	3302      	adds	r3, #2
 8002206:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800220a:	e7c5      	b.n	8002198 <_printf_common+0x58>
 800220c:	2301      	movs	r3, #1
 800220e:	4622      	mov	r2, r4
 8002210:	4649      	mov	r1, r9
 8002212:	4638      	mov	r0, r7
 8002214:	47c0      	blx	r8
 8002216:	3001      	adds	r0, #1
 8002218:	d0e6      	beq.n	80021e8 <_printf_common+0xa8>
 800221a:	3601      	adds	r6, #1
 800221c:	e7d9      	b.n	80021d2 <_printf_common+0x92>
	...

08002220 <_printf_i>:
 8002220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002224:	7e0f      	ldrb	r7, [r1, #24]
 8002226:	4691      	mov	r9, r2
 8002228:	2f78      	cmp	r7, #120	; 0x78
 800222a:	4680      	mov	r8, r0
 800222c:	460c      	mov	r4, r1
 800222e:	469a      	mov	sl, r3
 8002230:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002232:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002236:	d807      	bhi.n	8002248 <_printf_i+0x28>
 8002238:	2f62      	cmp	r7, #98	; 0x62
 800223a:	d80a      	bhi.n	8002252 <_printf_i+0x32>
 800223c:	2f00      	cmp	r7, #0
 800223e:	f000 80d9 	beq.w	80023f4 <_printf_i+0x1d4>
 8002242:	2f58      	cmp	r7, #88	; 0x58
 8002244:	f000 80a4 	beq.w	8002390 <_printf_i+0x170>
 8002248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800224c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002250:	e03a      	b.n	80022c8 <_printf_i+0xa8>
 8002252:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002256:	2b15      	cmp	r3, #21
 8002258:	d8f6      	bhi.n	8002248 <_printf_i+0x28>
 800225a:	a101      	add	r1, pc, #4	; (adr r1, 8002260 <_printf_i+0x40>)
 800225c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002260:	080022b9 	.word	0x080022b9
 8002264:	080022cd 	.word	0x080022cd
 8002268:	08002249 	.word	0x08002249
 800226c:	08002249 	.word	0x08002249
 8002270:	08002249 	.word	0x08002249
 8002274:	08002249 	.word	0x08002249
 8002278:	080022cd 	.word	0x080022cd
 800227c:	08002249 	.word	0x08002249
 8002280:	08002249 	.word	0x08002249
 8002284:	08002249 	.word	0x08002249
 8002288:	08002249 	.word	0x08002249
 800228c:	080023db 	.word	0x080023db
 8002290:	080022fd 	.word	0x080022fd
 8002294:	080023bd 	.word	0x080023bd
 8002298:	08002249 	.word	0x08002249
 800229c:	08002249 	.word	0x08002249
 80022a0:	080023fd 	.word	0x080023fd
 80022a4:	08002249 	.word	0x08002249
 80022a8:	080022fd 	.word	0x080022fd
 80022ac:	08002249 	.word	0x08002249
 80022b0:	08002249 	.word	0x08002249
 80022b4:	080023c5 	.word	0x080023c5
 80022b8:	682b      	ldr	r3, [r5, #0]
 80022ba:	1d1a      	adds	r2, r3, #4
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	602a      	str	r2, [r5, #0]
 80022c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80022c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0a4      	b.n	8002416 <_printf_i+0x1f6>
 80022cc:	6820      	ldr	r0, [r4, #0]
 80022ce:	6829      	ldr	r1, [r5, #0]
 80022d0:	0606      	lsls	r6, r0, #24
 80022d2:	f101 0304 	add.w	r3, r1, #4
 80022d6:	d50a      	bpl.n	80022ee <_printf_i+0xce>
 80022d8:	680e      	ldr	r6, [r1, #0]
 80022da:	602b      	str	r3, [r5, #0]
 80022dc:	2e00      	cmp	r6, #0
 80022de:	da03      	bge.n	80022e8 <_printf_i+0xc8>
 80022e0:	232d      	movs	r3, #45	; 0x2d
 80022e2:	4276      	negs	r6, r6
 80022e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022e8:	230a      	movs	r3, #10
 80022ea:	485e      	ldr	r0, [pc, #376]	; (8002464 <_printf_i+0x244>)
 80022ec:	e019      	b.n	8002322 <_printf_i+0x102>
 80022ee:	680e      	ldr	r6, [r1, #0]
 80022f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80022f4:	602b      	str	r3, [r5, #0]
 80022f6:	bf18      	it	ne
 80022f8:	b236      	sxthne	r6, r6
 80022fa:	e7ef      	b.n	80022dc <_printf_i+0xbc>
 80022fc:	682b      	ldr	r3, [r5, #0]
 80022fe:	6820      	ldr	r0, [r4, #0]
 8002300:	1d19      	adds	r1, r3, #4
 8002302:	6029      	str	r1, [r5, #0]
 8002304:	0601      	lsls	r1, r0, #24
 8002306:	d501      	bpl.n	800230c <_printf_i+0xec>
 8002308:	681e      	ldr	r6, [r3, #0]
 800230a:	e002      	b.n	8002312 <_printf_i+0xf2>
 800230c:	0646      	lsls	r6, r0, #25
 800230e:	d5fb      	bpl.n	8002308 <_printf_i+0xe8>
 8002310:	881e      	ldrh	r6, [r3, #0]
 8002312:	2f6f      	cmp	r7, #111	; 0x6f
 8002314:	bf0c      	ite	eq
 8002316:	2308      	moveq	r3, #8
 8002318:	230a      	movne	r3, #10
 800231a:	4852      	ldr	r0, [pc, #328]	; (8002464 <_printf_i+0x244>)
 800231c:	2100      	movs	r1, #0
 800231e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002322:	6865      	ldr	r5, [r4, #4]
 8002324:	2d00      	cmp	r5, #0
 8002326:	bfa8      	it	ge
 8002328:	6821      	ldrge	r1, [r4, #0]
 800232a:	60a5      	str	r5, [r4, #8]
 800232c:	bfa4      	itt	ge
 800232e:	f021 0104 	bicge.w	r1, r1, #4
 8002332:	6021      	strge	r1, [r4, #0]
 8002334:	b90e      	cbnz	r6, 800233a <_printf_i+0x11a>
 8002336:	2d00      	cmp	r5, #0
 8002338:	d04d      	beq.n	80023d6 <_printf_i+0x1b6>
 800233a:	4615      	mov	r5, r2
 800233c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002340:	fb03 6711 	mls	r7, r3, r1, r6
 8002344:	5dc7      	ldrb	r7, [r0, r7]
 8002346:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800234a:	4637      	mov	r7, r6
 800234c:	42bb      	cmp	r3, r7
 800234e:	460e      	mov	r6, r1
 8002350:	d9f4      	bls.n	800233c <_printf_i+0x11c>
 8002352:	2b08      	cmp	r3, #8
 8002354:	d10b      	bne.n	800236e <_printf_i+0x14e>
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	07de      	lsls	r6, r3, #31
 800235a:	d508      	bpl.n	800236e <_printf_i+0x14e>
 800235c:	6923      	ldr	r3, [r4, #16]
 800235e:	6861      	ldr	r1, [r4, #4]
 8002360:	4299      	cmp	r1, r3
 8002362:	bfde      	ittt	le
 8002364:	2330      	movle	r3, #48	; 0x30
 8002366:	f805 3c01 	strble.w	r3, [r5, #-1]
 800236a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800236e:	1b52      	subs	r2, r2, r5
 8002370:	6122      	str	r2, [r4, #16]
 8002372:	464b      	mov	r3, r9
 8002374:	4621      	mov	r1, r4
 8002376:	4640      	mov	r0, r8
 8002378:	f8cd a000 	str.w	sl, [sp]
 800237c:	aa03      	add	r2, sp, #12
 800237e:	f7ff fedf 	bl	8002140 <_printf_common>
 8002382:	3001      	adds	r0, #1
 8002384:	d14c      	bne.n	8002420 <_printf_i+0x200>
 8002386:	f04f 30ff 	mov.w	r0, #4294967295
 800238a:	b004      	add	sp, #16
 800238c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002390:	4834      	ldr	r0, [pc, #208]	; (8002464 <_printf_i+0x244>)
 8002392:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002396:	6829      	ldr	r1, [r5, #0]
 8002398:	6823      	ldr	r3, [r4, #0]
 800239a:	f851 6b04 	ldr.w	r6, [r1], #4
 800239e:	6029      	str	r1, [r5, #0]
 80023a0:	061d      	lsls	r5, r3, #24
 80023a2:	d514      	bpl.n	80023ce <_printf_i+0x1ae>
 80023a4:	07df      	lsls	r7, r3, #31
 80023a6:	bf44      	itt	mi
 80023a8:	f043 0320 	orrmi.w	r3, r3, #32
 80023ac:	6023      	strmi	r3, [r4, #0]
 80023ae:	b91e      	cbnz	r6, 80023b8 <_printf_i+0x198>
 80023b0:	6823      	ldr	r3, [r4, #0]
 80023b2:	f023 0320 	bic.w	r3, r3, #32
 80023b6:	6023      	str	r3, [r4, #0]
 80023b8:	2310      	movs	r3, #16
 80023ba:	e7af      	b.n	800231c <_printf_i+0xfc>
 80023bc:	6823      	ldr	r3, [r4, #0]
 80023be:	f043 0320 	orr.w	r3, r3, #32
 80023c2:	6023      	str	r3, [r4, #0]
 80023c4:	2378      	movs	r3, #120	; 0x78
 80023c6:	4828      	ldr	r0, [pc, #160]	; (8002468 <_printf_i+0x248>)
 80023c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80023cc:	e7e3      	b.n	8002396 <_printf_i+0x176>
 80023ce:	0659      	lsls	r1, r3, #25
 80023d0:	bf48      	it	mi
 80023d2:	b2b6      	uxthmi	r6, r6
 80023d4:	e7e6      	b.n	80023a4 <_printf_i+0x184>
 80023d6:	4615      	mov	r5, r2
 80023d8:	e7bb      	b.n	8002352 <_printf_i+0x132>
 80023da:	682b      	ldr	r3, [r5, #0]
 80023dc:	6826      	ldr	r6, [r4, #0]
 80023de:	1d18      	adds	r0, r3, #4
 80023e0:	6961      	ldr	r1, [r4, #20]
 80023e2:	6028      	str	r0, [r5, #0]
 80023e4:	0635      	lsls	r5, r6, #24
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	d501      	bpl.n	80023ee <_printf_i+0x1ce>
 80023ea:	6019      	str	r1, [r3, #0]
 80023ec:	e002      	b.n	80023f4 <_printf_i+0x1d4>
 80023ee:	0670      	lsls	r0, r6, #25
 80023f0:	d5fb      	bpl.n	80023ea <_printf_i+0x1ca>
 80023f2:	8019      	strh	r1, [r3, #0]
 80023f4:	2300      	movs	r3, #0
 80023f6:	4615      	mov	r5, r2
 80023f8:	6123      	str	r3, [r4, #16]
 80023fa:	e7ba      	b.n	8002372 <_printf_i+0x152>
 80023fc:	682b      	ldr	r3, [r5, #0]
 80023fe:	2100      	movs	r1, #0
 8002400:	1d1a      	adds	r2, r3, #4
 8002402:	602a      	str	r2, [r5, #0]
 8002404:	681d      	ldr	r5, [r3, #0]
 8002406:	6862      	ldr	r2, [r4, #4]
 8002408:	4628      	mov	r0, r5
 800240a:	f000 fb23 	bl	8002a54 <memchr>
 800240e:	b108      	cbz	r0, 8002414 <_printf_i+0x1f4>
 8002410:	1b40      	subs	r0, r0, r5
 8002412:	6060      	str	r0, [r4, #4]
 8002414:	6863      	ldr	r3, [r4, #4]
 8002416:	6123      	str	r3, [r4, #16]
 8002418:	2300      	movs	r3, #0
 800241a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800241e:	e7a8      	b.n	8002372 <_printf_i+0x152>
 8002420:	462a      	mov	r2, r5
 8002422:	4649      	mov	r1, r9
 8002424:	4640      	mov	r0, r8
 8002426:	6923      	ldr	r3, [r4, #16]
 8002428:	47d0      	blx	sl
 800242a:	3001      	adds	r0, #1
 800242c:	d0ab      	beq.n	8002386 <_printf_i+0x166>
 800242e:	6823      	ldr	r3, [r4, #0]
 8002430:	079b      	lsls	r3, r3, #30
 8002432:	d413      	bmi.n	800245c <_printf_i+0x23c>
 8002434:	68e0      	ldr	r0, [r4, #12]
 8002436:	9b03      	ldr	r3, [sp, #12]
 8002438:	4298      	cmp	r0, r3
 800243a:	bfb8      	it	lt
 800243c:	4618      	movlt	r0, r3
 800243e:	e7a4      	b.n	800238a <_printf_i+0x16a>
 8002440:	2301      	movs	r3, #1
 8002442:	4632      	mov	r2, r6
 8002444:	4649      	mov	r1, r9
 8002446:	4640      	mov	r0, r8
 8002448:	47d0      	blx	sl
 800244a:	3001      	adds	r0, #1
 800244c:	d09b      	beq.n	8002386 <_printf_i+0x166>
 800244e:	3501      	adds	r5, #1
 8002450:	68e3      	ldr	r3, [r4, #12]
 8002452:	9903      	ldr	r1, [sp, #12]
 8002454:	1a5b      	subs	r3, r3, r1
 8002456:	42ab      	cmp	r3, r5
 8002458:	dcf2      	bgt.n	8002440 <_printf_i+0x220>
 800245a:	e7eb      	b.n	8002434 <_printf_i+0x214>
 800245c:	2500      	movs	r5, #0
 800245e:	f104 0619 	add.w	r6, r4, #25
 8002462:	e7f5      	b.n	8002450 <_printf_i+0x230>
 8002464:	08002da7 	.word	0x08002da7
 8002468:	08002db8 	.word	0x08002db8

0800246c <_sbrk_r>:
 800246c:	b538      	push	{r3, r4, r5, lr}
 800246e:	2300      	movs	r3, #0
 8002470:	4d05      	ldr	r5, [pc, #20]	; (8002488 <_sbrk_r+0x1c>)
 8002472:	4604      	mov	r4, r0
 8002474:	4608      	mov	r0, r1
 8002476:	602b      	str	r3, [r5, #0]
 8002478:	f7fe fbce 	bl	8000c18 <_sbrk>
 800247c:	1c43      	adds	r3, r0, #1
 800247e:	d102      	bne.n	8002486 <_sbrk_r+0x1a>
 8002480:	682b      	ldr	r3, [r5, #0]
 8002482:	b103      	cbz	r3, 8002486 <_sbrk_r+0x1a>
 8002484:	6023      	str	r3, [r4, #0]
 8002486:	bd38      	pop	{r3, r4, r5, pc}
 8002488:	200000c4 	.word	0x200000c4

0800248c <__swbuf_r>:
 800248c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800248e:	460e      	mov	r6, r1
 8002490:	4614      	mov	r4, r2
 8002492:	4605      	mov	r5, r0
 8002494:	b118      	cbz	r0, 800249e <__swbuf_r+0x12>
 8002496:	6983      	ldr	r3, [r0, #24]
 8002498:	b90b      	cbnz	r3, 800249e <__swbuf_r+0x12>
 800249a:	f000 f9d5 	bl	8002848 <__sinit>
 800249e:	4b21      	ldr	r3, [pc, #132]	; (8002524 <__swbuf_r+0x98>)
 80024a0:	429c      	cmp	r4, r3
 80024a2:	d12b      	bne.n	80024fc <__swbuf_r+0x70>
 80024a4:	686c      	ldr	r4, [r5, #4]
 80024a6:	69a3      	ldr	r3, [r4, #24]
 80024a8:	60a3      	str	r3, [r4, #8]
 80024aa:	89a3      	ldrh	r3, [r4, #12]
 80024ac:	071a      	lsls	r2, r3, #28
 80024ae:	d52f      	bpl.n	8002510 <__swbuf_r+0x84>
 80024b0:	6923      	ldr	r3, [r4, #16]
 80024b2:	b36b      	cbz	r3, 8002510 <__swbuf_r+0x84>
 80024b4:	6923      	ldr	r3, [r4, #16]
 80024b6:	6820      	ldr	r0, [r4, #0]
 80024b8:	b2f6      	uxtb	r6, r6
 80024ba:	1ac0      	subs	r0, r0, r3
 80024bc:	6963      	ldr	r3, [r4, #20]
 80024be:	4637      	mov	r7, r6
 80024c0:	4283      	cmp	r3, r0
 80024c2:	dc04      	bgt.n	80024ce <__swbuf_r+0x42>
 80024c4:	4621      	mov	r1, r4
 80024c6:	4628      	mov	r0, r5
 80024c8:	f000 f92a 	bl	8002720 <_fflush_r>
 80024cc:	bb30      	cbnz	r0, 800251c <__swbuf_r+0x90>
 80024ce:	68a3      	ldr	r3, [r4, #8]
 80024d0:	3001      	adds	r0, #1
 80024d2:	3b01      	subs	r3, #1
 80024d4:	60a3      	str	r3, [r4, #8]
 80024d6:	6823      	ldr	r3, [r4, #0]
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	6022      	str	r2, [r4, #0]
 80024dc:	701e      	strb	r6, [r3, #0]
 80024de:	6963      	ldr	r3, [r4, #20]
 80024e0:	4283      	cmp	r3, r0
 80024e2:	d004      	beq.n	80024ee <__swbuf_r+0x62>
 80024e4:	89a3      	ldrh	r3, [r4, #12]
 80024e6:	07db      	lsls	r3, r3, #31
 80024e8:	d506      	bpl.n	80024f8 <__swbuf_r+0x6c>
 80024ea:	2e0a      	cmp	r6, #10
 80024ec:	d104      	bne.n	80024f8 <__swbuf_r+0x6c>
 80024ee:	4621      	mov	r1, r4
 80024f0:	4628      	mov	r0, r5
 80024f2:	f000 f915 	bl	8002720 <_fflush_r>
 80024f6:	b988      	cbnz	r0, 800251c <__swbuf_r+0x90>
 80024f8:	4638      	mov	r0, r7
 80024fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024fc:	4b0a      	ldr	r3, [pc, #40]	; (8002528 <__swbuf_r+0x9c>)
 80024fe:	429c      	cmp	r4, r3
 8002500:	d101      	bne.n	8002506 <__swbuf_r+0x7a>
 8002502:	68ac      	ldr	r4, [r5, #8]
 8002504:	e7cf      	b.n	80024a6 <__swbuf_r+0x1a>
 8002506:	4b09      	ldr	r3, [pc, #36]	; (800252c <__swbuf_r+0xa0>)
 8002508:	429c      	cmp	r4, r3
 800250a:	bf08      	it	eq
 800250c:	68ec      	ldreq	r4, [r5, #12]
 800250e:	e7ca      	b.n	80024a6 <__swbuf_r+0x1a>
 8002510:	4621      	mov	r1, r4
 8002512:	4628      	mov	r0, r5
 8002514:	f000 f80c 	bl	8002530 <__swsetup_r>
 8002518:	2800      	cmp	r0, #0
 800251a:	d0cb      	beq.n	80024b4 <__swbuf_r+0x28>
 800251c:	f04f 37ff 	mov.w	r7, #4294967295
 8002520:	e7ea      	b.n	80024f8 <__swbuf_r+0x6c>
 8002522:	bf00      	nop
 8002524:	08002dec 	.word	0x08002dec
 8002528:	08002e0c 	.word	0x08002e0c
 800252c:	08002dcc 	.word	0x08002dcc

08002530 <__swsetup_r>:
 8002530:	4b32      	ldr	r3, [pc, #200]	; (80025fc <__swsetup_r+0xcc>)
 8002532:	b570      	push	{r4, r5, r6, lr}
 8002534:	681d      	ldr	r5, [r3, #0]
 8002536:	4606      	mov	r6, r0
 8002538:	460c      	mov	r4, r1
 800253a:	b125      	cbz	r5, 8002546 <__swsetup_r+0x16>
 800253c:	69ab      	ldr	r3, [r5, #24]
 800253e:	b913      	cbnz	r3, 8002546 <__swsetup_r+0x16>
 8002540:	4628      	mov	r0, r5
 8002542:	f000 f981 	bl	8002848 <__sinit>
 8002546:	4b2e      	ldr	r3, [pc, #184]	; (8002600 <__swsetup_r+0xd0>)
 8002548:	429c      	cmp	r4, r3
 800254a:	d10f      	bne.n	800256c <__swsetup_r+0x3c>
 800254c:	686c      	ldr	r4, [r5, #4]
 800254e:	89a3      	ldrh	r3, [r4, #12]
 8002550:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002554:	0719      	lsls	r1, r3, #28
 8002556:	d42c      	bmi.n	80025b2 <__swsetup_r+0x82>
 8002558:	06dd      	lsls	r5, r3, #27
 800255a:	d411      	bmi.n	8002580 <__swsetup_r+0x50>
 800255c:	2309      	movs	r3, #9
 800255e:	6033      	str	r3, [r6, #0]
 8002560:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002564:	f04f 30ff 	mov.w	r0, #4294967295
 8002568:	81a3      	strh	r3, [r4, #12]
 800256a:	e03e      	b.n	80025ea <__swsetup_r+0xba>
 800256c:	4b25      	ldr	r3, [pc, #148]	; (8002604 <__swsetup_r+0xd4>)
 800256e:	429c      	cmp	r4, r3
 8002570:	d101      	bne.n	8002576 <__swsetup_r+0x46>
 8002572:	68ac      	ldr	r4, [r5, #8]
 8002574:	e7eb      	b.n	800254e <__swsetup_r+0x1e>
 8002576:	4b24      	ldr	r3, [pc, #144]	; (8002608 <__swsetup_r+0xd8>)
 8002578:	429c      	cmp	r4, r3
 800257a:	bf08      	it	eq
 800257c:	68ec      	ldreq	r4, [r5, #12]
 800257e:	e7e6      	b.n	800254e <__swsetup_r+0x1e>
 8002580:	0758      	lsls	r0, r3, #29
 8002582:	d512      	bpl.n	80025aa <__swsetup_r+0x7a>
 8002584:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002586:	b141      	cbz	r1, 800259a <__swsetup_r+0x6a>
 8002588:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800258c:	4299      	cmp	r1, r3
 800258e:	d002      	beq.n	8002596 <__swsetup_r+0x66>
 8002590:	4630      	mov	r0, r6
 8002592:	f7ff fba1 	bl	8001cd8 <_free_r>
 8002596:	2300      	movs	r3, #0
 8002598:	6363      	str	r3, [r4, #52]	; 0x34
 800259a:	89a3      	ldrh	r3, [r4, #12]
 800259c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80025a0:	81a3      	strh	r3, [r4, #12]
 80025a2:	2300      	movs	r3, #0
 80025a4:	6063      	str	r3, [r4, #4]
 80025a6:	6923      	ldr	r3, [r4, #16]
 80025a8:	6023      	str	r3, [r4, #0]
 80025aa:	89a3      	ldrh	r3, [r4, #12]
 80025ac:	f043 0308 	orr.w	r3, r3, #8
 80025b0:	81a3      	strh	r3, [r4, #12]
 80025b2:	6923      	ldr	r3, [r4, #16]
 80025b4:	b94b      	cbnz	r3, 80025ca <__swsetup_r+0x9a>
 80025b6:	89a3      	ldrh	r3, [r4, #12]
 80025b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80025bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025c0:	d003      	beq.n	80025ca <__swsetup_r+0x9a>
 80025c2:	4621      	mov	r1, r4
 80025c4:	4630      	mov	r0, r6
 80025c6:	f000 fa05 	bl	80029d4 <__smakebuf_r>
 80025ca:	89a0      	ldrh	r0, [r4, #12]
 80025cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80025d0:	f010 0301 	ands.w	r3, r0, #1
 80025d4:	d00a      	beq.n	80025ec <__swsetup_r+0xbc>
 80025d6:	2300      	movs	r3, #0
 80025d8:	60a3      	str	r3, [r4, #8]
 80025da:	6963      	ldr	r3, [r4, #20]
 80025dc:	425b      	negs	r3, r3
 80025de:	61a3      	str	r3, [r4, #24]
 80025e0:	6923      	ldr	r3, [r4, #16]
 80025e2:	b943      	cbnz	r3, 80025f6 <__swsetup_r+0xc6>
 80025e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80025e8:	d1ba      	bne.n	8002560 <__swsetup_r+0x30>
 80025ea:	bd70      	pop	{r4, r5, r6, pc}
 80025ec:	0781      	lsls	r1, r0, #30
 80025ee:	bf58      	it	pl
 80025f0:	6963      	ldrpl	r3, [r4, #20]
 80025f2:	60a3      	str	r3, [r4, #8]
 80025f4:	e7f4      	b.n	80025e0 <__swsetup_r+0xb0>
 80025f6:	2000      	movs	r0, #0
 80025f8:	e7f7      	b.n	80025ea <__swsetup_r+0xba>
 80025fa:	bf00      	nop
 80025fc:	2000002c 	.word	0x2000002c
 8002600:	08002dec 	.word	0x08002dec
 8002604:	08002e0c 	.word	0x08002e0c
 8002608:	08002dcc 	.word	0x08002dcc

0800260c <abort>:
 800260c:	2006      	movs	r0, #6
 800260e:	b508      	push	{r3, lr}
 8002610:	f000 fa62 	bl	8002ad8 <raise>
 8002614:	2001      	movs	r0, #1
 8002616:	f7fe fa8b 	bl	8000b30 <_exit>
	...

0800261c <__sflush_r>:
 800261c:	898a      	ldrh	r2, [r1, #12]
 800261e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002620:	4605      	mov	r5, r0
 8002622:	0710      	lsls	r0, r2, #28
 8002624:	460c      	mov	r4, r1
 8002626:	d457      	bmi.n	80026d8 <__sflush_r+0xbc>
 8002628:	684b      	ldr	r3, [r1, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	dc04      	bgt.n	8002638 <__sflush_r+0x1c>
 800262e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002630:	2b00      	cmp	r3, #0
 8002632:	dc01      	bgt.n	8002638 <__sflush_r+0x1c>
 8002634:	2000      	movs	r0, #0
 8002636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002638:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800263a:	2e00      	cmp	r6, #0
 800263c:	d0fa      	beq.n	8002634 <__sflush_r+0x18>
 800263e:	2300      	movs	r3, #0
 8002640:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002644:	682f      	ldr	r7, [r5, #0]
 8002646:	602b      	str	r3, [r5, #0]
 8002648:	d032      	beq.n	80026b0 <__sflush_r+0x94>
 800264a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800264c:	89a3      	ldrh	r3, [r4, #12]
 800264e:	075a      	lsls	r2, r3, #29
 8002650:	d505      	bpl.n	800265e <__sflush_r+0x42>
 8002652:	6863      	ldr	r3, [r4, #4]
 8002654:	1ac0      	subs	r0, r0, r3
 8002656:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002658:	b10b      	cbz	r3, 800265e <__sflush_r+0x42>
 800265a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800265c:	1ac0      	subs	r0, r0, r3
 800265e:	2300      	movs	r3, #0
 8002660:	4602      	mov	r2, r0
 8002662:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002664:	4628      	mov	r0, r5
 8002666:	6a21      	ldr	r1, [r4, #32]
 8002668:	47b0      	blx	r6
 800266a:	1c43      	adds	r3, r0, #1
 800266c:	89a3      	ldrh	r3, [r4, #12]
 800266e:	d106      	bne.n	800267e <__sflush_r+0x62>
 8002670:	6829      	ldr	r1, [r5, #0]
 8002672:	291d      	cmp	r1, #29
 8002674:	d82c      	bhi.n	80026d0 <__sflush_r+0xb4>
 8002676:	4a29      	ldr	r2, [pc, #164]	; (800271c <__sflush_r+0x100>)
 8002678:	40ca      	lsrs	r2, r1
 800267a:	07d6      	lsls	r6, r2, #31
 800267c:	d528      	bpl.n	80026d0 <__sflush_r+0xb4>
 800267e:	2200      	movs	r2, #0
 8002680:	6062      	str	r2, [r4, #4]
 8002682:	6922      	ldr	r2, [r4, #16]
 8002684:	04d9      	lsls	r1, r3, #19
 8002686:	6022      	str	r2, [r4, #0]
 8002688:	d504      	bpl.n	8002694 <__sflush_r+0x78>
 800268a:	1c42      	adds	r2, r0, #1
 800268c:	d101      	bne.n	8002692 <__sflush_r+0x76>
 800268e:	682b      	ldr	r3, [r5, #0]
 8002690:	b903      	cbnz	r3, 8002694 <__sflush_r+0x78>
 8002692:	6560      	str	r0, [r4, #84]	; 0x54
 8002694:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002696:	602f      	str	r7, [r5, #0]
 8002698:	2900      	cmp	r1, #0
 800269a:	d0cb      	beq.n	8002634 <__sflush_r+0x18>
 800269c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80026a0:	4299      	cmp	r1, r3
 80026a2:	d002      	beq.n	80026aa <__sflush_r+0x8e>
 80026a4:	4628      	mov	r0, r5
 80026a6:	f7ff fb17 	bl	8001cd8 <_free_r>
 80026aa:	2000      	movs	r0, #0
 80026ac:	6360      	str	r0, [r4, #52]	; 0x34
 80026ae:	e7c2      	b.n	8002636 <__sflush_r+0x1a>
 80026b0:	6a21      	ldr	r1, [r4, #32]
 80026b2:	2301      	movs	r3, #1
 80026b4:	4628      	mov	r0, r5
 80026b6:	47b0      	blx	r6
 80026b8:	1c41      	adds	r1, r0, #1
 80026ba:	d1c7      	bne.n	800264c <__sflush_r+0x30>
 80026bc:	682b      	ldr	r3, [r5, #0]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0c4      	beq.n	800264c <__sflush_r+0x30>
 80026c2:	2b1d      	cmp	r3, #29
 80026c4:	d001      	beq.n	80026ca <__sflush_r+0xae>
 80026c6:	2b16      	cmp	r3, #22
 80026c8:	d101      	bne.n	80026ce <__sflush_r+0xb2>
 80026ca:	602f      	str	r7, [r5, #0]
 80026cc:	e7b2      	b.n	8002634 <__sflush_r+0x18>
 80026ce:	89a3      	ldrh	r3, [r4, #12]
 80026d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026d4:	81a3      	strh	r3, [r4, #12]
 80026d6:	e7ae      	b.n	8002636 <__sflush_r+0x1a>
 80026d8:	690f      	ldr	r7, [r1, #16]
 80026da:	2f00      	cmp	r7, #0
 80026dc:	d0aa      	beq.n	8002634 <__sflush_r+0x18>
 80026de:	0793      	lsls	r3, r2, #30
 80026e0:	bf18      	it	ne
 80026e2:	2300      	movne	r3, #0
 80026e4:	680e      	ldr	r6, [r1, #0]
 80026e6:	bf08      	it	eq
 80026e8:	694b      	ldreq	r3, [r1, #20]
 80026ea:	1bf6      	subs	r6, r6, r7
 80026ec:	600f      	str	r7, [r1, #0]
 80026ee:	608b      	str	r3, [r1, #8]
 80026f0:	2e00      	cmp	r6, #0
 80026f2:	dd9f      	ble.n	8002634 <__sflush_r+0x18>
 80026f4:	4633      	mov	r3, r6
 80026f6:	463a      	mov	r2, r7
 80026f8:	4628      	mov	r0, r5
 80026fa:	6a21      	ldr	r1, [r4, #32]
 80026fc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002700:	47e0      	blx	ip
 8002702:	2800      	cmp	r0, #0
 8002704:	dc06      	bgt.n	8002714 <__sflush_r+0xf8>
 8002706:	89a3      	ldrh	r3, [r4, #12]
 8002708:	f04f 30ff 	mov.w	r0, #4294967295
 800270c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002710:	81a3      	strh	r3, [r4, #12]
 8002712:	e790      	b.n	8002636 <__sflush_r+0x1a>
 8002714:	4407      	add	r7, r0
 8002716:	1a36      	subs	r6, r6, r0
 8002718:	e7ea      	b.n	80026f0 <__sflush_r+0xd4>
 800271a:	bf00      	nop
 800271c:	20400001 	.word	0x20400001

08002720 <_fflush_r>:
 8002720:	b538      	push	{r3, r4, r5, lr}
 8002722:	690b      	ldr	r3, [r1, #16]
 8002724:	4605      	mov	r5, r0
 8002726:	460c      	mov	r4, r1
 8002728:	b913      	cbnz	r3, 8002730 <_fflush_r+0x10>
 800272a:	2500      	movs	r5, #0
 800272c:	4628      	mov	r0, r5
 800272e:	bd38      	pop	{r3, r4, r5, pc}
 8002730:	b118      	cbz	r0, 800273a <_fflush_r+0x1a>
 8002732:	6983      	ldr	r3, [r0, #24]
 8002734:	b90b      	cbnz	r3, 800273a <_fflush_r+0x1a>
 8002736:	f000 f887 	bl	8002848 <__sinit>
 800273a:	4b14      	ldr	r3, [pc, #80]	; (800278c <_fflush_r+0x6c>)
 800273c:	429c      	cmp	r4, r3
 800273e:	d11b      	bne.n	8002778 <_fflush_r+0x58>
 8002740:	686c      	ldr	r4, [r5, #4]
 8002742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d0ef      	beq.n	800272a <_fflush_r+0xa>
 800274a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800274c:	07d0      	lsls	r0, r2, #31
 800274e:	d404      	bmi.n	800275a <_fflush_r+0x3a>
 8002750:	0599      	lsls	r1, r3, #22
 8002752:	d402      	bmi.n	800275a <_fflush_r+0x3a>
 8002754:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002756:	f000 f915 	bl	8002984 <__retarget_lock_acquire_recursive>
 800275a:	4628      	mov	r0, r5
 800275c:	4621      	mov	r1, r4
 800275e:	f7ff ff5d 	bl	800261c <__sflush_r>
 8002762:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002764:	4605      	mov	r5, r0
 8002766:	07da      	lsls	r2, r3, #31
 8002768:	d4e0      	bmi.n	800272c <_fflush_r+0xc>
 800276a:	89a3      	ldrh	r3, [r4, #12]
 800276c:	059b      	lsls	r3, r3, #22
 800276e:	d4dd      	bmi.n	800272c <_fflush_r+0xc>
 8002770:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002772:	f000 f908 	bl	8002986 <__retarget_lock_release_recursive>
 8002776:	e7d9      	b.n	800272c <_fflush_r+0xc>
 8002778:	4b05      	ldr	r3, [pc, #20]	; (8002790 <_fflush_r+0x70>)
 800277a:	429c      	cmp	r4, r3
 800277c:	d101      	bne.n	8002782 <_fflush_r+0x62>
 800277e:	68ac      	ldr	r4, [r5, #8]
 8002780:	e7df      	b.n	8002742 <_fflush_r+0x22>
 8002782:	4b04      	ldr	r3, [pc, #16]	; (8002794 <_fflush_r+0x74>)
 8002784:	429c      	cmp	r4, r3
 8002786:	bf08      	it	eq
 8002788:	68ec      	ldreq	r4, [r5, #12]
 800278a:	e7da      	b.n	8002742 <_fflush_r+0x22>
 800278c:	08002dec 	.word	0x08002dec
 8002790:	08002e0c 	.word	0x08002e0c
 8002794:	08002dcc 	.word	0x08002dcc

08002798 <std>:
 8002798:	2300      	movs	r3, #0
 800279a:	b510      	push	{r4, lr}
 800279c:	4604      	mov	r4, r0
 800279e:	e9c0 3300 	strd	r3, r3, [r0]
 80027a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80027a6:	6083      	str	r3, [r0, #8]
 80027a8:	8181      	strh	r1, [r0, #12]
 80027aa:	6643      	str	r3, [r0, #100]	; 0x64
 80027ac:	81c2      	strh	r2, [r0, #14]
 80027ae:	6183      	str	r3, [r0, #24]
 80027b0:	4619      	mov	r1, r3
 80027b2:	2208      	movs	r2, #8
 80027b4:	305c      	adds	r0, #92	; 0x5c
 80027b6:	f7ff f9e3 	bl	8001b80 <memset>
 80027ba:	4b05      	ldr	r3, [pc, #20]	; (80027d0 <std+0x38>)
 80027bc:	6224      	str	r4, [r4, #32]
 80027be:	6263      	str	r3, [r4, #36]	; 0x24
 80027c0:	4b04      	ldr	r3, [pc, #16]	; (80027d4 <std+0x3c>)
 80027c2:	62a3      	str	r3, [r4, #40]	; 0x28
 80027c4:	4b04      	ldr	r3, [pc, #16]	; (80027d8 <std+0x40>)
 80027c6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027c8:	4b04      	ldr	r3, [pc, #16]	; (80027dc <std+0x44>)
 80027ca:	6323      	str	r3, [r4, #48]	; 0x30
 80027cc:	bd10      	pop	{r4, pc}
 80027ce:	bf00      	nop
 80027d0:	08002b11 	.word	0x08002b11
 80027d4:	08002b33 	.word	0x08002b33
 80027d8:	08002b6b 	.word	0x08002b6b
 80027dc:	08002b8f 	.word	0x08002b8f

080027e0 <_cleanup_r>:
 80027e0:	4901      	ldr	r1, [pc, #4]	; (80027e8 <_cleanup_r+0x8>)
 80027e2:	f000 b8af 	b.w	8002944 <_fwalk_reent>
 80027e6:	bf00      	nop
 80027e8:	08002721 	.word	0x08002721

080027ec <__sfmoreglue>:
 80027ec:	2268      	movs	r2, #104	; 0x68
 80027ee:	b570      	push	{r4, r5, r6, lr}
 80027f0:	1e4d      	subs	r5, r1, #1
 80027f2:	4355      	muls	r5, r2
 80027f4:	460e      	mov	r6, r1
 80027f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80027fa:	f7ff fad5 	bl	8001da8 <_malloc_r>
 80027fe:	4604      	mov	r4, r0
 8002800:	b140      	cbz	r0, 8002814 <__sfmoreglue+0x28>
 8002802:	2100      	movs	r1, #0
 8002804:	e9c0 1600 	strd	r1, r6, [r0]
 8002808:	300c      	adds	r0, #12
 800280a:	60a0      	str	r0, [r4, #8]
 800280c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002810:	f7ff f9b6 	bl	8001b80 <memset>
 8002814:	4620      	mov	r0, r4
 8002816:	bd70      	pop	{r4, r5, r6, pc}

08002818 <__sfp_lock_acquire>:
 8002818:	4801      	ldr	r0, [pc, #4]	; (8002820 <__sfp_lock_acquire+0x8>)
 800281a:	f000 b8b3 	b.w	8002984 <__retarget_lock_acquire_recursive>
 800281e:	bf00      	nop
 8002820:	200000c1 	.word	0x200000c1

08002824 <__sfp_lock_release>:
 8002824:	4801      	ldr	r0, [pc, #4]	; (800282c <__sfp_lock_release+0x8>)
 8002826:	f000 b8ae 	b.w	8002986 <__retarget_lock_release_recursive>
 800282a:	bf00      	nop
 800282c:	200000c1 	.word	0x200000c1

08002830 <__sinit_lock_acquire>:
 8002830:	4801      	ldr	r0, [pc, #4]	; (8002838 <__sinit_lock_acquire+0x8>)
 8002832:	f000 b8a7 	b.w	8002984 <__retarget_lock_acquire_recursive>
 8002836:	bf00      	nop
 8002838:	200000c2 	.word	0x200000c2

0800283c <__sinit_lock_release>:
 800283c:	4801      	ldr	r0, [pc, #4]	; (8002844 <__sinit_lock_release+0x8>)
 800283e:	f000 b8a2 	b.w	8002986 <__retarget_lock_release_recursive>
 8002842:	bf00      	nop
 8002844:	200000c2 	.word	0x200000c2

08002848 <__sinit>:
 8002848:	b510      	push	{r4, lr}
 800284a:	4604      	mov	r4, r0
 800284c:	f7ff fff0 	bl	8002830 <__sinit_lock_acquire>
 8002850:	69a3      	ldr	r3, [r4, #24]
 8002852:	b11b      	cbz	r3, 800285c <__sinit+0x14>
 8002854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002858:	f7ff bff0 	b.w	800283c <__sinit_lock_release>
 800285c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002860:	6523      	str	r3, [r4, #80]	; 0x50
 8002862:	4b13      	ldr	r3, [pc, #76]	; (80028b0 <__sinit+0x68>)
 8002864:	4a13      	ldr	r2, [pc, #76]	; (80028b4 <__sinit+0x6c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	62a2      	str	r2, [r4, #40]	; 0x28
 800286a:	42a3      	cmp	r3, r4
 800286c:	bf08      	it	eq
 800286e:	2301      	moveq	r3, #1
 8002870:	4620      	mov	r0, r4
 8002872:	bf08      	it	eq
 8002874:	61a3      	streq	r3, [r4, #24]
 8002876:	f000 f81f 	bl	80028b8 <__sfp>
 800287a:	6060      	str	r0, [r4, #4]
 800287c:	4620      	mov	r0, r4
 800287e:	f000 f81b 	bl	80028b8 <__sfp>
 8002882:	60a0      	str	r0, [r4, #8]
 8002884:	4620      	mov	r0, r4
 8002886:	f000 f817 	bl	80028b8 <__sfp>
 800288a:	2200      	movs	r2, #0
 800288c:	2104      	movs	r1, #4
 800288e:	60e0      	str	r0, [r4, #12]
 8002890:	6860      	ldr	r0, [r4, #4]
 8002892:	f7ff ff81 	bl	8002798 <std>
 8002896:	2201      	movs	r2, #1
 8002898:	2109      	movs	r1, #9
 800289a:	68a0      	ldr	r0, [r4, #8]
 800289c:	f7ff ff7c 	bl	8002798 <std>
 80028a0:	2202      	movs	r2, #2
 80028a2:	2112      	movs	r1, #18
 80028a4:	68e0      	ldr	r0, [r4, #12]
 80028a6:	f7ff ff77 	bl	8002798 <std>
 80028aa:	2301      	movs	r3, #1
 80028ac:	61a3      	str	r3, [r4, #24]
 80028ae:	e7d1      	b.n	8002854 <__sinit+0xc>
 80028b0:	08002ce4 	.word	0x08002ce4
 80028b4:	080027e1 	.word	0x080027e1

080028b8 <__sfp>:
 80028b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ba:	4607      	mov	r7, r0
 80028bc:	f7ff ffac 	bl	8002818 <__sfp_lock_acquire>
 80028c0:	4b1e      	ldr	r3, [pc, #120]	; (800293c <__sfp+0x84>)
 80028c2:	681e      	ldr	r6, [r3, #0]
 80028c4:	69b3      	ldr	r3, [r6, #24]
 80028c6:	b913      	cbnz	r3, 80028ce <__sfp+0x16>
 80028c8:	4630      	mov	r0, r6
 80028ca:	f7ff ffbd 	bl	8002848 <__sinit>
 80028ce:	3648      	adds	r6, #72	; 0x48
 80028d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80028d4:	3b01      	subs	r3, #1
 80028d6:	d503      	bpl.n	80028e0 <__sfp+0x28>
 80028d8:	6833      	ldr	r3, [r6, #0]
 80028da:	b30b      	cbz	r3, 8002920 <__sfp+0x68>
 80028dc:	6836      	ldr	r6, [r6, #0]
 80028de:	e7f7      	b.n	80028d0 <__sfp+0x18>
 80028e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80028e4:	b9d5      	cbnz	r5, 800291c <__sfp+0x64>
 80028e6:	4b16      	ldr	r3, [pc, #88]	; (8002940 <__sfp+0x88>)
 80028e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80028ec:	60e3      	str	r3, [r4, #12]
 80028ee:	6665      	str	r5, [r4, #100]	; 0x64
 80028f0:	f000 f847 	bl	8002982 <__retarget_lock_init_recursive>
 80028f4:	f7ff ff96 	bl	8002824 <__sfp_lock_release>
 80028f8:	2208      	movs	r2, #8
 80028fa:	4629      	mov	r1, r5
 80028fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002900:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002904:	6025      	str	r5, [r4, #0]
 8002906:	61a5      	str	r5, [r4, #24]
 8002908:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800290c:	f7ff f938 	bl	8001b80 <memset>
 8002910:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002914:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002918:	4620      	mov	r0, r4
 800291a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800291c:	3468      	adds	r4, #104	; 0x68
 800291e:	e7d9      	b.n	80028d4 <__sfp+0x1c>
 8002920:	2104      	movs	r1, #4
 8002922:	4638      	mov	r0, r7
 8002924:	f7ff ff62 	bl	80027ec <__sfmoreglue>
 8002928:	4604      	mov	r4, r0
 800292a:	6030      	str	r0, [r6, #0]
 800292c:	2800      	cmp	r0, #0
 800292e:	d1d5      	bne.n	80028dc <__sfp+0x24>
 8002930:	f7ff ff78 	bl	8002824 <__sfp_lock_release>
 8002934:	230c      	movs	r3, #12
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	e7ee      	b.n	8002918 <__sfp+0x60>
 800293a:	bf00      	nop
 800293c:	08002ce4 	.word	0x08002ce4
 8002940:	ffff0001 	.word	0xffff0001

08002944 <_fwalk_reent>:
 8002944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002948:	4606      	mov	r6, r0
 800294a:	4688      	mov	r8, r1
 800294c:	2700      	movs	r7, #0
 800294e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002952:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002956:	f1b9 0901 	subs.w	r9, r9, #1
 800295a:	d505      	bpl.n	8002968 <_fwalk_reent+0x24>
 800295c:	6824      	ldr	r4, [r4, #0]
 800295e:	2c00      	cmp	r4, #0
 8002960:	d1f7      	bne.n	8002952 <_fwalk_reent+0xe>
 8002962:	4638      	mov	r0, r7
 8002964:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002968:	89ab      	ldrh	r3, [r5, #12]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d907      	bls.n	800297e <_fwalk_reent+0x3a>
 800296e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002972:	3301      	adds	r3, #1
 8002974:	d003      	beq.n	800297e <_fwalk_reent+0x3a>
 8002976:	4629      	mov	r1, r5
 8002978:	4630      	mov	r0, r6
 800297a:	47c0      	blx	r8
 800297c:	4307      	orrs	r7, r0
 800297e:	3568      	adds	r5, #104	; 0x68
 8002980:	e7e9      	b.n	8002956 <_fwalk_reent+0x12>

08002982 <__retarget_lock_init_recursive>:
 8002982:	4770      	bx	lr

08002984 <__retarget_lock_acquire_recursive>:
 8002984:	4770      	bx	lr

08002986 <__retarget_lock_release_recursive>:
 8002986:	4770      	bx	lr

08002988 <__swhatbuf_r>:
 8002988:	b570      	push	{r4, r5, r6, lr}
 800298a:	460e      	mov	r6, r1
 800298c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002990:	4614      	mov	r4, r2
 8002992:	2900      	cmp	r1, #0
 8002994:	461d      	mov	r5, r3
 8002996:	b096      	sub	sp, #88	; 0x58
 8002998:	da08      	bge.n	80029ac <__swhatbuf_r+0x24>
 800299a:	2200      	movs	r2, #0
 800299c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80029a0:	602a      	str	r2, [r5, #0]
 80029a2:	061a      	lsls	r2, r3, #24
 80029a4:	d410      	bmi.n	80029c8 <__swhatbuf_r+0x40>
 80029a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029aa:	e00e      	b.n	80029ca <__swhatbuf_r+0x42>
 80029ac:	466a      	mov	r2, sp
 80029ae:	f000 f915 	bl	8002bdc <_fstat_r>
 80029b2:	2800      	cmp	r0, #0
 80029b4:	dbf1      	blt.n	800299a <__swhatbuf_r+0x12>
 80029b6:	9a01      	ldr	r2, [sp, #4]
 80029b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80029bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80029c0:	425a      	negs	r2, r3
 80029c2:	415a      	adcs	r2, r3
 80029c4:	602a      	str	r2, [r5, #0]
 80029c6:	e7ee      	b.n	80029a6 <__swhatbuf_r+0x1e>
 80029c8:	2340      	movs	r3, #64	; 0x40
 80029ca:	2000      	movs	r0, #0
 80029cc:	6023      	str	r3, [r4, #0]
 80029ce:	b016      	add	sp, #88	; 0x58
 80029d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080029d4 <__smakebuf_r>:
 80029d4:	898b      	ldrh	r3, [r1, #12]
 80029d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80029d8:	079d      	lsls	r5, r3, #30
 80029da:	4606      	mov	r6, r0
 80029dc:	460c      	mov	r4, r1
 80029de:	d507      	bpl.n	80029f0 <__smakebuf_r+0x1c>
 80029e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80029e4:	6023      	str	r3, [r4, #0]
 80029e6:	6123      	str	r3, [r4, #16]
 80029e8:	2301      	movs	r3, #1
 80029ea:	6163      	str	r3, [r4, #20]
 80029ec:	b002      	add	sp, #8
 80029ee:	bd70      	pop	{r4, r5, r6, pc}
 80029f0:	466a      	mov	r2, sp
 80029f2:	ab01      	add	r3, sp, #4
 80029f4:	f7ff ffc8 	bl	8002988 <__swhatbuf_r>
 80029f8:	9900      	ldr	r1, [sp, #0]
 80029fa:	4605      	mov	r5, r0
 80029fc:	4630      	mov	r0, r6
 80029fe:	f7ff f9d3 	bl	8001da8 <_malloc_r>
 8002a02:	b948      	cbnz	r0, 8002a18 <__smakebuf_r+0x44>
 8002a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a08:	059a      	lsls	r2, r3, #22
 8002a0a:	d4ef      	bmi.n	80029ec <__smakebuf_r+0x18>
 8002a0c:	f023 0303 	bic.w	r3, r3, #3
 8002a10:	f043 0302 	orr.w	r3, r3, #2
 8002a14:	81a3      	strh	r3, [r4, #12]
 8002a16:	e7e3      	b.n	80029e0 <__smakebuf_r+0xc>
 8002a18:	4b0d      	ldr	r3, [pc, #52]	; (8002a50 <__smakebuf_r+0x7c>)
 8002a1a:	62b3      	str	r3, [r6, #40]	; 0x28
 8002a1c:	89a3      	ldrh	r3, [r4, #12]
 8002a1e:	6020      	str	r0, [r4, #0]
 8002a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a24:	81a3      	strh	r3, [r4, #12]
 8002a26:	9b00      	ldr	r3, [sp, #0]
 8002a28:	6120      	str	r0, [r4, #16]
 8002a2a:	6163      	str	r3, [r4, #20]
 8002a2c:	9b01      	ldr	r3, [sp, #4]
 8002a2e:	b15b      	cbz	r3, 8002a48 <__smakebuf_r+0x74>
 8002a30:	4630      	mov	r0, r6
 8002a32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a36:	f000 f8e3 	bl	8002c00 <_isatty_r>
 8002a3a:	b128      	cbz	r0, 8002a48 <__smakebuf_r+0x74>
 8002a3c:	89a3      	ldrh	r3, [r4, #12]
 8002a3e:	f023 0303 	bic.w	r3, r3, #3
 8002a42:	f043 0301 	orr.w	r3, r3, #1
 8002a46:	81a3      	strh	r3, [r4, #12]
 8002a48:	89a0      	ldrh	r0, [r4, #12]
 8002a4a:	4305      	orrs	r5, r0
 8002a4c:	81a5      	strh	r5, [r4, #12]
 8002a4e:	e7cd      	b.n	80029ec <__smakebuf_r+0x18>
 8002a50:	080027e1 	.word	0x080027e1

08002a54 <memchr>:
 8002a54:	4603      	mov	r3, r0
 8002a56:	b510      	push	{r4, lr}
 8002a58:	b2c9      	uxtb	r1, r1
 8002a5a:	4402      	add	r2, r0
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	d101      	bne.n	8002a66 <memchr+0x12>
 8002a62:	2000      	movs	r0, #0
 8002a64:	e003      	b.n	8002a6e <memchr+0x1a>
 8002a66:	7804      	ldrb	r4, [r0, #0]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	428c      	cmp	r4, r1
 8002a6c:	d1f6      	bne.n	8002a5c <memchr+0x8>
 8002a6e:	bd10      	pop	{r4, pc}

08002a70 <__malloc_lock>:
 8002a70:	4801      	ldr	r0, [pc, #4]	; (8002a78 <__malloc_lock+0x8>)
 8002a72:	f7ff bf87 	b.w	8002984 <__retarget_lock_acquire_recursive>
 8002a76:	bf00      	nop
 8002a78:	200000c0 	.word	0x200000c0

08002a7c <__malloc_unlock>:
 8002a7c:	4801      	ldr	r0, [pc, #4]	; (8002a84 <__malloc_unlock+0x8>)
 8002a7e:	f7ff bf82 	b.w	8002986 <__retarget_lock_release_recursive>
 8002a82:	bf00      	nop
 8002a84:	200000c0 	.word	0x200000c0

08002a88 <_raise_r>:
 8002a88:	291f      	cmp	r1, #31
 8002a8a:	b538      	push	{r3, r4, r5, lr}
 8002a8c:	4604      	mov	r4, r0
 8002a8e:	460d      	mov	r5, r1
 8002a90:	d904      	bls.n	8002a9c <_raise_r+0x14>
 8002a92:	2316      	movs	r3, #22
 8002a94:	6003      	str	r3, [r0, #0]
 8002a96:	f04f 30ff 	mov.w	r0, #4294967295
 8002a9a:	bd38      	pop	{r3, r4, r5, pc}
 8002a9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002a9e:	b112      	cbz	r2, 8002aa6 <_raise_r+0x1e>
 8002aa0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002aa4:	b94b      	cbnz	r3, 8002aba <_raise_r+0x32>
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f000 f830 	bl	8002b0c <_getpid_r>
 8002aac:	462a      	mov	r2, r5
 8002aae:	4601      	mov	r1, r0
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ab6:	f000 b817 	b.w	8002ae8 <_kill_r>
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d00a      	beq.n	8002ad4 <_raise_r+0x4c>
 8002abe:	1c59      	adds	r1, r3, #1
 8002ac0:	d103      	bne.n	8002aca <_raise_r+0x42>
 8002ac2:	2316      	movs	r3, #22
 8002ac4:	6003      	str	r3, [r0, #0]
 8002ac6:	2001      	movs	r0, #1
 8002ac8:	e7e7      	b.n	8002a9a <_raise_r+0x12>
 8002aca:	2400      	movs	r4, #0
 8002acc:	4628      	mov	r0, r5
 8002ace:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002ad2:	4798      	blx	r3
 8002ad4:	2000      	movs	r0, #0
 8002ad6:	e7e0      	b.n	8002a9a <_raise_r+0x12>

08002ad8 <raise>:
 8002ad8:	4b02      	ldr	r3, [pc, #8]	; (8002ae4 <raise+0xc>)
 8002ada:	4601      	mov	r1, r0
 8002adc:	6818      	ldr	r0, [r3, #0]
 8002ade:	f7ff bfd3 	b.w	8002a88 <_raise_r>
 8002ae2:	bf00      	nop
 8002ae4:	2000002c 	.word	0x2000002c

08002ae8 <_kill_r>:
 8002ae8:	b538      	push	{r3, r4, r5, lr}
 8002aea:	2300      	movs	r3, #0
 8002aec:	4d06      	ldr	r5, [pc, #24]	; (8002b08 <_kill_r+0x20>)
 8002aee:	4604      	mov	r4, r0
 8002af0:	4608      	mov	r0, r1
 8002af2:	4611      	mov	r1, r2
 8002af4:	602b      	str	r3, [r5, #0]
 8002af6:	f7fe f80b 	bl	8000b10 <_kill>
 8002afa:	1c43      	adds	r3, r0, #1
 8002afc:	d102      	bne.n	8002b04 <_kill_r+0x1c>
 8002afe:	682b      	ldr	r3, [r5, #0]
 8002b00:	b103      	cbz	r3, 8002b04 <_kill_r+0x1c>
 8002b02:	6023      	str	r3, [r4, #0]
 8002b04:	bd38      	pop	{r3, r4, r5, pc}
 8002b06:	bf00      	nop
 8002b08:	200000c4 	.word	0x200000c4

08002b0c <_getpid_r>:
 8002b0c:	f7fd bff9 	b.w	8000b02 <_getpid>

08002b10 <__sread>:
 8002b10:	b510      	push	{r4, lr}
 8002b12:	460c      	mov	r4, r1
 8002b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b18:	f000 f894 	bl	8002c44 <_read_r>
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	bfab      	itete	ge
 8002b20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002b22:	89a3      	ldrhlt	r3, [r4, #12]
 8002b24:	181b      	addge	r3, r3, r0
 8002b26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002b2a:	bfac      	ite	ge
 8002b2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002b2e:	81a3      	strhlt	r3, [r4, #12]
 8002b30:	bd10      	pop	{r4, pc}

08002b32 <__swrite>:
 8002b32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b36:	461f      	mov	r7, r3
 8002b38:	898b      	ldrh	r3, [r1, #12]
 8002b3a:	4605      	mov	r5, r0
 8002b3c:	05db      	lsls	r3, r3, #23
 8002b3e:	460c      	mov	r4, r1
 8002b40:	4616      	mov	r6, r2
 8002b42:	d505      	bpl.n	8002b50 <__swrite+0x1e>
 8002b44:	2302      	movs	r3, #2
 8002b46:	2200      	movs	r2, #0
 8002b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b4c:	f000 f868 	bl	8002c20 <_lseek_r>
 8002b50:	89a3      	ldrh	r3, [r4, #12]
 8002b52:	4632      	mov	r2, r6
 8002b54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b58:	81a3      	strh	r3, [r4, #12]
 8002b5a:	4628      	mov	r0, r5
 8002b5c:	463b      	mov	r3, r7
 8002b5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b66:	f000 b817 	b.w	8002b98 <_write_r>

08002b6a <__sseek>:
 8002b6a:	b510      	push	{r4, lr}
 8002b6c:	460c      	mov	r4, r1
 8002b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b72:	f000 f855 	bl	8002c20 <_lseek_r>
 8002b76:	1c43      	adds	r3, r0, #1
 8002b78:	89a3      	ldrh	r3, [r4, #12]
 8002b7a:	bf15      	itete	ne
 8002b7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002b7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002b82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002b86:	81a3      	strheq	r3, [r4, #12]
 8002b88:	bf18      	it	ne
 8002b8a:	81a3      	strhne	r3, [r4, #12]
 8002b8c:	bd10      	pop	{r4, pc}

08002b8e <__sclose>:
 8002b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b92:	f000 b813 	b.w	8002bbc <_close_r>
	...

08002b98 <_write_r>:
 8002b98:	b538      	push	{r3, r4, r5, lr}
 8002b9a:	4604      	mov	r4, r0
 8002b9c:	4608      	mov	r0, r1
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	4d05      	ldr	r5, [pc, #20]	; (8002bb8 <_write_r+0x20>)
 8002ba4:	602a      	str	r2, [r5, #0]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	f7fd ffe9 	bl	8000b7e <_write>
 8002bac:	1c43      	adds	r3, r0, #1
 8002bae:	d102      	bne.n	8002bb6 <_write_r+0x1e>
 8002bb0:	682b      	ldr	r3, [r5, #0]
 8002bb2:	b103      	cbz	r3, 8002bb6 <_write_r+0x1e>
 8002bb4:	6023      	str	r3, [r4, #0]
 8002bb6:	bd38      	pop	{r3, r4, r5, pc}
 8002bb8:	200000c4 	.word	0x200000c4

08002bbc <_close_r>:
 8002bbc:	b538      	push	{r3, r4, r5, lr}
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	4d05      	ldr	r5, [pc, #20]	; (8002bd8 <_close_r+0x1c>)
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	4608      	mov	r0, r1
 8002bc6:	602b      	str	r3, [r5, #0]
 8002bc8:	f7fd fff5 	bl	8000bb6 <_close>
 8002bcc:	1c43      	adds	r3, r0, #1
 8002bce:	d102      	bne.n	8002bd6 <_close_r+0x1a>
 8002bd0:	682b      	ldr	r3, [r5, #0]
 8002bd2:	b103      	cbz	r3, 8002bd6 <_close_r+0x1a>
 8002bd4:	6023      	str	r3, [r4, #0]
 8002bd6:	bd38      	pop	{r3, r4, r5, pc}
 8002bd8:	200000c4 	.word	0x200000c4

08002bdc <_fstat_r>:
 8002bdc:	b538      	push	{r3, r4, r5, lr}
 8002bde:	2300      	movs	r3, #0
 8002be0:	4d06      	ldr	r5, [pc, #24]	; (8002bfc <_fstat_r+0x20>)
 8002be2:	4604      	mov	r4, r0
 8002be4:	4608      	mov	r0, r1
 8002be6:	4611      	mov	r1, r2
 8002be8:	602b      	str	r3, [r5, #0]
 8002bea:	f7fd ffef 	bl	8000bcc <_fstat>
 8002bee:	1c43      	adds	r3, r0, #1
 8002bf0:	d102      	bne.n	8002bf8 <_fstat_r+0x1c>
 8002bf2:	682b      	ldr	r3, [r5, #0]
 8002bf4:	b103      	cbz	r3, 8002bf8 <_fstat_r+0x1c>
 8002bf6:	6023      	str	r3, [r4, #0]
 8002bf8:	bd38      	pop	{r3, r4, r5, pc}
 8002bfa:	bf00      	nop
 8002bfc:	200000c4 	.word	0x200000c4

08002c00 <_isatty_r>:
 8002c00:	b538      	push	{r3, r4, r5, lr}
 8002c02:	2300      	movs	r3, #0
 8002c04:	4d05      	ldr	r5, [pc, #20]	; (8002c1c <_isatty_r+0x1c>)
 8002c06:	4604      	mov	r4, r0
 8002c08:	4608      	mov	r0, r1
 8002c0a:	602b      	str	r3, [r5, #0]
 8002c0c:	f7fd ffed 	bl	8000bea <_isatty>
 8002c10:	1c43      	adds	r3, r0, #1
 8002c12:	d102      	bne.n	8002c1a <_isatty_r+0x1a>
 8002c14:	682b      	ldr	r3, [r5, #0]
 8002c16:	b103      	cbz	r3, 8002c1a <_isatty_r+0x1a>
 8002c18:	6023      	str	r3, [r4, #0]
 8002c1a:	bd38      	pop	{r3, r4, r5, pc}
 8002c1c:	200000c4 	.word	0x200000c4

08002c20 <_lseek_r>:
 8002c20:	b538      	push	{r3, r4, r5, lr}
 8002c22:	4604      	mov	r4, r0
 8002c24:	4608      	mov	r0, r1
 8002c26:	4611      	mov	r1, r2
 8002c28:	2200      	movs	r2, #0
 8002c2a:	4d05      	ldr	r5, [pc, #20]	; (8002c40 <_lseek_r+0x20>)
 8002c2c:	602a      	str	r2, [r5, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	f7fd ffe5 	bl	8000bfe <_lseek>
 8002c34:	1c43      	adds	r3, r0, #1
 8002c36:	d102      	bne.n	8002c3e <_lseek_r+0x1e>
 8002c38:	682b      	ldr	r3, [r5, #0]
 8002c3a:	b103      	cbz	r3, 8002c3e <_lseek_r+0x1e>
 8002c3c:	6023      	str	r3, [r4, #0]
 8002c3e:	bd38      	pop	{r3, r4, r5, pc}
 8002c40:	200000c4 	.word	0x200000c4

08002c44 <_read_r>:
 8002c44:	b538      	push	{r3, r4, r5, lr}
 8002c46:	4604      	mov	r4, r0
 8002c48:	4608      	mov	r0, r1
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	4d05      	ldr	r5, [pc, #20]	; (8002c64 <_read_r+0x20>)
 8002c50:	602a      	str	r2, [r5, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	f7fd ff76 	bl	8000b44 <_read>
 8002c58:	1c43      	adds	r3, r0, #1
 8002c5a:	d102      	bne.n	8002c62 <_read_r+0x1e>
 8002c5c:	682b      	ldr	r3, [r5, #0]
 8002c5e:	b103      	cbz	r3, 8002c62 <_read_r+0x1e>
 8002c60:	6023      	str	r3, [r4, #0]
 8002c62:	bd38      	pop	{r3, r4, r5, pc}
 8002c64:	200000c4 	.word	0x200000c4

08002c68 <_init>:
 8002c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c6a:	bf00      	nop
 8002c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c6e:	bc08      	pop	{r3}
 8002c70:	469e      	mov	lr, r3
 8002c72:	4770      	bx	lr

08002c74 <_fini>:
 8002c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c76:	bf00      	nop
 8002c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c7a:	bc08      	pop	{r3}
 8002c7c:	469e      	mov	lr, r3
 8002c7e:	4770      	bx	lr
