HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:SlowFast
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Aclk which controls 12 sequential elements including shiftRegister.data_out[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(115);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2a\synthesis\SlowFast.srr'/linenumber/115||shiftregister.v(7);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\p2a\hdl\shiftregister.v'/linenumber/7
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Bclk which controls 5 sequential elements including synchronizer.S1. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(116);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2a\synthesis\SlowFast.srr'/linenumber/116||synchronizer.v(10);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\p2a\hdl\synchronizer.v'/linenumber/10
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Aclk with period 10.00ns. Please declare a user-defined clock on object "p:Aclk"||SlowFast.srr(242);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2a\synthesis\SlowFast.srr'/linenumber/242||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Bclk with period 10.00ns. Please declare a user-defined clock on object "p:Bclk"||SlowFast.srr(243);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2a\synthesis\SlowFast.srr'/linenumber/243||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||SlowFast.srr(259);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2a\synthesis\SlowFast.srr'/linenumber/259||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||SlowFast.srr(261);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2a\synthesis\SlowFast.srr'/linenumber/261||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||SlowFast.srr(277);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2a\synthesis\SlowFast.srr'/linenumber/277||null;null
