ncverilog: 15.20-s076: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s076: Started on Mar 04, 2020 at 21:33:40 PST
ncverilog
	+libext+.tsbvlibp
	+access+r
	-y
	/apps/toshiba/sjsu/verilog/tc240c
	tb5x72_gates.sv
	+define+CTime=4.0
file: tb5x72_gates.sv
	module worklib.fifo:v
		errors: 0, warnings: 0
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'tc240c' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .......... Done
	Generating native compiled code:
		worklib.c5x72:v <0x349b96cd>
			streams:  18, words: 88627
		worklib.top:sv <0x7cda7201>
			streams:  10, words: 40741
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:               11469      52
		UDPs:                   5914       3
		Primitives:            48366       9
		Timing outputs:         4222      30
		Registers:              1810     301
		Scalar wires:           5745       -
		Expanded wires:           45       1
		Vectored wires:           37       -
		Named events:              1       1
		Always blocks:             9       9
		Initial blocks:            5       5
		Pseudo assignments:        1       1
		Timing checks:          9072    3025
		Simulation timescale:   10ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /apps/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run



Smile, You passed the test



Simulation complete via $finish(1) at time 7075471 NS + 0
./tb5x72_gates.sv:301     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s076: Exiting on Mar 04, 2020 at 21:34:06 PST  (total: 00:00:26)
